// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/15/2019 17:06:52"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module TicTacToe (
	CLOCK_50,
	SW,
	LEDR,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_SYNC_N,
	VGA_BLANK_N);
input 	CLOCK_50;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	VGA_HS;
output 	VGA_VS;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_CLK;
output 	VGA_SYNC_N;
output 	VGA_BLANK_N;

// Design Ports Information
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \VGA|Mult0~24 ;
wire \VGA|Mult0~25 ;
wire \VGA|Mult0~26 ;
wire \VGA|Mult0~27 ;
wire \VGA|Mult0~28 ;
wire \VGA|Mult0~29 ;
wire \VGA|Mult0~30 ;
wire \VGA|Mult0~31 ;
wire \VGA|Mult0~32 ;
wire \VGA|Mult0~33 ;
wire \VGA|Mult0~34 ;
wire \VGA|Mult0~35 ;
wire \VGA|Mult0~36 ;
wire \VGA|Mult0~37 ;
wire \VGA|Mult0~38 ;
wire \VGA|Mult0~39 ;
wire \VGA|Mult0~40 ;
wire \VGA|Mult0~41 ;
wire \VGA|Mult0~42 ;
wire \VGA|Mult0~43 ;
wire \VGA|Mult0~44 ;
wire \VGA|Mult0~45 ;
wire \VGA|Mult0~46 ;
wire \VGA|Mult0~47 ;
wire \VGA|Mult0~48 ;
wire \VGA|Mult0~49 ;
wire \VGA|Mult0~50 ;
wire \VGA|Mult0~51 ;
wire \VGA|Mult0~52 ;
wire \VGA|Mult0~53 ;
wire \VGA|Mult0~54 ;
wire \VGA|Mult0~55 ;
wire \VGA|Mult0~56 ;
wire \VGA|Mult0~57 ;
wire \VGA|Mult0~58 ;
wire \VGA|Mult0~59 ;
wire \VGA|Mult0~60 ;
wire \VGA|Mult0~61 ;
wire \VGA|Mult0~62 ;
wire \VGA|Mult0~63 ;
wire \VGA|Mult0~64 ;
wire \VGA|Mult0~65 ;
wire \VGA|Mult0~66 ;
wire \VGA|Mult0~67 ;
wire \VGA|Mult0~68 ;
wire \VGA|Mult0~69 ;
wire \VGA|Mult0~70 ;
wire \VGA|Mult0~71 ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \VGA|vga_clock_gen|counter_value[26]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~73_sumout ;
wire \VGA|vga_clock_gen|Add0~74 ;
wire \VGA|vga_clock_gen|Add0~77_sumout ;
wire \VGA|vga_clock_gen|Add0~78 ;
wire \VGA|vga_clock_gen|Add0~33_sumout ;
wire \VGA|vga_clock_gen|Add0~34 ;
wire \VGA|vga_clock_gen|Add0~37_sumout ;
wire \VGA|vga_clock_gen|counter_value[3]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~38 ;
wire \VGA|vga_clock_gen|Add0~41_sumout ;
wire \VGA|vga_clock_gen|Add0~42 ;
wire \VGA|vga_clock_gen|Add0~45_sumout ;
wire \VGA|vga_clock_gen|counter_value[5]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~46 ;
wire \VGA|vga_clock_gen|Add0~49_sumout ;
wire \VGA|vga_clock_gen|counter_value[6]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~50 ;
wire \VGA|vga_clock_gen|Add0~53_sumout ;
wire \VGA|vga_clock_gen|Add0~54 ;
wire \VGA|vga_clock_gen|Add0~9_sumout ;
wire \VGA|vga_clock_gen|counter_value[8]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~10 ;
wire \VGA|vga_clock_gen|Add0~13_sumout ;
wire \VGA|vga_clock_gen|Add0~14 ;
wire \VGA|vga_clock_gen|Add0~17_sumout ;
wire \VGA|vga_clock_gen|Add0~18 ;
wire \VGA|vga_clock_gen|Add0~21_sumout ;
wire \VGA|vga_clock_gen|Add0~22 ;
wire \VGA|vga_clock_gen|Add0~25_sumout ;
wire \VGA|vga_clock_gen|Add0~26 ;
wire \VGA|vga_clock_gen|Add0~29_sumout ;
wire \VGA|vga_clock_gen|Add0~30 ;
wire \VGA|vga_clock_gen|Add0~1_sumout ;
wire \VGA|vga_clock_gen|Add0~2 ;
wire \VGA|vga_clock_gen|Add0~5_sumout ;
wire \VGA|vga_clock_gen|Add0~6 ;
wire \VGA|vga_clock_gen|Add0~81_sumout ;
wire \VGA|vga_clock_gen|counter_value[16]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~82 ;
wire \VGA|vga_clock_gen|Add0~85_sumout ;
wire \VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~86 ;
wire \VGA|vga_clock_gen|Add0~89_sumout ;
wire \VGA|vga_clock_gen|Add0~90 ;
wire \VGA|vga_clock_gen|Add0~93_sumout ;
wire \VGA|vga_clock_gen|Add0~94 ;
wire \VGA|vga_clock_gen|Add0~97_sumout ;
wire \VGA|vga_clock_gen|Add0~98 ;
wire \VGA|vga_clock_gen|Add0~101_sumout ;
wire \VGA|vga_clock_gen|Add0~102 ;
wire \VGA|vga_clock_gen|Add0~105_sumout ;
wire \VGA|vga_clock_gen|Add0~106 ;
wire \VGA|vga_clock_gen|Add0~109_sumout ;
wire \VGA|vga_clock_gen|Add0~110 ;
wire \VGA|vga_clock_gen|Add0~113_sumout ;
wire \VGA|vga_clock_gen|Add0~114 ;
wire \VGA|vga_clock_gen|Add0~117_sumout ;
wire \VGA|vga_clock_gen|counter_value[25]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~118 ;
wire \VGA|vga_clock_gen|Add0~121_sumout ;
wire \VGA|vga_clock_gen|counter_value[28]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~122 ;
wire \VGA|vga_clock_gen|Add0~69_sumout ;
wire \VGA|vga_clock_gen|Add0~70 ;
wire \VGA|vga_clock_gen|Add0~125_sumout ;
wire \VGA|vga_clock_gen|Equal0~5_combout ;
wire \VGA|vga_clock_gen|counter_value[15]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Equal0~0_combout ;
wire \VGA|vga_clock_gen|Equal0~4_combout ;
wire \VGA|vga_clock_gen|Add0~126 ;
wire \VGA|vga_clock_gen|Add0~57_sumout ;
wire \VGA|vga_clock_gen|counter_value[29]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~58 ;
wire \VGA|vga_clock_gen|Add0~61_sumout ;
wire \VGA|vga_clock_gen|counter_value[30]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~62 ;
wire \VGA|vga_clock_gen|Add0~65_sumout ;
wire \VGA|vga_clock_gen|Equal0~3_combout ;
wire \VGA|vga_clock_gen|Equal0~2_combout ;
wire \VGA|vga_clock_gen|Equal0~1_combout ;
wire \VGA|vga_clock_gen|Equal0~6_combout ;
wire \VGA|vga_clock_gen|divided_clk~0_combout ;
wire \VGA|vga_clock_gen|divided_clk~feeder_combout ;
wire \VGA|vga_clock_gen|divided_clk~q ;
wire \VGA|vga_horizontal|Add0~49_sumout ;
wire \VGA|vga_horizontal|Add0~14 ;
wire \VGA|vga_horizontal|Add0~17_sumout ;
wire \VGA|vga_horizontal|Add0~18 ;
wire \VGA|vga_horizontal|Add0~5_sumout ;
wire \VGA|vga_horizontal|Add0~6 ;
wire \VGA|vga_horizontal|Add0~1_sumout ;
wire \VGA|vga_horizontal|Add0~2 ;
wire \VGA|vga_horizontal|Add0~9_sumout ;
wire \VGA|vga_horizontal|Add0~10 ;
wire \VGA|vga_horizontal|Add0~41_sumout ;
wire \VGA|vga_horizontal|Add0~42 ;
wire \VGA|vga_horizontal|Add0~37_sumout ;
wire \VGA|vga_horizontal|Add0~38 ;
wire \VGA|vga_horizontal|Add0~33_sumout ;
wire \VGA|vga_horizontal|Add0~34 ;
wire \VGA|vga_horizontal|Add0~29_sumout ;
wire \VGA|vga_horizontal|Add0~30 ;
wire \VGA|vga_horizontal|Add0~25_sumout ;
wire \VGA|vga_horizontal|Add0~26 ;
wire \VGA|vga_horizontal|Add0~21_sumout ;
wire \VGA|vga_horizontal|LessThan0~0_combout ;
wire \VGA|vga_horizontal|LessThan0~2_combout ;
wire \VGA|vga_horizontal|LessThan0~1_combout ;
wire \VGA|vga_horizontal|LessThan0~3_combout ;
wire \VGA|vga_horizontal|Add0~50 ;
wire \VGA|vga_horizontal|Add0~53_sumout ;
wire \VGA|vga_horizontal|Add0~54 ;
wire \VGA|vga_horizontal|Add0~45_sumout ;
wire \VGA|vga_horizontal|Add0~46 ;
wire \VGA|vga_horizontal|Add0~57_sumout ;
wire \VGA|vga_horizontal|Add0~58 ;
wire \VGA|vga_horizontal|Add0~61_sumout ;
wire \VGA|vga_horizontal|Add0~62 ;
wire \VGA|vga_horizontal|Add0~13_sumout ;
wire \VGA|LessThan0~0_combout ;
wire \VGA|LessThan0~1_combout ;
wire \VGA|vga_Vertical|Add0~61_sumout ;
wire \VGA|vga_Vertical|Add0~58 ;
wire \VGA|vga_Vertical|Add0~53_sumout ;
wire \VGA|vga_horizontal|enable_V_Counter~q ;
wire \VGA|vga_Vertical|Add0~54 ;
wire \VGA|vga_Vertical|Add0~21_sumout ;
wire \VGA|vga_Vertical|Add0~22 ;
wire \VGA|vga_Vertical|Add0~25_sumout ;
wire \VGA|vga_Vertical|Add0~26 ;
wire \VGA|vga_Vertical|Add0~49_sumout ;
wire \VGA|vga_Vertical|Add0~50 ;
wire \VGA|vga_Vertical|Add0~45_sumout ;
wire \VGA|vga_Vertical|Add0~46 ;
wire \VGA|vga_Vertical|Add0~41_sumout ;
wire \VGA|vga_Vertical|Add0~42 ;
wire \VGA|vga_Vertical|Add0~37_sumout ;
wire \VGA|vga_Vertical|Add0~38 ;
wire \VGA|vga_Vertical|Add0~33_sumout ;
wire \VGA|vga_Vertical|Add0~34 ;
wire \VGA|vga_Vertical|Add0~29_sumout ;
wire \VGA|vga_Vertical|LessThan0~0_combout ;
wire \VGA|LessThan16~0_combout ;
wire \VGA|vga_Vertical|LessThan0~1_combout ;
wire \VGA|vga_Vertical|Add0~62 ;
wire \VGA|vga_Vertical|Add0~1_sumout ;
wire \VGA|vga_Vertical|Add0~2 ;
wire \VGA|vga_Vertical|Add0~9_sumout ;
wire \VGA|vga_Vertical|Add0~10 ;
wire \VGA|vga_Vertical|Add0~13_sumout ;
wire \VGA|vga_Vertical|Add0~14 ;
wire \VGA|vga_Vertical|Add0~17_sumout ;
wire \VGA|vga_Vertical|Add0~18 ;
wire \VGA|vga_Vertical|Add0~5_sumout ;
wire \VGA|vga_Vertical|Add0~6 ;
wire \VGA|vga_Vertical|Add0~57_sumout ;
wire \VGA|LessThan5~0_combout ;
wire \VGA|LessThan13~0_combout ;
wire \VGA|LessThan1~0_combout ;
wire \VGA|LessThan1~1_combout ;
wire \VGA|always0~2_combout ;
wire \VGA|always0~3_combout ;
wire \VGA|always0~1_combout ;
wire \VGA|always0~0_combout ;
wire \VGA|always0~4_combout ;
wire \VGA|LessThan12~0_combout ;
wire \VGA|LessThan7~0_combout ;
wire \VGA|LessThan4~0_combout ;
wire \VGA|always0~5_combout ;
wire \VGA|always0~6_combout ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \VGA|always0~7_combout ;
wire \VGA|LessThan2~0_combout ;
wire \VGA|always0~8_combout ;
wire \VGA|always0~9_combout ;
wire \VGA|always0~10_combout ;
wire \VGA|always0~11_combout ;
wire \VGA|red[1]~3_combout ;
wire \VGA|red[1]~2_combout ;
wire \VGA|Add2~70_cout ;
wire \VGA|Add2~1_sumout ;
wire \VGA|Add2~2 ;
wire \VGA|Add2~5_sumout ;
wire \VGA|Add2~6 ;
wire \VGA|Add2~9_sumout ;
wire \VGA|Add2~10 ;
wire \VGA|Add2~13_sumout ;
wire \VGA|Add2~14 ;
wire \VGA|Add2~17_sumout ;
wire \VGA|Add1~1_sumout ;
wire \VGA|Add2~18 ;
wire \VGA|Add2~21_sumout ;
wire \VGA|Add1~2 ;
wire \VGA|Add1~5_sumout ;
wire \VGA|Add2~22 ;
wire \VGA|Add2~25_sumout ;
wire \VGA|Add1~6 ;
wire \VGA|Add1~9_sumout ;
wire \VGA|Add2~26 ;
wire \VGA|Add2~29_sumout ;
wire \VGA|Add1~10 ;
wire \VGA|Add1~13_sumout ;
wire \VGA|Add2~30 ;
wire \VGA|Add2~33_sumout ;
wire \VGA|Add1~14 ;
wire \VGA|Add1~17_sumout ;
wire \VGA|Add2~34 ;
wire \VGA|Add2~37_sumout ;
wire \VGA|Add1~18 ;
wire \VGA|Add1~21_sumout ;
wire \VGA|Add2~38 ;
wire \VGA|Add2~41_sumout ;
wire \VGA|Add1~22 ;
wire \VGA|Add1~25_sumout ;
wire \VGA|Add2~42 ;
wire \VGA|Add2~45_sumout ;
wire \VGA|Add1~26 ;
wire \VGA|Add1~29_sumout ;
wire \VGA|Add2~46 ;
wire \VGA|Add2~49_sumout ;
wire \VGA|Add1~30 ;
wire \VGA|Add1~33_sumout ;
wire \VGA|Add2~50 ;
wire \VGA|Add2~53_sumout ;
wire \VGA|Add1~34 ;
wire \VGA|Add1~37_sumout ;
wire \VGA|Add2~54 ;
wire \VGA|Add2~57_sumout ;
wire \VGA|Add1~38 ;
wire \VGA|Add1~41_sumout ;
wire \VGA|Add2~58 ;
wire \VGA|Add2~61_sumout ;
wire \VGA|Add2~62 ;
wire \VGA|Add2~65_sumout ;
wire \VGA|Mult0~23 ;
wire \VGA|Mult0~22 ;
wire \VGA|Mult0~21 ;
wire \VGA|Mult0~20 ;
wire \VGA|Mult0~19 ;
wire \VGA|Mult0~18 ;
wire \VGA|Mult0~17 ;
wire \VGA|Mult0~16 ;
wire \VGA|Mult0~15 ;
wire \VGA|Mult0~14 ;
wire \VGA|Mult0~13 ;
wire \VGA|Mult0~12 ;
wire \VGA|Mult0~11 ;
wire \VGA|Mult0~10 ;
wire \VGA|Mult0~9 ;
wire \VGA|Mult0~8_resulta ;
wire \VGA|Add0~14 ;
wire \VGA|Add0~15 ;
wire \VGA|Add0~18 ;
wire \VGA|Add0~19 ;
wire \VGA|Add0~22 ;
wire \VGA|Add0~23 ;
wire \VGA|Add0~26 ;
wire \VGA|Add0~27 ;
wire \VGA|Add0~30 ;
wire \VGA|Add0~31 ;
wire \VGA|Add0~34 ;
wire \VGA|Add0~35 ;
wire \VGA|Add0~38 ;
wire \VGA|Add0~39 ;
wire \VGA|Add0~42 ;
wire \VGA|Add0~43 ;
wire \VGA|Add0~46 ;
wire \VGA|Add0~47 ;
wire \VGA|Add0~50 ;
wire \VGA|Add0~51 ;
wire \VGA|Add0~54 ;
wire \VGA|Add0~55 ;
wire \VGA|Add0~58 ;
wire \VGA|Add0~59 ;
wire \VGA|Add0~62 ;
wire \VGA|Add0~63 ;
wire \VGA|Add0~2 ;
wire \VGA|Add0~3 ;
wire \VGA|Add0~6 ;
wire \VGA|Add0~7 ;
wire \VGA|Add0~9_sumout ;
wire \VGA|blue[1]~4_combout ;
wire \VGA|Add0~5_sumout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ;
wire \VGA|Add0~1_sumout ;
wire \VGA|Add0~13_sumout ;
wire \VGA|Add0~17_sumout ;
wire \VGA|Add0~21_sumout ;
wire \VGA|Add0~25_sumout ;
wire \VGA|Add0~29_sumout ;
wire \VGA|Add0~33_sumout ;
wire \VGA|Add0~37_sumout ;
wire \VGA|Add0~41_sumout ;
wire \VGA|Add0~45_sumout ;
wire \VGA|Add0~49_sumout ;
wire \VGA|Add0~53_sumout ;
wire \VGA|Add0~57_sumout ;
wire \VGA|Add0~61_sumout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|red[0]~0_combout ;
wire \VGA|red[0]~1_combout ;
wire \VGA|always0~12_combout ;
wire \VGA|always0~14_combout ;
wire \VGA|always0~13_combout ;
wire \VGA|always0~15_combout ;
wire \VGA|LessThan12~2_combout ;
wire \VGA|LessThan12~1_combout ;
wire \VGA|LessThan13~1_combout ;
wire \VGA|always0~16_combout ;
wire \VGA|red~6_combout ;
wire \VGA|always0~19_combout ;
wire \VGA|always0~17_combout ;
wire \VGA|always0~18_combout ;
wire \VGA|always0~20_combout ;
wire \VGA|red[3]~7_combout ;
wire \VGA|red[0]~8_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|red[0]~4_combout ;
wire \VGA|red[0]~5_combout ;
wire \VGA|red[0]~9_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|red[1]~10_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|red[1]~11_combout ;
wire \VGA|red[1]~12_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|red[2]~13_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|red[2]~14_combout ;
wire \VGA|red[2]~15_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|red[3]~17_combout ;
wire \VGA|LessThan17~0_combout ;
wire \VGA|always0~22_combout ;
wire \VGA|red~18_combout ;
wire \VGA|red[3]~19_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|red[3]~16_combout ;
wire \VGA|red[3]~20_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|red[4]~22_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|red[4]~21_combout ;
wire \VGA|red[4]~23_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|red[5]~24_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|red[5]~25_combout ;
wire \VGA|red[5]~26_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|red[6]~28_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|red[6]~27_combout ;
wire \VGA|red[6]~29_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|red[7]~31_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|red[7]~30_combout ;
wire \VGA|red[7]~32_combout ;
wire \VGA|green~0_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ;
wire \VGA|green[0]~1_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ;
wire \VGA|green[1]~2_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ;
wire \VGA|green[2]~3_combout ;
wire \VGA|green~9_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ;
wire \VGA|green[3]~4_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ;
wire \VGA|green[4]~5_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ;
wire \VGA|green[5]~6_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ;
wire \VGA|green[6]~7_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ;
wire \VGA|green[7]~8_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ;
wire \VGA|blue~0_combout ;
wire \VGA|blue[0]~1_combout ;
wire \VGA|blue[1]~2_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|blue[1]~3_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|blue[1]~42_combout ;
wire \VGA|blue[1]~5_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|blue[2]~6_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|blue[2]~38_combout ;
wire \VGA|blue[2]~7_combout ;
wire \VGA|always0~21_combout ;
wire \VGA|blue[3]~9_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|blue[3]~34_combout ;
wire \VGA|blue~8_combout ;
wire \VGA|blue[3]~10_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|blue[4]~11_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|blue[4]~30_combout ;
wire \VGA|blue[4]~12_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|blue[5]~26_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|blue[5]~13_combout ;
wire \VGA|blue[5]~14_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|blue[6]~15_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|blue[6]~22_combout ;
wire \VGA|blue[6]~16_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|blue[7]~18_combout ;
wire \VGA|blue[7]~17_combout ;
wire [2:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [15:0] \VGA|vga_horizontal|h_Count_Value ;
wire [2:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [15:0] \VGA|vga_Vertical|v_Count_Value ;
wire [31:0] \VGA|vga_clock_gen|counter_value ;
wire [2:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [2:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [2:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [2:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [3:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w ;
wire [3:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w ;
wire [3:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w ;
wire [3:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w ;
wire [15:0] \VGA|address ;

wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [63:0] \VGA|Mult0~8_RESULTA_bus ;

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|Mult0~8_resulta  = \VGA|Mult0~8_RESULTA_bus [0];
assign \VGA|Mult0~9  = \VGA|Mult0~8_RESULTA_bus [1];
assign \VGA|Mult0~10  = \VGA|Mult0~8_RESULTA_bus [2];
assign \VGA|Mult0~11  = \VGA|Mult0~8_RESULTA_bus [3];
assign \VGA|Mult0~12  = \VGA|Mult0~8_RESULTA_bus [4];
assign \VGA|Mult0~13  = \VGA|Mult0~8_RESULTA_bus [5];
assign \VGA|Mult0~14  = \VGA|Mult0~8_RESULTA_bus [6];
assign \VGA|Mult0~15  = \VGA|Mult0~8_RESULTA_bus [7];
assign \VGA|Mult0~16  = \VGA|Mult0~8_RESULTA_bus [8];
assign \VGA|Mult0~17  = \VGA|Mult0~8_RESULTA_bus [9];
assign \VGA|Mult0~18  = \VGA|Mult0~8_RESULTA_bus [10];
assign \VGA|Mult0~19  = \VGA|Mult0~8_RESULTA_bus [11];
assign \VGA|Mult0~20  = \VGA|Mult0~8_RESULTA_bus [12];
assign \VGA|Mult0~21  = \VGA|Mult0~8_RESULTA_bus [13];
assign \VGA|Mult0~22  = \VGA|Mult0~8_RESULTA_bus [14];
assign \VGA|Mult0~23  = \VGA|Mult0~8_RESULTA_bus [15];
assign \VGA|Mult0~24  = \VGA|Mult0~8_RESULTA_bus [16];
assign \VGA|Mult0~25  = \VGA|Mult0~8_RESULTA_bus [17];
assign \VGA|Mult0~26  = \VGA|Mult0~8_RESULTA_bus [18];
assign \VGA|Mult0~27  = \VGA|Mult0~8_RESULTA_bus [19];
assign \VGA|Mult0~28  = \VGA|Mult0~8_RESULTA_bus [20];
assign \VGA|Mult0~29  = \VGA|Mult0~8_RESULTA_bus [21];
assign \VGA|Mult0~30  = \VGA|Mult0~8_RESULTA_bus [22];
assign \VGA|Mult0~31  = \VGA|Mult0~8_RESULTA_bus [23];
assign \VGA|Mult0~32  = \VGA|Mult0~8_RESULTA_bus [24];
assign \VGA|Mult0~33  = \VGA|Mult0~8_RESULTA_bus [25];
assign \VGA|Mult0~34  = \VGA|Mult0~8_RESULTA_bus [26];
assign \VGA|Mult0~35  = \VGA|Mult0~8_RESULTA_bus [27];
assign \VGA|Mult0~36  = \VGA|Mult0~8_RESULTA_bus [28];
assign \VGA|Mult0~37  = \VGA|Mult0~8_RESULTA_bus [29];
assign \VGA|Mult0~38  = \VGA|Mult0~8_RESULTA_bus [30];
assign \VGA|Mult0~39  = \VGA|Mult0~8_RESULTA_bus [31];
assign \VGA|Mult0~40  = \VGA|Mult0~8_RESULTA_bus [32];
assign \VGA|Mult0~41  = \VGA|Mult0~8_RESULTA_bus [33];
assign \VGA|Mult0~42  = \VGA|Mult0~8_RESULTA_bus [34];
assign \VGA|Mult0~43  = \VGA|Mult0~8_RESULTA_bus [35];
assign \VGA|Mult0~44  = \VGA|Mult0~8_RESULTA_bus [36];
assign \VGA|Mult0~45  = \VGA|Mult0~8_RESULTA_bus [37];
assign \VGA|Mult0~46  = \VGA|Mult0~8_RESULTA_bus [38];
assign \VGA|Mult0~47  = \VGA|Mult0~8_RESULTA_bus [39];
assign \VGA|Mult0~48  = \VGA|Mult0~8_RESULTA_bus [40];
assign \VGA|Mult0~49  = \VGA|Mult0~8_RESULTA_bus [41];
assign \VGA|Mult0~50  = \VGA|Mult0~8_RESULTA_bus [42];
assign \VGA|Mult0~51  = \VGA|Mult0~8_RESULTA_bus [43];
assign \VGA|Mult0~52  = \VGA|Mult0~8_RESULTA_bus [44];
assign \VGA|Mult0~53  = \VGA|Mult0~8_RESULTA_bus [45];
assign \VGA|Mult0~54  = \VGA|Mult0~8_RESULTA_bus [46];
assign \VGA|Mult0~55  = \VGA|Mult0~8_RESULTA_bus [47];
assign \VGA|Mult0~56  = \VGA|Mult0~8_RESULTA_bus [48];
assign \VGA|Mult0~57  = \VGA|Mult0~8_RESULTA_bus [49];
assign \VGA|Mult0~58  = \VGA|Mult0~8_RESULTA_bus [50];
assign \VGA|Mult0~59  = \VGA|Mult0~8_RESULTA_bus [51];
assign \VGA|Mult0~60  = \VGA|Mult0~8_RESULTA_bus [52];
assign \VGA|Mult0~61  = \VGA|Mult0~8_RESULTA_bus [53];
assign \VGA|Mult0~62  = \VGA|Mult0~8_RESULTA_bus [54];
assign \VGA|Mult0~63  = \VGA|Mult0~8_RESULTA_bus [55];
assign \VGA|Mult0~64  = \VGA|Mult0~8_RESULTA_bus [56];
assign \VGA|Mult0~65  = \VGA|Mult0~8_RESULTA_bus [57];
assign \VGA|Mult0~66  = \VGA|Mult0~8_RESULTA_bus [58];
assign \VGA|Mult0~67  = \VGA|Mult0~8_RESULTA_bus [59];
assign \VGA|Mult0~68  = \VGA|Mult0~8_RESULTA_bus [60];
assign \VGA|Mult0~69  = \VGA|Mult0~8_RESULTA_bus [61];
assign \VGA|Mult0~70  = \VGA|Mult0~8_RESULTA_bus [62];
assign \VGA|Mult0~71  = \VGA|Mult0~8_RESULTA_bus [63];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|LessThan0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(!\VGA|LessThan1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA|red[0]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|red[1]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|red[2]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|red[3]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|red[4]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|red[5]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|red[6]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|red[7]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA|green[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|green[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|green[2]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|green[3]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|green[4]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|green[5]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|green[6]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|green[7]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA|blue[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|blue[1]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|blue[2]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|blue[3]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|blue[4]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|blue[5]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|blue[6]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|blue[7]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|vga_clock_gen|divided_clk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X37_Y52_N19
dffeas \VGA|vga_clock_gen|counter_value[26]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[26]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y53_N0
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~73 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~73_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|vga_clock_gen|Add0~74  = CARRY(( \VGA|vga_clock_gen|counter_value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_clock_gen|counter_value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~73_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~73 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~73 .lut_mask = 64'h00000000000000FF;
defparam \VGA|vga_clock_gen|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N1
dffeas \VGA|vga_clock_gen|counter_value[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[0] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y53_N3
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~77 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~77_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [1] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~74  ))
// \VGA|vga_clock_gen|Add0~78  = CARRY(( \VGA|vga_clock_gen|counter_value [1] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~74  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~77_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~77 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N5
dffeas \VGA|vga_clock_gen|counter_value[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[1] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y53_N6
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~33 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~33_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [2] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~78  ))
// \VGA|vga_clock_gen|Add0~34  = CARRY(( \VGA|vga_clock_gen|counter_value [2] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~78  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~33_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~33 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N8
dffeas \VGA|vga_clock_gen|counter_value[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[2] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y53_N9
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~37 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~37_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[3]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~34  ))
// \VGA|vga_clock_gen|Add0~38  = CARRY(( \VGA|vga_clock_gen|counter_value[3]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~34  ))

	.dataa(!\VGA|vga_clock_gen|counter_value[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~37_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~37 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N10
dffeas \VGA|vga_clock_gen|counter_value[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y53_N12
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~41 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~41_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [4] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~38  ))
// \VGA|vga_clock_gen|Add0~42  = CARRY(( \VGA|vga_clock_gen|counter_value [4] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~38  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~41_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~41 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N14
dffeas \VGA|vga_clock_gen|counter_value[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[4] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y53_N15
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~45 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~45_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[5]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~42  ))
// \VGA|vga_clock_gen|Add0~46  = CARRY(( \VGA|vga_clock_gen|counter_value[5]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~45_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~45 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N16
dffeas \VGA|vga_clock_gen|counter_value[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[5]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y53_N18
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~49 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~49_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~46  ))
// \VGA|vga_clock_gen|Add0~50  = CARRY(( \VGA|vga_clock_gen|counter_value[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~46  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~49_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~49 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N19
dffeas \VGA|vga_clock_gen|counter_value[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y53_N21
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~53 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~53_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [7] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~50  ))
// \VGA|vga_clock_gen|Add0~54  = CARRY(( \VGA|vga_clock_gen|counter_value [7] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~50  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~53_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~53 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N23
dffeas \VGA|vga_clock_gen|counter_value[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[7] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y53_N24
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~9 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~9_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[8]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~54  ))
// \VGA|vga_clock_gen|Add0~10  = CARRY(( \VGA|vga_clock_gen|counter_value[8]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_clock_gen|counter_value[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~9_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~9 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_clock_gen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N25
dffeas \VGA|vga_clock_gen|counter_value[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[8]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y53_N27
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~13 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~13_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [9] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~10  ))
// \VGA|vga_clock_gen|Add0~14  = CARRY(( \VGA|vga_clock_gen|counter_value [9] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~10  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~13_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~13 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N29
dffeas \VGA|vga_clock_gen|counter_value[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[9] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y53_N30
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~17 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~17_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [10] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~14  ))
// \VGA|vga_clock_gen|Add0~18  = CARRY(( \VGA|vga_clock_gen|counter_value [10] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~14  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~17_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~17 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N32
dffeas \VGA|vga_clock_gen|counter_value[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[10] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y53_N33
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~21 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~21_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [11] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~18  ))
// \VGA|vga_clock_gen|Add0~22  = CARRY(( \VGA|vga_clock_gen|counter_value [11] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~18  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~21_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~21 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N35
dffeas \VGA|vga_clock_gen|counter_value[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[11] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y53_N36
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~25 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~25_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [12] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~22  ))
// \VGA|vga_clock_gen|Add0~26  = CARRY(( \VGA|vga_clock_gen|counter_value [12] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~22  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~25_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~25 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N38
dffeas \VGA|vga_clock_gen|counter_value[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[12] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y53_N39
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~29 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~29_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [13] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~26  ))
// \VGA|vga_clock_gen|Add0~30  = CARRY(( \VGA|vga_clock_gen|counter_value [13] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~26  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~29_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~29 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N40
dffeas \VGA|vga_clock_gen|counter_value[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[13] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y53_N42
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~1 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~1_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [14] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~30  ))
// \VGA|vga_clock_gen|Add0~2  = CARRY(( \VGA|vga_clock_gen|counter_value [14] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~30  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~1_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~1 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N44
dffeas \VGA|vga_clock_gen|counter_value[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[14] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y53_N45
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~5 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~5_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [15] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~2  ))
// \VGA|vga_clock_gen|Add0~6  = CARRY(( \VGA|vga_clock_gen|counter_value [15] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~5_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~5 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N46
dffeas \VGA|vga_clock_gen|counter_value[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[15] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y53_N48
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~81 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~81_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[16]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~6  ))
// \VGA|vga_clock_gen|Add0~82  = CARRY(( \VGA|vga_clock_gen|counter_value[16]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~6  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value[16]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~81_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~81 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N49
dffeas \VGA|vga_clock_gen|counter_value[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[16]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y53_N51
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~85 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~85_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~82  ))
// \VGA|vga_clock_gen|Add0~86  = CARRY(( \VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~82  ))

	.dataa(!\VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~85_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~85 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N53
dffeas \VGA|vga_clock_gen|counter_value[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[17]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y53_N54
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~89 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~89_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [18] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~86  ))
// \VGA|vga_clock_gen|Add0~90  = CARRY(( \VGA|vga_clock_gen|counter_value [18] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~86  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~89_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~89 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N56
dffeas \VGA|vga_clock_gen|counter_value[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [18]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[18] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y53_N57
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~93 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~93_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [19] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~90  ))
// \VGA|vga_clock_gen|Add0~94  = CARRY(( \VGA|vga_clock_gen|counter_value [19] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~90  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~93_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~93 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N59
dffeas \VGA|vga_clock_gen|counter_value[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [19]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[19] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N0
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~97 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~97_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [20] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~94  ))
// \VGA|vga_clock_gen|Add0~98  = CARRY(( \VGA|vga_clock_gen|counter_value [20] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_clock_gen|counter_value [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~97_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~97 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_clock_gen|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N1
dffeas \VGA|vga_clock_gen|counter_value[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [20]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[20] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N3
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~101 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~101_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [21] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~98  ))
// \VGA|vga_clock_gen|Add0~102  = CARRY(( \VGA|vga_clock_gen|counter_value [21] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~98  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~101_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~101 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N5
dffeas \VGA|vga_clock_gen|counter_value[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [21]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[21] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N6
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~105 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~105_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [22] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~102  ))
// \VGA|vga_clock_gen|Add0~106  = CARRY(( \VGA|vga_clock_gen|counter_value [22] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~102  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~105_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~105 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N8
dffeas \VGA|vga_clock_gen|counter_value[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [22]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[22] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N9
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~109 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~109_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [23] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~106  ))
// \VGA|vga_clock_gen|Add0~110  = CARRY(( \VGA|vga_clock_gen|counter_value [23] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~106  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~109_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~109 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N10
dffeas \VGA|vga_clock_gen|counter_value[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [23]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[23] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N12
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~113 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~113_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [24] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~110  ))
// \VGA|vga_clock_gen|Add0~114  = CARRY(( \VGA|vga_clock_gen|counter_value [24] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~110  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~113_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~113 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N14
dffeas \VGA|vga_clock_gen|counter_value[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [24]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[24] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N15
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~117 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~117_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[25]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~114  ))
// \VGA|vga_clock_gen|Add0~118  = CARRY(( \VGA|vga_clock_gen|counter_value[25]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value[25]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~117_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~117 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N16
dffeas \VGA|vga_clock_gen|counter_value[25]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[25]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N18
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~121 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~121_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[26]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~118  ))
// \VGA|vga_clock_gen|Add0~122  = CARRY(( \VGA|vga_clock_gen|counter_value[26]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~118  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value[26]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~121_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~121 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~121 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N20
dffeas \VGA|vga_clock_gen|counter_value[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [26]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[26] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y52_N25
dffeas \VGA|vga_clock_gen|counter_value[28]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[28]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N21
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~69 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~69_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [27] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~122  ))
// \VGA|vga_clock_gen|Add0~70  = CARRY(( \VGA|vga_clock_gen|counter_value [27] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~122  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~69_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~69 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N23
dffeas \VGA|vga_clock_gen|counter_value[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [27]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[27] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N24
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~125 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~125_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[28]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~70  ))
// \VGA|vga_clock_gen|Add0~126  = CARRY(( \VGA|vga_clock_gen|counter_value[28]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value[28]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~125_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~125 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N26
dffeas \VGA|vga_clock_gen|counter_value[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [28]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[28] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y52_N17
dffeas \VGA|vga_clock_gen|counter_value[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [25]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[25] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N48
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~5 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~5_combout  = ( !\VGA|vga_clock_gen|counter_value [23] & ( !\VGA|vga_clock_gen|counter_value [24] & ( (!\VGA|vga_clock_gen|counter_value [26] & (!\VGA|vga_clock_gen|counter_value [22] & (!\VGA|vga_clock_gen|counter_value [28] & 
// !\VGA|vga_clock_gen|counter_value [25]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [26]),
	.datab(!\VGA|vga_clock_gen|counter_value [22]),
	.datac(!\VGA|vga_clock_gen|counter_value [28]),
	.datad(!\VGA|vga_clock_gen|counter_value [25]),
	.datae(!\VGA|vga_clock_gen|counter_value [23]),
	.dataf(!\VGA|vga_clock_gen|counter_value [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~5 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~5 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N47
dffeas \VGA|vga_clock_gen|counter_value[15]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[15]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y53_N51
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~0 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~0_combout  = ( !\VGA|vga_clock_gen|counter_value [14] & ( !\VGA|vga_clock_gen|counter_value[15]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|vga_clock_gen|counter_value [14]),
	.dataf(!\VGA|vga_clock_gen|counter_value[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~0 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~0 .lut_mask = 64'hFFFF000000000000;
defparam \VGA|vga_clock_gen|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N52
dffeas \VGA|vga_clock_gen|counter_value[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [17]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[17] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y53_N50
dffeas \VGA|vga_clock_gen|counter_value[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [16]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[16] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N54
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~4 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~4_combout  = ( !\VGA|vga_clock_gen|counter_value [18] & ( !\VGA|vga_clock_gen|counter_value [16] & ( (!\VGA|vga_clock_gen|counter_value [20] & (!\VGA|vga_clock_gen|counter_value [17] & (!\VGA|vga_clock_gen|counter_value [21] & 
// !\VGA|vga_clock_gen|counter_value [19]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [20]),
	.datab(!\VGA|vga_clock_gen|counter_value [17]),
	.datac(!\VGA|vga_clock_gen|counter_value [21]),
	.datad(!\VGA|vga_clock_gen|counter_value [19]),
	.datae(!\VGA|vga_clock_gen|counter_value [18]),
	.dataf(!\VGA|vga_clock_gen|counter_value [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~4 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N31
dffeas \VGA|vga_clock_gen|counter_value[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [30]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[30] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N27
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~57 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~57_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[29]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~126  ))
// \VGA|vga_clock_gen|Add0~58  = CARRY(( \VGA|vga_clock_gen|counter_value[29]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~126  ))

	.dataa(!\VGA|vga_clock_gen|counter_value[29]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~57_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~57 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N29
dffeas \VGA|vga_clock_gen|counter_value[29]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[29]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N30
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~61 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~61_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [30] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~58  ))
// \VGA|vga_clock_gen|Add0~62  = CARRY(( \VGA|vga_clock_gen|counter_value [30] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~61_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~61 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N32
dffeas \VGA|vga_clock_gen|counter_value[30]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[30]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N33
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~65 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~65_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [31] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~62  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~65 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N35
dffeas \VGA|vga_clock_gen|counter_value[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [31]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[31] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y52_N28
dffeas \VGA|vga_clock_gen|counter_value[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [29]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[29] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N36
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~3 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~3_combout  = ( !\VGA|vga_clock_gen|counter_value [0] & ( !\VGA|vga_clock_gen|counter_value [1] & ( (!\VGA|vga_clock_gen|counter_value [27] & (!\VGA|vga_clock_gen|counter_value[30]~DUPLICATE_q  & (!\VGA|vga_clock_gen|counter_value 
// [31] & !\VGA|vga_clock_gen|counter_value [29]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [27]),
	.datab(!\VGA|vga_clock_gen|counter_value[30]~DUPLICATE_q ),
	.datac(!\VGA|vga_clock_gen|counter_value [31]),
	.datad(!\VGA|vga_clock_gen|counter_value [29]),
	.datae(!\VGA|vga_clock_gen|counter_value [0]),
	.dataf(!\VGA|vga_clock_gen|counter_value [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~3 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N17
dffeas \VGA|vga_clock_gen|counter_value[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[5] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y53_N20
dffeas \VGA|vga_clock_gen|counter_value[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[6] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y53_N11
dffeas \VGA|vga_clock_gen|counter_value[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[3] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y53_N3
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~2 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~2_combout  = ( !\VGA|vga_clock_gen|counter_value [3] & ( !\VGA|vga_clock_gen|counter_value [2] & ( (!\VGA|vga_clock_gen|counter_value [5] & (!\VGA|vga_clock_gen|counter_value [4] & (!\VGA|vga_clock_gen|counter_value [6] & 
// !\VGA|vga_clock_gen|counter_value [7]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [5]),
	.datab(!\VGA|vga_clock_gen|counter_value [4]),
	.datac(!\VGA|vga_clock_gen|counter_value [6]),
	.datad(!\VGA|vga_clock_gen|counter_value [7]),
	.datae(!\VGA|vga_clock_gen|counter_value [3]),
	.dataf(!\VGA|vga_clock_gen|counter_value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~2 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N26
dffeas \VGA|vga_clock_gen|counter_value[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[8] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y53_N6
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~1 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~1_combout  = ( !\VGA|vga_clock_gen|counter_value [12] & ( !\VGA|vga_clock_gen|counter_value [11] & ( (!\VGA|vga_clock_gen|counter_value [9] & (!\VGA|vga_clock_gen|counter_value [13] & (!\VGA|vga_clock_gen|counter_value [10] & 
// !\VGA|vga_clock_gen|counter_value [8]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [9]),
	.datab(!\VGA|vga_clock_gen|counter_value [13]),
	.datac(!\VGA|vga_clock_gen|counter_value [10]),
	.datad(!\VGA|vga_clock_gen|counter_value [8]),
	.datae(!\VGA|vga_clock_gen|counter_value [12]),
	.dataf(!\VGA|vga_clock_gen|counter_value [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~1 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N42
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~6 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~6_combout  = ( \VGA|vga_clock_gen|Equal0~2_combout  & ( \VGA|vga_clock_gen|Equal0~1_combout  & ( (\VGA|vga_clock_gen|Equal0~5_combout  & (\VGA|vga_clock_gen|Equal0~0_combout  & (\VGA|vga_clock_gen|Equal0~4_combout  & 
// \VGA|vga_clock_gen|Equal0~3_combout ))) ) ) )

	.dataa(!\VGA|vga_clock_gen|Equal0~5_combout ),
	.datab(!\VGA|vga_clock_gen|Equal0~0_combout ),
	.datac(!\VGA|vga_clock_gen|Equal0~4_combout ),
	.datad(!\VGA|vga_clock_gen|Equal0~3_combout ),
	.datae(!\VGA|vga_clock_gen|Equal0~2_combout ),
	.dataf(!\VGA|vga_clock_gen|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~6 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \VGA|vga_clock_gen|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y52_N51
cyclonev_lcell_comb \VGA|vga_clock_gen|divided_clk~0 (
// Equation(s):
// \VGA|vga_clock_gen|divided_clk~0_combout  = ( !\VGA|vga_clock_gen|Equal0~6_combout  & ( \VGA|vga_clock_gen|divided_clk~q  ) ) # ( \VGA|vga_clock_gen|Equal0~6_combout  & ( !\VGA|vga_clock_gen|divided_clk~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|vga_clock_gen|Equal0~6_combout ),
	.dataf(!\VGA|vga_clock_gen|divided_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|divided_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|divided_clk~0 .extended_lut = "off";
defparam \VGA|vga_clock_gen|divided_clk~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \VGA|vga_clock_gen|divided_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y52_N51
cyclonev_lcell_comb \VGA|vga_clock_gen|divided_clk~feeder (
// Equation(s):
// \VGA|vga_clock_gen|divided_clk~feeder_combout  = ( \VGA|vga_clock_gen|divided_clk~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vga_clock_gen|divided_clk~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|divided_clk~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|divided_clk~feeder .extended_lut = "off";
defparam \VGA|vga_clock_gen|divided_clk~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|vga_clock_gen|divided_clk~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y52_N53
dffeas \VGA|vga_clock_gen|divided_clk (
	.clk(\CLOCK_50~input_o ),
	.d(\VGA|vga_clock_gen|divided_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|divided_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|divided_clk .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|divided_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y53_N0
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~49 (
// Equation(s):
// \VGA|vga_horizontal|Add0~49_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|vga_horizontal|Add0~50  = CARRY(( \VGA|vga_horizontal|h_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~49_sumout ),
	.cout(\VGA|vga_horizontal|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~49 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~49 .lut_mask = 64'h00000000000000FF;
defparam \VGA|vga_horizontal|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y53_N15
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~13 (
// Equation(s):
// \VGA|vga_horizontal|Add0~13_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~62  ))
// \VGA|vga_horizontal|Add0~14  = CARRY(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~13_sumout ),
	.cout(\VGA|vga_horizontal|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~13 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_horizontal|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y53_N18
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~17 (
// Equation(s):
// \VGA|vga_horizontal|Add0~17_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~14  ))
// \VGA|vga_horizontal|Add0~18  = CARRY(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~17_sumout ),
	.cout(\VGA|vga_horizontal|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~17 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_horizontal|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y53_N20
dffeas \VGA|vga_horizontal|h_Count_Value[6] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[6] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y53_N21
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~5 (
// Equation(s):
// \VGA|vga_horizontal|Add0~5_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~18  ))
// \VGA|vga_horizontal|Add0~6  = CARRY(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~18  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~5_sumout ),
	.cout(\VGA|vga_horizontal|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~5 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_horizontal|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y53_N23
dffeas \VGA|vga_horizontal|h_Count_Value[7] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[7] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y53_N24
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~1 (
// Equation(s):
// \VGA|vga_horizontal|Add0~1_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~6  ))
// \VGA|vga_horizontal|Add0~2  = CARRY(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~1_sumout ),
	.cout(\VGA|vga_horizontal|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~1 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_horizontal|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y53_N26
dffeas \VGA|vga_horizontal|h_Count_Value[8] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[8] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y53_N27
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~9 (
// Equation(s):
// \VGA|vga_horizontal|Add0~9_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~2  ))
// \VGA|vga_horizontal|Add0~10  = CARRY(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~2  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~9_sumout ),
	.cout(\VGA|vga_horizontal|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~9 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_horizontal|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y53_N29
dffeas \VGA|vga_horizontal|h_Count_Value[9] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[9] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y53_N30
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~41 (
// Equation(s):
// \VGA|vga_horizontal|Add0~41_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~10  ))
// \VGA|vga_horizontal|Add0~42  = CARRY(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~10  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~41_sumout ),
	.cout(\VGA|vga_horizontal|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~41 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_horizontal|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y53_N32
dffeas \VGA|vga_horizontal|h_Count_Value[10] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[10] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y53_N33
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~37 (
// Equation(s):
// \VGA|vga_horizontal|Add0~37_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~42  ))
// \VGA|vga_horizontal|Add0~38  = CARRY(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~42  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~37_sumout ),
	.cout(\VGA|vga_horizontal|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~37 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_horizontal|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y53_N35
dffeas \VGA|vga_horizontal|h_Count_Value[11] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[11] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y53_N36
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~33 (
// Equation(s):
// \VGA|vga_horizontal|Add0~33_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~38  ))
// \VGA|vga_horizontal|Add0~34  = CARRY(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~38  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~33_sumout ),
	.cout(\VGA|vga_horizontal|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~33 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_horizontal|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y53_N38
dffeas \VGA|vga_horizontal|h_Count_Value[12] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[12] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y53_N39
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~29 (
// Equation(s):
// \VGA|vga_horizontal|Add0~29_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~34  ))
// \VGA|vga_horizontal|Add0~30  = CARRY(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~29_sumout ),
	.cout(\VGA|vga_horizontal|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~29 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_horizontal|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y53_N41
dffeas \VGA|vga_horizontal|h_Count_Value[13] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[13] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y53_N42
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~25 (
// Equation(s):
// \VGA|vga_horizontal|Add0~25_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~30  ))
// \VGA|vga_horizontal|Add0~26  = CARRY(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~25_sumout ),
	.cout(\VGA|vga_horizontal|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~25 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_horizontal|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y53_N44
dffeas \VGA|vga_horizontal|h_Count_Value[14] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[14] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y53_N45
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~21 (
// Equation(s):
// \VGA|vga_horizontal|Add0~21_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [15] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~21 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_horizontal|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y53_N47
dffeas \VGA|vga_horizontal|h_Count_Value[15] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[15] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y53_N54
cyclonev_lcell_comb \VGA|vga_horizontal|LessThan0~0 (
// Equation(s):
// \VGA|vga_horizontal|LessThan0~0_combout  = ( !\VGA|vga_horizontal|h_Count_Value [15] & ( !\VGA|vga_horizontal|h_Count_Value [14] & ( (!\VGA|vga_horizontal|h_Count_Value [11] & (!\VGA|vga_horizontal|h_Count_Value [13] & (!\VGA|vga_horizontal|h_Count_Value 
// [12] & !\VGA|vga_horizontal|h_Count_Value [10]))) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [11]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [13]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [12]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [10]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [15]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_horizontal|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|LessThan0~0 .extended_lut = "off";
defparam \VGA|vga_horizontal|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_horizontal|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y53_N36
cyclonev_lcell_comb \VGA|vga_horizontal|LessThan0~2 (
// Equation(s):
// \VGA|vga_horizontal|LessThan0~2_combout  = ( \VGA|vga_horizontal|h_Count_Value [3] & ( \VGA|vga_horizontal|h_Count_Value [1] & ( (\VGA|vga_horizontal|h_Count_Value [0] & (\VGA|vga_horizontal|h_Count_Value [4] & \VGA|vga_horizontal|h_Count_Value [2])) ) ) 
// )

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [3]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_horizontal|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|LessThan0~2 .extended_lut = "off";
defparam \VGA|vga_horizontal|LessThan0~2 .lut_mask = 64'h0000000000000003;
defparam \VGA|vga_horizontal|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y53_N51
cyclonev_lcell_comb \VGA|vga_horizontal|LessThan0~1 (
// Equation(s):
// \VGA|vga_horizontal|LessThan0~1_combout  = ( !\VGA|vga_horizontal|h_Count_Value [5] & ( (!\VGA|vga_horizontal|h_Count_Value [7] & !\VGA|vga_horizontal|h_Count_Value [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_horizontal|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|LessThan0~1 .extended_lut = "off";
defparam \VGA|vga_horizontal|LessThan0~1 .lut_mask = 64'hF000F00000000000;
defparam \VGA|vga_horizontal|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y53_N48
cyclonev_lcell_comb \VGA|vga_horizontal|LessThan0~3 (
// Equation(s):
// \VGA|vga_horizontal|LessThan0~3_combout  = ( \VGA|vga_horizontal|h_Count_Value [8] & ( (!\VGA|vga_horizontal|LessThan0~0_combout ) # ((\VGA|vga_horizontal|h_Count_Value [9] & ((!\VGA|vga_horizontal|LessThan0~1_combout ) # 
// (\VGA|vga_horizontal|LessThan0~2_combout )))) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [8] & ( !\VGA|vga_horizontal|LessThan0~0_combout  ) )

	.dataa(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datab(!\VGA|vga_horizontal|LessThan0~2_combout ),
	.datac(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datad(!\VGA|vga_horizontal|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|LessThan0~3 .extended_lut = "off";
defparam \VGA|vga_horizontal|LessThan0~3 .lut_mask = 64'hAAAAAAAAAFABAFAB;
defparam \VGA|vga_horizontal|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y53_N2
dffeas \VGA|vga_horizontal|h_Count_Value[0] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[0] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y53_N3
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~53 (
// Equation(s):
// \VGA|vga_horizontal|Add0~53_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~50  ))
// \VGA|vga_horizontal|Add0~54  = CARRY(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~50  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~53_sumout ),
	.cout(\VGA|vga_horizontal|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~53 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_horizontal|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y53_N5
dffeas \VGA|vga_horizontal|h_Count_Value[1] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[1] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y53_N6
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~45 (
// Equation(s):
// \VGA|vga_horizontal|Add0~45_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~54  ))
// \VGA|vga_horizontal|Add0~46  = CARRY(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~54  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~45_sumout ),
	.cout(\VGA|vga_horizontal|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~45 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_horizontal|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y53_N8
dffeas \VGA|vga_horizontal|h_Count_Value[2] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[2] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y53_N9
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~57 (
// Equation(s):
// \VGA|vga_horizontal|Add0~57_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~46  ))
// \VGA|vga_horizontal|Add0~58  = CARRY(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~57_sumout ),
	.cout(\VGA|vga_horizontal|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~57 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_horizontal|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y53_N11
dffeas \VGA|vga_horizontal|h_Count_Value[3] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[3] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y53_N12
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~61 (
// Equation(s):
// \VGA|vga_horizontal|Add0~61_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~58  ))
// \VGA|vga_horizontal|Add0~62  = CARRY(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~58  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~61_sumout ),
	.cout(\VGA|vga_horizontal|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~61 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_horizontal|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y53_N14
dffeas \VGA|vga_horizontal|h_Count_Value[4] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[4] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y53_N17
dffeas \VGA|vga_horizontal|h_Count_Value[5] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[5] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y53_N27
cyclonev_lcell_comb \VGA|LessThan0~0 (
// Equation(s):
// \VGA|LessThan0~0_combout  = (!\VGA|vga_horizontal|h_Count_Value [7] & !\VGA|vga_horizontal|h_Count_Value [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan0~0 .extended_lut = "off";
defparam \VGA|LessThan0~0 .lut_mask = 64'hF000F000F000F000;
defparam \VGA|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y53_N30
cyclonev_lcell_comb \VGA|LessThan0~1 (
// Equation(s):
// \VGA|LessThan0~1_combout  = ( !\VGA|vga_horizontal|h_Count_Value [8] & ( (\VGA|LessThan0~0_combout  & (\VGA|vga_horizontal|LessThan0~0_combout  & ((!\VGA|vga_horizontal|h_Count_Value [5]) # (!\VGA|vga_horizontal|h_Count_Value [6])))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datac(!\VGA|LessThan0~0_combout ),
	.datad(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan0~1 .extended_lut = "off";
defparam \VGA|LessThan0~1 .lut_mask = 64'h000E000E00000000;
defparam \VGA|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N0
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~61 (
// Equation(s):
// \VGA|vga_Vertical|Add0~61_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|vga_Vertical|Add0~62  = CARRY(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~61_sumout ),
	.cout(\VGA|vga_Vertical|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~61 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~61 .lut_mask = 64'h0000000000005555;
defparam \VGA|vga_Vertical|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N18
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~57 (
// Equation(s):
// \VGA|vga_Vertical|Add0~57_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~6  ))
// \VGA|vga_Vertical|Add0~58  = CARRY(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~57_sumout ),
	.cout(\VGA|vga_Vertical|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~57 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_Vertical|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N21
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~53 (
// Equation(s):
// \VGA|vga_Vertical|Add0~53_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~58  ))
// \VGA|vga_Vertical|Add0~54  = CARRY(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~58  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~53_sumout ),
	.cout(\VGA|vga_Vertical|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~53 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y53_N49
dffeas \VGA|vga_horizontal|enable_V_Counter (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|LessThan0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|enable_V_Counter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|enable_V_Counter .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|enable_V_Counter .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y51_N23
dffeas \VGA|vga_Vertical|v_Count_Value[7] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[7] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N24
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~21 (
// Equation(s):
// \VGA|vga_Vertical|Add0~21_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~54  ))
// \VGA|vga_Vertical|Add0~22  = CARRY(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~21_sumout ),
	.cout(\VGA|vga_Vertical|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~21 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_Vertical|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y51_N26
dffeas \VGA|vga_Vertical|v_Count_Value[8] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[8] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N27
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~25 (
// Equation(s):
// \VGA|vga_Vertical|Add0~25_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~22  ))
// \VGA|vga_Vertical|Add0~26  = CARRY(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~22  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~25_sumout ),
	.cout(\VGA|vga_Vertical|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~25 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y51_N29
dffeas \VGA|vga_Vertical|v_Count_Value[9] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[9] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N30
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~49 (
// Equation(s):
// \VGA|vga_Vertical|Add0~49_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~26  ))
// \VGA|vga_Vertical|Add0~50  = CARRY(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~26  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~49_sumout ),
	.cout(\VGA|vga_Vertical|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~49 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_Vertical|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y51_N32
dffeas \VGA|vga_Vertical|v_Count_Value[10] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[10] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N33
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~45 (
// Equation(s):
// \VGA|vga_Vertical|Add0~45_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~50  ))
// \VGA|vga_Vertical|Add0~46  = CARRY(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~50  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~45_sumout ),
	.cout(\VGA|vga_Vertical|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~45 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y51_N35
dffeas \VGA|vga_Vertical|v_Count_Value[11] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[11] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N36
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~41 (
// Equation(s):
// \VGA|vga_Vertical|Add0~41_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~46  ))
// \VGA|vga_Vertical|Add0~42  = CARRY(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~46  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~41_sumout ),
	.cout(\VGA|vga_Vertical|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~41 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y51_N38
dffeas \VGA|vga_Vertical|v_Count_Value[12] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[12] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N39
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~37 (
// Equation(s):
// \VGA|vga_Vertical|Add0~37_sumout  = SUM(( GND ) + ( \VGA|vga_Vertical|v_Count_Value [13] ) + ( \VGA|vga_Vertical|Add0~42  ))
// \VGA|vga_Vertical|Add0~38  = CARRY(( GND ) + ( \VGA|vga_Vertical|v_Count_Value [13] ) + ( \VGA|vga_Vertical|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~37_sumout ),
	.cout(\VGA|vga_Vertical|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~37 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~37 .lut_mask = 64'h0000FF0000000000;
defparam \VGA|vga_Vertical|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y51_N41
dffeas \VGA|vga_Vertical|v_Count_Value[13] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[13] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N42
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~33 (
// Equation(s):
// \VGA|vga_Vertical|Add0~33_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~38  ))
// \VGA|vga_Vertical|Add0~34  = CARRY(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~38  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~33_sumout ),
	.cout(\VGA|vga_Vertical|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~33 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_Vertical|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y51_N44
dffeas \VGA|vga_Vertical|v_Count_Value[14] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[14] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N45
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~29 (
// Equation(s):
// \VGA|vga_Vertical|Add0~29_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~29 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_Vertical|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y51_N47
dffeas \VGA|vga_Vertical|v_Count_Value[15] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[15] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N54
cyclonev_lcell_comb \VGA|vga_Vertical|LessThan0~0 (
// Equation(s):
// \VGA|vga_Vertical|LessThan0~0_combout  = ( !\VGA|vga_Vertical|v_Count_Value [15] & ( !\VGA|vga_Vertical|v_Count_Value [14] & ( (!\VGA|vga_Vertical|v_Count_Value [11] & (!\VGA|vga_Vertical|v_Count_Value [13] & (!\VGA|vga_Vertical|v_Count_Value [12] & 
// !\VGA|vga_Vertical|v_Count_Value [10]))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [10]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [15]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_Vertical|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|LessThan0~0 .extended_lut = "off";
defparam \VGA|vga_Vertical|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_Vertical|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N33
cyclonev_lcell_comb \VGA|LessThan16~0 (
// Equation(s):
// \VGA|LessThan16~0_combout  = ( !\VGA|vga_Vertical|v_Count_Value [5] & ( (!\VGA|vga_Vertical|v_Count_Value [7] & (!\VGA|vga_Vertical|v_Count_Value [8] & !\VGA|vga_Vertical|v_Count_Value [6])) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan16~0 .extended_lut = "off";
defparam \VGA|LessThan16~0 .lut_mask = 64'hA000A00000000000;
defparam \VGA|LessThan16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N48
cyclonev_lcell_comb \VGA|vga_Vertical|LessThan0~1 (
// Equation(s):
// \VGA|vga_Vertical|LessThan0~1_combout  = ( \VGA|vga_Vertical|v_Count_Value [2] & ( \VGA|LessThan16~0_combout  & ( (!\VGA|vga_Vertical|LessThan0~0_combout ) # ((\VGA|vga_Vertical|v_Count_Value [9] & ((\VGA|vga_Vertical|v_Count_Value [4]) # 
// (\VGA|vga_Vertical|v_Count_Value [3])))) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [2] & ( \VGA|LessThan16~0_combout  & ( (!\VGA|vga_Vertical|LessThan0~0_combout ) # ((\VGA|vga_Vertical|v_Count_Value [9] & \VGA|vga_Vertical|v_Count_Value [4])) ) ) ) # ( 
// \VGA|vga_Vertical|v_Count_Value [2] & ( !\VGA|LessThan16~0_combout  & ( (!\VGA|vga_Vertical|LessThan0~0_combout ) # (\VGA|vga_Vertical|v_Count_Value [9]) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [2] & ( !\VGA|LessThan16~0_combout  & ( 
// (!\VGA|vga_Vertical|LessThan0~0_combout ) # (\VGA|vga_Vertical|v_Count_Value [9]) ) ) )

	.dataa(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datab(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [2]),
	.dataf(!\VGA|LessThan16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|LessThan0~1 .extended_lut = "off";
defparam \VGA|vga_Vertical|LessThan0~1 .lut_mask = 64'hAFAFAFAFAAAFABAF;
defparam \VGA|vga_Vertical|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y51_N2
dffeas \VGA|vga_Vertical|v_Count_Value[0] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[0] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N3
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~1 (
// Equation(s):
// \VGA|vga_Vertical|Add0~1_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~62  ))
// \VGA|vga_Vertical|Add0~2  = CARRY(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~1_sumout ),
	.cout(\VGA|vga_Vertical|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~1 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_Vertical|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y51_N5
dffeas \VGA|vga_Vertical|v_Count_Value[1] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[1] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N6
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~9 (
// Equation(s):
// \VGA|vga_Vertical|Add0~9_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~2  ))
// \VGA|vga_Vertical|Add0~10  = CARRY(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~2  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~9_sumout ),
	.cout(\VGA|vga_Vertical|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~9 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_Vertical|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y51_N8
dffeas \VGA|vga_Vertical|v_Count_Value[2] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[2] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N9
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~13 (
// Equation(s):
// \VGA|vga_Vertical|Add0~13_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~10  ))
// \VGA|vga_Vertical|Add0~14  = CARRY(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~13_sumout ),
	.cout(\VGA|vga_Vertical|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~13 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_Vertical|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y51_N11
dffeas \VGA|vga_Vertical|v_Count_Value[3] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[3] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N12
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~17 (
// Equation(s):
// \VGA|vga_Vertical|Add0~17_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~14  ))
// \VGA|vga_Vertical|Add0~18  = CARRY(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~14  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~17_sumout ),
	.cout(\VGA|vga_Vertical|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~17 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_Vertical|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y51_N14
dffeas \VGA|vga_Vertical|v_Count_Value[4] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[4] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N15
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~5 (
// Equation(s):
// \VGA|vga_Vertical|Add0~5_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~18  ))
// \VGA|vga_Vertical|Add0~6  = CARRY(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~5_sumout ),
	.cout(\VGA|vga_Vertical|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~5 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_Vertical|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y51_N17
dffeas \VGA|vga_Vertical|v_Count_Value[5] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[5] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y51_N20
dffeas \VGA|vga_Vertical|v_Count_Value[6] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[6] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N36
cyclonev_lcell_comb \VGA|LessThan5~0 (
// Equation(s):
// \VGA|LessThan5~0_combout  = ( !\VGA|vga_Vertical|v_Count_Value [7] & ( !\VGA|vga_Vertical|v_Count_Value [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan5~0 .extended_lut = "off";
defparam \VGA|LessThan5~0 .lut_mask = 64'hFF00FF0000000000;
defparam \VGA|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N24
cyclonev_lcell_comb \VGA|LessThan13~0 (
// Equation(s):
// \VGA|LessThan13~0_combout  = ( !\VGA|vga_Vertical|v_Count_Value [8] & ( \VGA|vga_Vertical|LessThan0~0_combout  & ( !\VGA|vga_Vertical|v_Count_Value [9] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datad(gnd),
	.datae(!\VGA|vga_Vertical|v_Count_Value [8]),
	.dataf(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan13~0 .extended_lut = "off";
defparam \VGA|LessThan13~0 .lut_mask = 64'h00000000F0F00000;
defparam \VGA|LessThan13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N39
cyclonev_lcell_comb \VGA|LessThan1~0 (
// Equation(s):
// \VGA|LessThan1~0_combout  = (!\VGA|vga_Vertical|v_Count_Value [3] & (!\VGA|vga_Vertical|v_Count_Value [5] & (!\VGA|vga_Vertical|v_Count_Value [2] & !\VGA|vga_Vertical|v_Count_Value [4])))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan1~0 .extended_lut = "off";
defparam \VGA|LessThan1~0 .lut_mask = 64'h8000800080008000;
defparam \VGA|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y51_N39
cyclonev_lcell_comb \VGA|LessThan1~1 (
// Equation(s):
// \VGA|LessThan1~1_combout  = ( \VGA|LessThan1~0_combout  & ( (!\VGA|LessThan5~0_combout ) # ((!\VGA|LessThan13~0_combout ) # (\VGA|vga_Vertical|v_Count_Value [1])) ) ) # ( !\VGA|LessThan1~0_combout  )

	.dataa(gnd),
	.datab(!\VGA|LessThan5~0_combout ),
	.datac(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datad(!\VGA|LessThan13~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan1~1 .extended_lut = "off";
defparam \VGA|LessThan1~1 .lut_mask = 64'hFFFFFFFFFFCFFFCF;
defparam \VGA|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y53_N3
cyclonev_lcell_comb \VGA|always0~2 (
// Equation(s):
// \VGA|always0~2_combout  = ( \VGA|vga_horizontal|h_Count_Value [8] & ( (!\VGA|vga_horizontal|h_Count_Value [7] & !\VGA|vga_horizontal|h_Count_Value [9]) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [8] & ( (\VGA|vga_horizontal|h_Count_Value [7] & 
// !\VGA|vga_horizontal|h_Count_Value [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~2 .extended_lut = "off";
defparam \VGA|always0~2 .lut_mask = 64'h0F000F00F000F000;
defparam \VGA|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y53_N6
cyclonev_lcell_comb \VGA|always0~3 (
// Equation(s):
// \VGA|always0~3_combout  = ( !\VGA|vga_horizontal|h_Count_Value [6] & ( (!\VGA|vga_horizontal|h_Count_Value [8] & (!\VGA|vga_horizontal|h_Count_Value [4] & !\VGA|vga_horizontal|h_Count_Value [5])) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~3 .extended_lut = "off";
defparam \VGA|always0~3 .lut_mask = 64'hC000C00000000000;
defparam \VGA|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y53_N33
cyclonev_lcell_comb \VGA|always0~1 (
// Equation(s):
// \VGA|always0~1_combout  = ( \VGA|vga_horizontal|h_Count_Value [6] & ( (\VGA|vga_horizontal|h_Count_Value [5] & !\VGA|vga_horizontal|h_Count_Value [7]) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~1 .extended_lut = "off";
defparam \VGA|always0~1 .lut_mask = 64'h0000000055005500;
defparam \VGA|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y53_N51
cyclonev_lcell_comb \VGA|always0~0 (
// Equation(s):
// \VGA|always0~0_combout  = ( !\VGA|vga_horizontal|h_Count_Value [3] & ( (!\VGA|vga_horizontal|h_Count_Value [4] & ((!\VGA|vga_horizontal|h_Count_Value [2]) # ((!\VGA|vga_horizontal|h_Count_Value [0] & !\VGA|vga_horizontal|h_Count_Value [1])))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~0 .extended_lut = "off";
defparam \VGA|always0~0 .lut_mask = 64'hF080F08000000000;
defparam \VGA|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y53_N24
cyclonev_lcell_comb \VGA|always0~4 (
// Equation(s):
// \VGA|always0~4_combout  = ( \VGA|always0~0_combout  & ( (!\VGA|always0~2_combout ) # ((!\VGA|vga_horizontal|LessThan0~0_combout ) # (\VGA|always0~3_combout )) ) ) # ( !\VGA|always0~0_combout  & ( (!\VGA|always0~2_combout ) # 
// (((!\VGA|vga_horizontal|LessThan0~0_combout ) # (\VGA|always0~1_combout )) # (\VGA|always0~3_combout )) ) )

	.dataa(!\VGA|always0~2_combout ),
	.datab(!\VGA|always0~3_combout ),
	.datac(!\VGA|always0~1_combout ),
	.datad(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~4 .extended_lut = "off";
defparam \VGA|always0~4 .lut_mask = 64'hFFBFFFBFFFBBFFBB;
defparam \VGA|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N48
cyclonev_lcell_comb \VGA|LessThan12~0 (
// Equation(s):
// \VGA|LessThan12~0_combout  = ( !\VGA|vga_Vertical|v_Count_Value [2] & ( (!\VGA|vga_Vertical|v_Count_Value [4] & (!\VGA|vga_Vertical|v_Count_Value [3] & ((!\VGA|vga_Vertical|v_Count_Value [0]) # (!\VGA|vga_Vertical|v_Count_Value [1])))) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan12~0 .extended_lut = "off";
defparam \VGA|LessThan12~0 .lut_mask = 64'hA800A80000000000;
defparam \VGA|LessThan12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N42
cyclonev_lcell_comb \VGA|LessThan7~0 (
// Equation(s):
// \VGA|LessThan7~0_combout  = ( \VGA|vga_Vertical|v_Count_Value [9] & ( \VGA|vga_Vertical|LessThan0~0_combout  ) ) # ( !\VGA|vga_Vertical|v_Count_Value [9] & ( \VGA|vga_Vertical|LessThan0~0_combout  & ( ((!\VGA|LessThan5~0_combout ) # 
// ((!\VGA|LessThan12~0_combout  & \VGA|vga_Vertical|v_Count_Value [5]))) # (\VGA|vga_Vertical|v_Count_Value [8]) ) ) ) # ( \VGA|vga_Vertical|v_Count_Value [9] & ( !\VGA|vga_Vertical|LessThan0~0_combout  ) ) # ( !\VGA|vga_Vertical|v_Count_Value [9] & ( 
// !\VGA|vga_Vertical|LessThan0~0_combout  ) )

	.dataa(!\VGA|LessThan12~0_combout ),
	.datab(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datac(!\VGA|LessThan5~0_combout ),
	.datad(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [9]),
	.dataf(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan7~0 .extended_lut = "off";
defparam \VGA|LessThan7~0 .lut_mask = 64'hFFFFFFFFF3FBFFFF;
defparam \VGA|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N51
cyclonev_lcell_comb \VGA|LessThan4~0 (
// Equation(s):
// \VGA|LessThan4~0_combout  = ( \VGA|vga_Vertical|v_Count_Value [7] & ( \VGA|vga_Vertical|v_Count_Value [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan4~0 .extended_lut = "off";
defparam \VGA|LessThan4~0 .lut_mask = 64'h0000000000FF00FF;
defparam \VGA|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N18
cyclonev_lcell_comb \VGA|always0~5 (
// Equation(s):
// \VGA|always0~5_combout  = ( !\VGA|vga_Vertical|v_Count_Value [8] & ( \VGA|LessThan4~0_combout  & ( (\VGA|vga_Vertical|LessThan0~0_combout  & (!\VGA|vga_Vertical|v_Count_Value [5] & (\VGA|LessThan12~0_combout  & !\VGA|vga_Vertical|v_Count_Value [9]))) ) ) 
// ) # ( !\VGA|vga_Vertical|v_Count_Value [8] & ( !\VGA|LessThan4~0_combout  & ( (\VGA|vga_Vertical|LessThan0~0_combout  & !\VGA|vga_Vertical|v_Count_Value [9]) ) ) )

	.dataa(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datab(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datac(!\VGA|LessThan12~0_combout ),
	.datad(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [8]),
	.dataf(!\VGA|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~5 .extended_lut = "off";
defparam \VGA|always0~5 .lut_mask = 64'h5500000004000000;
defparam \VGA|always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y53_N57
cyclonev_lcell_comb \VGA|always0~6 (
// Equation(s):
// \VGA|always0~6_combout  = ( \VGA|always0~5_combout  & ( (!\VGA|always0~4_combout  & \VGA|LessThan7~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|always0~4_combout ),
	.datad(!\VGA|LessThan7~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~6 .extended_lut = "off";
defparam \VGA|always0~6 .lut_mask = 64'h0000000000F000F0;
defparam \VGA|always0~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y53_N45
cyclonev_lcell_comb \VGA|always0~7 (
// Equation(s):
// \VGA|always0~7_combout  = ( \VGA|vga_horizontal|h_Count_Value [6] & ( (!\VGA|vga_horizontal|h_Count_Value [8] & (((\VGA|vga_horizontal|h_Count_Value [3]) # (\VGA|vga_horizontal|h_Count_Value [4])) # (\VGA|vga_horizontal|h_Count_Value [5]))) ) ) # ( 
// !\VGA|vga_horizontal|h_Count_Value [6] & ( (\VGA|vga_horizontal|h_Count_Value [8] & ((!\VGA|vga_horizontal|h_Count_Value [5]) # (!\VGA|vga_horizontal|h_Count_Value [4]))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~7 .extended_lut = "off";
defparam \VGA|always0~7 .lut_mask = 64'h323232324CCC4CCC;
defparam \VGA|always0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y53_N18
cyclonev_lcell_comb \VGA|LessThan2~0 (
// Equation(s):
// \VGA|LessThan2~0_combout  = ( \VGA|vga_horizontal|h_Count_Value [5] & ( \VGA|vga_horizontal|h_Count_Value [8] & ( (\VGA|vga_horizontal|h_Count_Value [2] & (\VGA|vga_horizontal|h_Count_Value [3] & ((\VGA|vga_horizontal|h_Count_Value [1]) # 
// (\VGA|vga_horizontal|h_Count_Value [0])))) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [5]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan2~0 .extended_lut = "off";
defparam \VGA|LessThan2~0 .lut_mask = 64'h0000000000000111;
defparam \VGA|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y53_N36
cyclonev_lcell_comb \VGA|always0~8 (
// Equation(s):
// \VGA|always0~8_combout  = ( \VGA|always0~7_combout  & ( !\VGA|LessThan2~0_combout  & ( (\VGA|always0~2_combout  & (\VGA|vga_horizontal|LessThan0~0_combout  & (!\VGA|vga_Vertical|v_Count_Value [6] $ (!\VGA|vga_Vertical|v_Count_Value [7])))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datac(!\VGA|always0~2_combout ),
	.datad(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datae(!\VGA|always0~7_combout ),
	.dataf(!\VGA|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~8 .extended_lut = "off";
defparam \VGA|always0~8 .lut_mask = 64'h0000000600000000;
defparam \VGA|always0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N30
cyclonev_lcell_comb \VGA|always0~9 (
// Equation(s):
// \VGA|always0~9_combout  = ( \VGA|vga_Vertical|v_Count_Value [2] & ( (\VGA|vga_Vertical|v_Count_Value [1]) # (\VGA|vga_Vertical|v_Count_Value [0]) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~9 .extended_lut = "off";
defparam \VGA|always0~9 .lut_mask = 64'h0000000033FF33FF;
defparam \VGA|always0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y51_N48
cyclonev_lcell_comb \VGA|always0~10 (
// Equation(s):
// \VGA|always0~10_combout  = ( \VGA|always0~9_combout  & ( (\VGA|vga_Vertical|v_Count_Value [5] & \VGA|vga_Vertical|v_Count_Value [7]) ) ) # ( !\VGA|always0~9_combout  & ( (\VGA|vga_Vertical|v_Count_Value [5] & (\VGA|vga_Vertical|v_Count_Value [7] & 
// ((\VGA|vga_Vertical|v_Count_Value [4]) # (\VGA|vga_Vertical|v_Count_Value [3])))) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datae(gnd),
	.dataf(!\VGA|always0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~10 .extended_lut = "off";
defparam \VGA|always0~10 .lut_mask = 64'h0105010505050505;
defparam \VGA|always0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y51_N30
cyclonev_lcell_comb \VGA|always0~11 (
// Equation(s):
// \VGA|always0~11_combout  = ( !\VGA|always0~10_combout  & ( (\VGA|always0~8_combout  & \VGA|LessThan13~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|always0~8_combout ),
	.datac(gnd),
	.datad(!\VGA|LessThan13~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~11 .extended_lut = "off";
defparam \VGA|always0~11 .lut_mask = 64'h0033003300000000;
defparam \VGA|always0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N54
cyclonev_lcell_comb \VGA|red[1]~3 (
// Equation(s):
// \VGA|red[1]~3_combout  = ( \VGA|always0~11_combout  & ( (\VGA|always0~6_combout  & ((!\SW[1]~input_o ) # (\SW[0]~input_o ))) ) ) # ( !\VGA|always0~11_combout  & ( \VGA|always0~6_combout  ) )

	.dataa(gnd),
	.datab(!\VGA|always0~6_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\VGA|always0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[1]~3 .extended_lut = "off";
defparam \VGA|red[1]~3 .lut_mask = 64'h3333333330333033;
defparam \VGA|red[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N15
cyclonev_lcell_comb \VGA|red[1]~2 (
// Equation(s):
// \VGA|red[1]~2_combout  = ( \VGA|always0~11_combout  & ( (\VGA|always0~6_combout  & ((!\SW[0]~input_o ) # (\SW[1]~input_o ))) ) ) # ( !\VGA|always0~11_combout  & ( \VGA|always0~6_combout  ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\VGA|always0~6_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\VGA|always0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[1]~2 .extended_lut = "off";
defparam \VGA|red[1]~2 .lut_mask = 64'h0F0F0F0F0F050F05;
defparam \VGA|red[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y51_N0
cyclonev_lcell_comb \VGA|Add2~70 (
// Equation(s):
// \VGA|Add2~70_cout  = CARRY(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA|Add2~70_cout ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~70 .extended_lut = "off";
defparam \VGA|Add2~70 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add2~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y51_N3
cyclonev_lcell_comb \VGA|Add2~1 (
// Equation(s):
// \VGA|Add2~1_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add2~70_cout  ))
// \VGA|Add2~2  = CARRY(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add2~70_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~1_sumout ),
	.cout(\VGA|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~1 .extended_lut = "off";
defparam \VGA|Add2~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y51_N6
cyclonev_lcell_comb \VGA|Add2~5 (
// Equation(s):
// \VGA|Add2~5_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( \VGA|Add2~2  ))
// \VGA|Add2~6  = CARRY(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( \VGA|Add2~2  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~5_sumout ),
	.cout(\VGA|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~5 .extended_lut = "off";
defparam \VGA|Add2~5 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y51_N9
cyclonev_lcell_comb \VGA|Add2~9 (
// Equation(s):
// \VGA|Add2~9_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add2~6  ))
// \VGA|Add2~10  = CARRY(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~9_sumout ),
	.cout(\VGA|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~9 .extended_lut = "off";
defparam \VGA|Add2~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y51_N12
cyclonev_lcell_comb \VGA|Add2~13 (
// Equation(s):
// \VGA|Add2~13_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( VCC ) + ( \VGA|Add2~10  ))
// \VGA|Add2~14  = CARRY(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( VCC ) + ( \VGA|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~13_sumout ),
	.cout(\VGA|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~13 .extended_lut = "off";
defparam \VGA|Add2~13 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y51_N15
cyclonev_lcell_comb \VGA|Add2~17 (
// Equation(s):
// \VGA|Add2~17_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( VCC ) + ( \VGA|Add2~14  ))
// \VGA|Add2~18  = CARRY(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( VCC ) + ( \VGA|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~17_sumout ),
	.cout(\VGA|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~17 .extended_lut = "off";
defparam \VGA|Add2~17 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y51_N0
cyclonev_lcell_comb \VGA|Add1~1 (
// Equation(s):
// \VGA|Add1~1_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( VCC ) + ( !VCC ))
// \VGA|Add1~2  = CARRY(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~1_sumout ),
	.cout(\VGA|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~1 .extended_lut = "off";
defparam \VGA|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y51_N18
cyclonev_lcell_comb \VGA|Add2~21 (
// Equation(s):
// \VGA|Add2~21_sumout  = SUM(( \VGA|Add1~1_sumout  ) + ( VCC ) + ( \VGA|Add2~18  ))
// \VGA|Add2~22  = CARRY(( \VGA|Add1~1_sumout  ) + ( VCC ) + ( \VGA|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add1~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~21_sumout ),
	.cout(\VGA|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~21 .extended_lut = "off";
defparam \VGA|Add2~21 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y51_N3
cyclonev_lcell_comb \VGA|Add1~5 (
// Equation(s):
// \VGA|Add1~5_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( VCC ) + ( \VGA|Add1~2  ))
// \VGA|Add1~6  = CARRY(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( VCC ) + ( \VGA|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~5_sumout ),
	.cout(\VGA|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~5 .extended_lut = "off";
defparam \VGA|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y51_N21
cyclonev_lcell_comb \VGA|Add2~25 (
// Equation(s):
// \VGA|Add2~25_sumout  = SUM(( \VGA|Add1~5_sumout  ) + ( VCC ) + ( \VGA|Add2~22  ))
// \VGA|Add2~26  = CARRY(( \VGA|Add1~5_sumout  ) + ( VCC ) + ( \VGA|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~25_sumout ),
	.cout(\VGA|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~25 .extended_lut = "off";
defparam \VGA|Add2~25 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y51_N6
cyclonev_lcell_comb \VGA|Add1~9 (
// Equation(s):
// \VGA|Add1~9_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( VCC ) + ( \VGA|Add1~6  ))
// \VGA|Add1~10  = CARRY(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( VCC ) + ( \VGA|Add1~6  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~9_sumout ),
	.cout(\VGA|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~9 .extended_lut = "off";
defparam \VGA|Add1~9 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y51_N24
cyclonev_lcell_comb \VGA|Add2~29 (
// Equation(s):
// \VGA|Add2~29_sumout  = SUM(( \VGA|Add1~9_sumout  ) + ( VCC ) + ( \VGA|Add2~26  ))
// \VGA|Add2~30  = CARRY(( \VGA|Add1~9_sumout  ) + ( VCC ) + ( \VGA|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~29_sumout ),
	.cout(\VGA|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~29 .extended_lut = "off";
defparam \VGA|Add2~29 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y51_N9
cyclonev_lcell_comb \VGA|Add1~13 (
// Equation(s):
// \VGA|Add1~13_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add1~10  ))
// \VGA|Add1~14  = CARRY(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~13_sumout ),
	.cout(\VGA|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~13 .extended_lut = "off";
defparam \VGA|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y51_N27
cyclonev_lcell_comb \VGA|Add2~33 (
// Equation(s):
// \VGA|Add2~33_sumout  = SUM(( \VGA|Add1~13_sumout  ) + ( VCC ) + ( \VGA|Add2~30  ))
// \VGA|Add2~34  = CARRY(( \VGA|Add1~13_sumout  ) + ( VCC ) + ( \VGA|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add1~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~33_sumout ),
	.cout(\VGA|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~33 .extended_lut = "off";
defparam \VGA|Add2~33 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y51_N12
cyclonev_lcell_comb \VGA|Add1~17 (
// Equation(s):
// \VGA|Add1~17_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add1~14  ))
// \VGA|Add1~18  = CARRY(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~17_sumout ),
	.cout(\VGA|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~17 .extended_lut = "off";
defparam \VGA|Add1~17 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y51_N30
cyclonev_lcell_comb \VGA|Add2~37 (
// Equation(s):
// \VGA|Add2~37_sumout  = SUM(( \VGA|Add1~17_sumout  ) + ( VCC ) + ( \VGA|Add2~34  ))
// \VGA|Add2~38  = CARRY(( \VGA|Add1~17_sumout  ) + ( VCC ) + ( \VGA|Add2~34  ))

	.dataa(gnd),
	.datab(!\VGA|Add1~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~37_sumout ),
	.cout(\VGA|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~37 .extended_lut = "off";
defparam \VGA|Add2~37 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y51_N15
cyclonev_lcell_comb \VGA|Add1~21 (
// Equation(s):
// \VGA|Add1~21_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add1~18  ))
// \VGA|Add1~22  = CARRY(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add1~18  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~21_sumout ),
	.cout(\VGA|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~21 .extended_lut = "off";
defparam \VGA|Add1~21 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y51_N33
cyclonev_lcell_comb \VGA|Add2~41 (
// Equation(s):
// \VGA|Add2~41_sumout  = SUM(( \VGA|Add1~21_sumout  ) + ( VCC ) + ( \VGA|Add2~38  ))
// \VGA|Add2~42  = CARRY(( \VGA|Add1~21_sumout  ) + ( VCC ) + ( \VGA|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add1~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~41_sumout ),
	.cout(\VGA|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~41 .extended_lut = "off";
defparam \VGA|Add2~41 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y51_N18
cyclonev_lcell_comb \VGA|Add1~25 (
// Equation(s):
// \VGA|Add1~25_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add1~22  ))
// \VGA|Add1~26  = CARRY(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~25_sumout ),
	.cout(\VGA|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~25 .extended_lut = "off";
defparam \VGA|Add1~25 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y51_N36
cyclonev_lcell_comb \VGA|Add2~45 (
// Equation(s):
// \VGA|Add2~45_sumout  = SUM(( \VGA|Add1~25_sumout  ) + ( VCC ) + ( \VGA|Add2~42  ))
// \VGA|Add2~46  = CARRY(( \VGA|Add1~25_sumout  ) + ( VCC ) + ( \VGA|Add2~42  ))

	.dataa(gnd),
	.datab(!\VGA|Add1~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~45_sumout ),
	.cout(\VGA|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~45 .extended_lut = "off";
defparam \VGA|Add2~45 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y51_N21
cyclonev_lcell_comb \VGA|Add1~29 (
// Equation(s):
// \VGA|Add1~29_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add1~26  ))
// \VGA|Add1~30  = CARRY(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add1~26  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~29_sumout ),
	.cout(\VGA|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~29 .extended_lut = "off";
defparam \VGA|Add1~29 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y51_N39
cyclonev_lcell_comb \VGA|Add2~49 (
// Equation(s):
// \VGA|Add2~49_sumout  = SUM(( \VGA|Add1~29_sumout  ) + ( VCC ) + ( \VGA|Add2~46  ))
// \VGA|Add2~50  = CARRY(( \VGA|Add1~29_sumout  ) + ( VCC ) + ( \VGA|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add1~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~49_sumout ),
	.cout(\VGA|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~49 .extended_lut = "off";
defparam \VGA|Add2~49 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y51_N24
cyclonev_lcell_comb \VGA|Add1~33 (
// Equation(s):
// \VGA|Add1~33_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add1~30  ))
// \VGA|Add1~34  = CARRY(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~33_sumout ),
	.cout(\VGA|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~33 .extended_lut = "off";
defparam \VGA|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y51_N42
cyclonev_lcell_comb \VGA|Add2~53 (
// Equation(s):
// \VGA|Add2~53_sumout  = SUM(( \VGA|Add1~33_sumout  ) + ( VCC ) + ( \VGA|Add2~50  ))
// \VGA|Add2~54  = CARRY(( \VGA|Add1~33_sumout  ) + ( VCC ) + ( \VGA|Add2~50  ))

	.dataa(gnd),
	.datab(!\VGA|Add1~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~53_sumout ),
	.cout(\VGA|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~53 .extended_lut = "off";
defparam \VGA|Add2~53 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y51_N27
cyclonev_lcell_comb \VGA|Add1~37 (
// Equation(s):
// \VGA|Add1~37_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add1~34  ))
// \VGA|Add1~38  = CARRY(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add1~34  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~37_sumout ),
	.cout(\VGA|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~37 .extended_lut = "off";
defparam \VGA|Add1~37 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y51_N45
cyclonev_lcell_comb \VGA|Add2~57 (
// Equation(s):
// \VGA|Add2~57_sumout  = SUM(( \VGA|Add1~37_sumout  ) + ( VCC ) + ( \VGA|Add2~54  ))
// \VGA|Add2~58  = CARRY(( \VGA|Add1~37_sumout  ) + ( VCC ) + ( \VGA|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add1~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~57_sumout ),
	.cout(\VGA|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~57 .extended_lut = "off";
defparam \VGA|Add2~57 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y51_N30
cyclonev_lcell_comb \VGA|Add1~41 (
// Equation(s):
// \VGA|Add1~41_sumout  = SUM(( VCC ) + ( GND ) + ( \VGA|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~41 .extended_lut = "off";
defparam \VGA|Add1~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \VGA|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y51_N48
cyclonev_lcell_comb \VGA|Add2~61 (
// Equation(s):
// \VGA|Add2~61_sumout  = SUM(( \VGA|Add1~41_sumout  ) + ( VCC ) + ( \VGA|Add2~58  ))
// \VGA|Add2~62  = CARRY(( \VGA|Add1~41_sumout  ) + ( VCC ) + ( \VGA|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add1~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~61_sumout ),
	.cout(\VGA|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~61 .extended_lut = "off";
defparam \VGA|Add2~61 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y51_N51
cyclonev_lcell_comb \VGA|Add2~65 (
// Equation(s):
// \VGA|Add2~65_sumout  = SUM(( \VGA|Add1~41_sumout  ) + ( VCC ) + ( \VGA|Add2~62  ))

	.dataa(!\VGA|Add1~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~65 .extended_lut = "off";
defparam \VGA|Add2~65 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y51_N0
cyclonev_mac \VGA|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add2~65_sumout ,\VGA|Add2~61_sumout ,\VGA|Add2~57_sumout ,\VGA|Add2~53_sumout ,\VGA|Add2~49_sumout ,\VGA|Add2~45_sumout ,\VGA|Add2~41_sumout ,\VGA|Add2~37_sumout ,\VGA|Add2~33_sumout ,\VGA|Add2~29_sumout ,\VGA|Add2~25_sumout ,\VGA|Add2~21_sumout ,
\VGA|Add2~17_sumout ,\VGA|Add2~13_sumout ,\VGA|Add2~9_sumout ,\VGA|Add2~5_sumout ,\VGA|Add2~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult0~8 .accumulate_clock = "none";
defparam \VGA|Mult0~8 .ax_clock = "none";
defparam \VGA|Mult0~8 .ax_width = 7;
defparam \VGA|Mult0~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult0~8 .ay_scan_in_width = 18;
defparam \VGA|Mult0~8 .ay_use_scan_in = "false";
defparam \VGA|Mult0~8 .az_clock = "none";
defparam \VGA|Mult0~8 .bx_clock = "none";
defparam \VGA|Mult0~8 .by_clock = "none";
defparam \VGA|Mult0~8 .by_use_scan_in = "false";
defparam \VGA|Mult0~8 .bz_clock = "none";
defparam \VGA|Mult0~8 .coef_a_0 = 0;
defparam \VGA|Mult0~8 .coef_a_1 = 0;
defparam \VGA|Mult0~8 .coef_a_2 = 0;
defparam \VGA|Mult0~8 .coef_a_3 = 0;
defparam \VGA|Mult0~8 .coef_a_4 = 0;
defparam \VGA|Mult0~8 .coef_a_5 = 0;
defparam \VGA|Mult0~8 .coef_a_6 = 0;
defparam \VGA|Mult0~8 .coef_a_7 = 0;
defparam \VGA|Mult0~8 .coef_b_0 = 0;
defparam \VGA|Mult0~8 .coef_b_1 = 0;
defparam \VGA|Mult0~8 .coef_b_2 = 0;
defparam \VGA|Mult0~8 .coef_b_3 = 0;
defparam \VGA|Mult0~8 .coef_b_4 = 0;
defparam \VGA|Mult0~8 .coef_b_5 = 0;
defparam \VGA|Mult0~8 .coef_b_6 = 0;
defparam \VGA|Mult0~8 .coef_b_7 = 0;
defparam \VGA|Mult0~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult0~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult0~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult0~8 .delay_scan_out_by = "false";
defparam \VGA|Mult0~8 .enable_double_accum = "false";
defparam \VGA|Mult0~8 .load_const_clock = "none";
defparam \VGA|Mult0~8 .load_const_value = 0;
defparam \VGA|Mult0~8 .mode_sub_location = 0;
defparam \VGA|Mult0~8 .negate_clock = "none";
defparam \VGA|Mult0~8 .operand_source_max = "input";
defparam \VGA|Mult0~8 .operand_source_may = "input";
defparam \VGA|Mult0~8 .operand_source_mbx = "input";
defparam \VGA|Mult0~8 .operand_source_mby = "input";
defparam \VGA|Mult0~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult0~8 .output_clock = "none";
defparam \VGA|Mult0~8 .preadder_subtract_a = "false";
defparam \VGA|Mult0~8 .preadder_subtract_b = "false";
defparam \VGA|Mult0~8 .result_a_width = 64;
defparam \VGA|Mult0~8 .signed_max = "false";
defparam \VGA|Mult0~8 .signed_may = "false";
defparam \VGA|Mult0~8 .signed_mbx = "false";
defparam \VGA|Mult0~8 .signed_mby = "false";
defparam \VGA|Mult0~8 .sub_clock = "none";
defparam \VGA|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y51_N0
cyclonev_lcell_comb \VGA|Add0~13 (
// Equation(s):
// \VGA|Add0~13_sumout  = SUM(( !\VGA|vga_horizontal|h_Count_Value [0] $ (!\VGA|Mult0~8_resulta ) ) + ( !VCC ) + ( !VCC ))
// \VGA|Add0~14  = CARRY(( !\VGA|vga_horizontal|h_Count_Value [0] $ (!\VGA|Mult0~8_resulta ) ) + ( !VCC ) + ( !VCC ))
// \VGA|Add0~15  = SHARE((\VGA|vga_horizontal|h_Count_Value [0] & \VGA|Mult0~8_resulta ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datac(!\VGA|Mult0~8_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add0~13_sumout ),
	.cout(\VGA|Add0~14 ),
	.shareout(\VGA|Add0~15 ));
// synopsys translate_off
defparam \VGA|Add0~13 .extended_lut = "off";
defparam \VGA|Add0~13 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y51_N3
cyclonev_lcell_comb \VGA|Add0~17 (
// Equation(s):
// \VGA|Add0~17_sumout  = SUM(( !\VGA|vga_horizontal|h_Count_Value [1] $ (!\VGA|Mult0~9 ) ) + ( \VGA|Add0~15  ) + ( \VGA|Add0~14  ))
// \VGA|Add0~18  = CARRY(( !\VGA|vga_horizontal|h_Count_Value [1] $ (!\VGA|Mult0~9 ) ) + ( \VGA|Add0~15  ) + ( \VGA|Add0~14  ))
// \VGA|Add0~19  = SHARE((\VGA|vga_horizontal|h_Count_Value [1] & \VGA|Mult0~9 ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Mult0~9 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~14 ),
	.sharein(\VGA|Add0~15 ),
	.combout(),
	.sumout(\VGA|Add0~17_sumout ),
	.cout(\VGA|Add0~18 ),
	.shareout(\VGA|Add0~19 ));
// synopsys translate_off
defparam \VGA|Add0~17 .extended_lut = "off";
defparam \VGA|Add0~17 .lut_mask = 64'h00000055000055AA;
defparam \VGA|Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y51_N6
cyclonev_lcell_comb \VGA|Add0~21 (
// Equation(s):
// \VGA|Add0~21_sumout  = SUM(( !\VGA|vga_horizontal|h_Count_Value [2] $ (!\VGA|Mult0~10 ) ) + ( \VGA|Add0~19  ) + ( \VGA|Add0~18  ))
// \VGA|Add0~22  = CARRY(( !\VGA|vga_horizontal|h_Count_Value [2] $ (!\VGA|Mult0~10 ) ) + ( \VGA|Add0~19  ) + ( \VGA|Add0~18  ))
// \VGA|Add0~23  = SHARE((\VGA|vga_horizontal|h_Count_Value [2] & \VGA|Mult0~10 ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Mult0~10 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~18 ),
	.sharein(\VGA|Add0~19 ),
	.combout(),
	.sumout(\VGA|Add0~21_sumout ),
	.cout(\VGA|Add0~22 ),
	.shareout(\VGA|Add0~23 ));
// synopsys translate_off
defparam \VGA|Add0~21 .extended_lut = "off";
defparam \VGA|Add0~21 .lut_mask = 64'h00000055000055AA;
defparam \VGA|Add0~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y51_N9
cyclonev_lcell_comb \VGA|Add0~25 (
// Equation(s):
// \VGA|Add0~25_sumout  = SUM(( !\VGA|Mult0~11  $ (\VGA|vga_horizontal|h_Count_Value [3]) ) + ( \VGA|Add0~23  ) + ( \VGA|Add0~22  ))
// \VGA|Add0~26  = CARRY(( !\VGA|Mult0~11  $ (\VGA|vga_horizontal|h_Count_Value [3]) ) + ( \VGA|Add0~23  ) + ( \VGA|Add0~22  ))
// \VGA|Add0~27  = SHARE((\VGA|vga_horizontal|h_Count_Value [3]) # (\VGA|Mult0~11 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Mult0~11 ),
	.datad(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~22 ),
	.sharein(\VGA|Add0~23 ),
	.combout(),
	.sumout(\VGA|Add0~25_sumout ),
	.cout(\VGA|Add0~26 ),
	.shareout(\VGA|Add0~27 ));
// synopsys translate_off
defparam \VGA|Add0~25 .extended_lut = "off";
defparam \VGA|Add0~25 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA|Add0~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y51_N12
cyclonev_lcell_comb \VGA|Add0~29 (
// Equation(s):
// \VGA|Add0~29_sumout  = SUM(( !\VGA|vga_horizontal|h_Count_Value [4] $ (\VGA|Mult0~12 ) ) + ( \VGA|Add0~27  ) + ( \VGA|Add0~26  ))
// \VGA|Add0~30  = CARRY(( !\VGA|vga_horizontal|h_Count_Value [4] $ (\VGA|Mult0~12 ) ) + ( \VGA|Add0~27  ) + ( \VGA|Add0~26  ))
// \VGA|Add0~31  = SHARE((\VGA|Mult0~12 ) # (\VGA|vga_horizontal|h_Count_Value [4]))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Mult0~12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~26 ),
	.sharein(\VGA|Add0~27 ),
	.combout(),
	.sumout(\VGA|Add0~29_sumout ),
	.cout(\VGA|Add0~30 ),
	.shareout(\VGA|Add0~31 ));
// synopsys translate_off
defparam \VGA|Add0~29 .extended_lut = "off";
defparam \VGA|Add0~29 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA|Add0~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y51_N15
cyclonev_lcell_comb \VGA|Add0~33 (
// Equation(s):
// \VGA|Add0~33_sumout  = SUM(( !\VGA|vga_horizontal|h_Count_Value [5] $ (\VGA|Mult0~13 ) ) + ( \VGA|Add0~31  ) + ( \VGA|Add0~30  ))
// \VGA|Add0~34  = CARRY(( !\VGA|vga_horizontal|h_Count_Value [5] $ (\VGA|Mult0~13 ) ) + ( \VGA|Add0~31  ) + ( \VGA|Add0~30  ))
// \VGA|Add0~35  = SHARE((\VGA|Mult0~13 ) # (\VGA|vga_horizontal|h_Count_Value [5]))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datac(gnd),
	.datad(!\VGA|Mult0~13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~30 ),
	.sharein(\VGA|Add0~31 ),
	.combout(),
	.sumout(\VGA|Add0~33_sumout ),
	.cout(\VGA|Add0~34 ),
	.shareout(\VGA|Add0~35 ));
// synopsys translate_off
defparam \VGA|Add0~33 .extended_lut = "off";
defparam \VGA|Add0~33 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA|Add0~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y51_N18
cyclonev_lcell_comb \VGA|Add0~37 (
// Equation(s):
// \VGA|Add0~37_sumout  = SUM(( !\VGA|vga_horizontal|h_Count_Value [6] $ (!\VGA|Mult0~14 ) ) + ( \VGA|Add0~35  ) + ( \VGA|Add0~34  ))
// \VGA|Add0~38  = CARRY(( !\VGA|vga_horizontal|h_Count_Value [6] $ (!\VGA|Mult0~14 ) ) + ( \VGA|Add0~35  ) + ( \VGA|Add0~34  ))
// \VGA|Add0~39  = SHARE((\VGA|vga_horizontal|h_Count_Value [6] & \VGA|Mult0~14 ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datac(gnd),
	.datad(!\VGA|Mult0~14 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~34 ),
	.sharein(\VGA|Add0~35 ),
	.combout(),
	.sumout(\VGA|Add0~37_sumout ),
	.cout(\VGA|Add0~38 ),
	.shareout(\VGA|Add0~39 ));
// synopsys translate_off
defparam \VGA|Add0~37 .extended_lut = "off";
defparam \VGA|Add0~37 .lut_mask = 64'h00000033000033CC;
defparam \VGA|Add0~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y51_N21
cyclonev_lcell_comb \VGA|Add0~41 (
// Equation(s):
// \VGA|Add0~41_sumout  = SUM(( !\VGA|vga_horizontal|h_Count_Value [7] $ (!\VGA|Mult0~15 ) ) + ( \VGA|Add0~39  ) + ( \VGA|Add0~38  ))
// \VGA|Add0~42  = CARRY(( !\VGA|vga_horizontal|h_Count_Value [7] $ (!\VGA|Mult0~15 ) ) + ( \VGA|Add0~39  ) + ( \VGA|Add0~38  ))
// \VGA|Add0~43  = SHARE((\VGA|vga_horizontal|h_Count_Value [7] & \VGA|Mult0~15 ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Mult0~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~38 ),
	.sharein(\VGA|Add0~39 ),
	.combout(),
	.sumout(\VGA|Add0~41_sumout ),
	.cout(\VGA|Add0~42 ),
	.shareout(\VGA|Add0~43 ));
// synopsys translate_off
defparam \VGA|Add0~41 .extended_lut = "off";
defparam \VGA|Add0~41 .lut_mask = 64'h00000055000055AA;
defparam \VGA|Add0~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y51_N24
cyclonev_lcell_comb \VGA|Add0~45 (
// Equation(s):
// \VGA|Add0~45_sumout  = SUM(( !\VGA|vga_horizontal|h_Count_Value [8] $ (\VGA|Mult0~16 ) ) + ( \VGA|Add0~43  ) + ( \VGA|Add0~42  ))
// \VGA|Add0~46  = CARRY(( !\VGA|vga_horizontal|h_Count_Value [8] $ (\VGA|Mult0~16 ) ) + ( \VGA|Add0~43  ) + ( \VGA|Add0~42  ))
// \VGA|Add0~47  = SHARE((\VGA|Mult0~16 ) # (\VGA|vga_horizontal|h_Count_Value [8]))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Mult0~16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~42 ),
	.sharein(\VGA|Add0~43 ),
	.combout(),
	.sumout(\VGA|Add0~45_sumout ),
	.cout(\VGA|Add0~46 ),
	.shareout(\VGA|Add0~47 ));
// synopsys translate_off
defparam \VGA|Add0~45 .extended_lut = "off";
defparam \VGA|Add0~45 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA|Add0~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y51_N27
cyclonev_lcell_comb \VGA|Add0~49 (
// Equation(s):
// \VGA|Add0~49_sumout  = SUM(( !\VGA|vga_horizontal|h_Count_Value [9] $ (\VGA|Mult0~17 ) ) + ( \VGA|Add0~47  ) + ( \VGA|Add0~46  ))
// \VGA|Add0~50  = CARRY(( !\VGA|vga_horizontal|h_Count_Value [9] $ (\VGA|Mult0~17 ) ) + ( \VGA|Add0~47  ) + ( \VGA|Add0~46  ))
// \VGA|Add0~51  = SHARE((\VGA|Mult0~17 ) # (\VGA|vga_horizontal|h_Count_Value [9]))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datac(gnd),
	.datad(!\VGA|Mult0~17 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~46 ),
	.sharein(\VGA|Add0~47 ),
	.combout(),
	.sumout(\VGA|Add0~49_sumout ),
	.cout(\VGA|Add0~50 ),
	.shareout(\VGA|Add0~51 ));
// synopsys translate_off
defparam \VGA|Add0~49 .extended_lut = "off";
defparam \VGA|Add0~49 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA|Add0~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y51_N30
cyclonev_lcell_comb \VGA|Add0~53 (
// Equation(s):
// \VGA|Add0~53_sumout  = SUM(( !\VGA|vga_horizontal|h_Count_Value [10] $ (\VGA|Mult0~18 ) ) + ( \VGA|Add0~51  ) + ( \VGA|Add0~50  ))
// \VGA|Add0~54  = CARRY(( !\VGA|vga_horizontal|h_Count_Value [10] $ (\VGA|Mult0~18 ) ) + ( \VGA|Add0~51  ) + ( \VGA|Add0~50  ))
// \VGA|Add0~55  = SHARE((\VGA|Mult0~18 ) # (\VGA|vga_horizontal|h_Count_Value [10]))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [10]),
	.datac(!\VGA|Mult0~18 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~50 ),
	.sharein(\VGA|Add0~51 ),
	.combout(),
	.sumout(\VGA|Add0~53_sumout ),
	.cout(\VGA|Add0~54 ),
	.shareout(\VGA|Add0~55 ));
// synopsys translate_off
defparam \VGA|Add0~53 .extended_lut = "off";
defparam \VGA|Add0~53 .lut_mask = 64'h00003F3F0000C3C3;
defparam \VGA|Add0~53 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y51_N33
cyclonev_lcell_comb \VGA|Add0~57 (
// Equation(s):
// \VGA|Add0~57_sumout  = SUM(( !\VGA|vga_horizontal|h_Count_Value [11] $ (\VGA|Mult0~19 ) ) + ( \VGA|Add0~55  ) + ( \VGA|Add0~54  ))
// \VGA|Add0~58  = CARRY(( !\VGA|vga_horizontal|h_Count_Value [11] $ (\VGA|Mult0~19 ) ) + ( \VGA|Add0~55  ) + ( \VGA|Add0~54  ))
// \VGA|Add0~59  = SHARE((\VGA|Mult0~19 ) # (\VGA|vga_horizontal|h_Count_Value [11]))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Mult0~19 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~54 ),
	.sharein(\VGA|Add0~55 ),
	.combout(),
	.sumout(\VGA|Add0~57_sumout ),
	.cout(\VGA|Add0~58 ),
	.shareout(\VGA|Add0~59 ));
// synopsys translate_off
defparam \VGA|Add0~57 .extended_lut = "off";
defparam \VGA|Add0~57 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA|Add0~57 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y51_N36
cyclonev_lcell_comb \VGA|Add0~61 (
// Equation(s):
// \VGA|Add0~61_sumout  = SUM(( !\VGA|vga_horizontal|h_Count_Value [12] $ (\VGA|Mult0~20 ) ) + ( \VGA|Add0~59  ) + ( \VGA|Add0~58  ))
// \VGA|Add0~62  = CARRY(( !\VGA|vga_horizontal|h_Count_Value [12] $ (\VGA|Mult0~20 ) ) + ( \VGA|Add0~59  ) + ( \VGA|Add0~58  ))
// \VGA|Add0~63  = SHARE((\VGA|Mult0~20 ) # (\VGA|vga_horizontal|h_Count_Value [12]))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [12]),
	.datab(gnd),
	.datac(!\VGA|Mult0~20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~58 ),
	.sharein(\VGA|Add0~59 ),
	.combout(),
	.sumout(\VGA|Add0~61_sumout ),
	.cout(\VGA|Add0~62 ),
	.shareout(\VGA|Add0~63 ));
// synopsys translate_off
defparam \VGA|Add0~61 .extended_lut = "off";
defparam \VGA|Add0~61 .lut_mask = 64'h00005F5F0000A5A5;
defparam \VGA|Add0~61 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y51_N39
cyclonev_lcell_comb \VGA|Add0~1 (
// Equation(s):
// \VGA|Add0~1_sumout  = SUM(( !\VGA|vga_horizontal|h_Count_Value [13] $ (\VGA|Mult0~21 ) ) + ( \VGA|Add0~63  ) + ( \VGA|Add0~62  ))
// \VGA|Add0~2  = CARRY(( !\VGA|vga_horizontal|h_Count_Value [13] $ (\VGA|Mult0~21 ) ) + ( \VGA|Add0~63  ) + ( \VGA|Add0~62  ))
// \VGA|Add0~3  = SHARE((\VGA|Mult0~21 ) # (\VGA|vga_horizontal|h_Count_Value [13]))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [13]),
	.datac(gnd),
	.datad(!\VGA|Mult0~21 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~62 ),
	.sharein(\VGA|Add0~63 ),
	.combout(),
	.sumout(\VGA|Add0~1_sumout ),
	.cout(\VGA|Add0~2 ),
	.shareout(\VGA|Add0~3 ));
// synopsys translate_off
defparam \VGA|Add0~1 .extended_lut = "off";
defparam \VGA|Add0~1 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA|Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y51_N42
cyclonev_lcell_comb \VGA|Add0~5 (
// Equation(s):
// \VGA|Add0~5_sumout  = SUM(( !\VGA|vga_horizontal|h_Count_Value [14] $ (\VGA|Mult0~22 ) ) + ( \VGA|Add0~3  ) + ( \VGA|Add0~2  ))
// \VGA|Add0~6  = CARRY(( !\VGA|vga_horizontal|h_Count_Value [14] $ (\VGA|Mult0~22 ) ) + ( \VGA|Add0~3  ) + ( \VGA|Add0~2  ))
// \VGA|Add0~7  = SHARE((\VGA|Mult0~22 ) # (\VGA|vga_horizontal|h_Count_Value [14]))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [14]),
	.datab(gnd),
	.datac(!\VGA|Mult0~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~2 ),
	.sharein(\VGA|Add0~3 ),
	.combout(),
	.sumout(\VGA|Add0~5_sumout ),
	.cout(\VGA|Add0~6 ),
	.shareout(\VGA|Add0~7 ));
// synopsys translate_off
defparam \VGA|Add0~5 .extended_lut = "off";
defparam \VGA|Add0~5 .lut_mask = 64'h00005F5F0000A5A5;
defparam \VGA|Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y51_N45
cyclonev_lcell_comb \VGA|Add0~9 (
// Equation(s):
// \VGA|Add0~9_sumout  = SUM(( !\VGA|vga_horizontal|h_Count_Value [15] $ (\VGA|Mult0~23 ) ) + ( \VGA|Add0~7  ) + ( \VGA|Add0~6  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [15]),
	.datac(!\VGA|Mult0~23 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~6 ),
	.sharein(\VGA|Add0~7 ),
	.combout(),
	.sumout(\VGA|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add0~9 .extended_lut = "off";
defparam \VGA|Add0~9 .lut_mask = 64'h000000000000C3C3;
defparam \VGA|Add0~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y51_N3
cyclonev_lcell_comb \VGA|blue[1]~4 (
// Equation(s):
// \VGA|blue[1]~4_combout  = ( \VGA|always0~5_combout  & ( \VGA|LessThan7~0_combout  & ( (!\VGA|always0~4_combout  & (\VGA|always0~8_combout  & (\VGA|LessThan13~0_combout  & !\VGA|always0~10_combout ))) ) ) )

	.dataa(!\VGA|always0~4_combout ),
	.datab(!\VGA|always0~8_combout ),
	.datac(!\VGA|LessThan13~0_combout ),
	.datad(!\VGA|always0~10_combout ),
	.datae(!\VGA|always0~5_combout ),
	.dataf(!\VGA|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~4 .extended_lut = "off";
defparam \VGA|blue[1]~4 .lut_mask = 64'h0000000000000200;
defparam \VGA|blue[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N57
cyclonev_lcell_comb \VGA|address[15] (
// Equation(s):
// \VGA|address [15] = ( \VGA|address [15] & ( \VGA|blue[1]~4_combout  & ( \VGA|Add0~9_sumout  ) ) ) # ( !\VGA|address [15] & ( \VGA|blue[1]~4_combout  & ( \VGA|Add0~9_sumout  ) ) ) # ( \VGA|address [15] & ( !\VGA|blue[1]~4_combout  ) )

	.dataa(gnd),
	.datab(!\VGA|Add0~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|address [15]),
	.dataf(!\VGA|blue[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15] .extended_lut = "off";
defparam \VGA|address[15] .lut_mask = 64'h0000FFFF33333333;
defparam \VGA|address[15] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y48_N50
dffeas \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N51
cyclonev_lcell_comb \VGA|address[14] (
// Equation(s):
// \VGA|address [14] = ( \VGA|address [14] & ( \VGA|blue[1]~4_combout  & ( \VGA|Add0~5_sumout  ) ) ) # ( !\VGA|address [14] & ( \VGA|blue[1]~4_combout  & ( \VGA|Add0~5_sumout  ) ) ) # ( \VGA|address [14] & ( !\VGA|blue[1]~4_combout  ) )

	.dataa(gnd),
	.datab(!\VGA|Add0~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|address [14]),
	.dataf(!\VGA|blue[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[14] .extended_lut = "off";
defparam \VGA|address[14] .lut_mask = 64'h0000FFFF33333333;
defparam \VGA|address[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N51
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout  = ( \VGA|address [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y46_N53
dffeas \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N45
cyclonev_lcell_comb \VGA|address[13] (
// Equation(s):
// \VGA|address [13] = ( \VGA|address [13] & ( \VGA|blue[1]~4_combout  & ( \VGA|Add0~1_sumout  ) ) ) # ( !\VGA|address [13] & ( \VGA|blue[1]~4_combout  & ( \VGA|Add0~1_sumout  ) ) ) # ( \VGA|address [13] & ( !\VGA|blue[1]~4_combout  ) )

	.dataa(gnd),
	.datab(!\VGA|Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|address [13]),
	.dataf(!\VGA|blue[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[13] .extended_lut = "off";
defparam \VGA|address[13] .lut_mask = 64'h0000FFFF33333333;
defparam \VGA|address[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N12
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w[3] (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3] = ( !\VGA|address [13] & ( !\VGA|address [14] & ( !\VGA|address [15] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|address [15]),
	.datae(!\VGA|address [13]),
	.dataf(!\VGA|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w[3] .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w[3] .lut_mask = 64'hFF00000000000000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y51_N33
cyclonev_lcell_comb \VGA|address[0] (
// Equation(s):
// \VGA|address [0] = ( \VGA|Add0~13_sumout  & ( (\VGA|blue[1]~4_combout ) # (\VGA|address [0]) ) ) # ( !\VGA|Add0~13_sumout  & ( (\VGA|address [0] & !\VGA|blue[1]~4_combout ) ) )

	.dataa(!\VGA|address [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|blue[1]~4_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[0] .extended_lut = "off";
defparam \VGA|address[0] .lut_mask = 64'h5500550055FF55FF;
defparam \VGA|address[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y51_N24
cyclonev_lcell_comb \VGA|address[1] (
// Equation(s):
// \VGA|address [1] = ( \VGA|Add0~17_sumout  & ( (\VGA|blue[1]~4_combout ) # (\VGA|address [1]) ) ) # ( !\VGA|Add0~17_sumout  & ( (\VGA|address [1] & !\VGA|blue[1]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [1]),
	.datad(!\VGA|blue[1]~4_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[1] .extended_lut = "off";
defparam \VGA|address[1] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \VGA|address[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y51_N27
cyclonev_lcell_comb \VGA|address[2] (
// Equation(s):
// \VGA|address [2] = ( \VGA|address [2] & ( (!\VGA|blue[1]~4_combout ) # (\VGA|Add0~21_sumout ) ) ) # ( !\VGA|address [2] & ( (\VGA|Add0~21_sumout  & \VGA|blue[1]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add0~21_sumout ),
	.datad(!\VGA|blue[1]~4_combout ),
	.datae(gnd),
	.dataf(!\VGA|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[2] .extended_lut = "off";
defparam \VGA|address[2] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \VGA|address[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y51_N54
cyclonev_lcell_comb \VGA|address[3] (
// Equation(s):
// \VGA|address [3] = ( \VGA|Add0~25_sumout  & ( (\VGA|blue[1]~4_combout ) # (\VGA|address [3]) ) ) # ( !\VGA|Add0~25_sumout  & ( (\VGA|address [3] & !\VGA|blue[1]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [3]),
	.datad(!\VGA|blue[1]~4_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[3] .extended_lut = "off";
defparam \VGA|address[3] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \VGA|address[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y51_N36
cyclonev_lcell_comb \VGA|address[4] (
// Equation(s):
// \VGA|address [4] = ( \VGA|Add0~29_sumout  & ( (\VGA|blue[1]~4_combout ) # (\VGA|address [4]) ) ) # ( !\VGA|Add0~29_sumout  & ( (\VGA|address [4] & !\VGA|blue[1]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [4]),
	.datad(!\VGA|blue[1]~4_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[4] .extended_lut = "off";
defparam \VGA|address[4] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \VGA|address[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y51_N9
cyclonev_lcell_comb \VGA|address[5] (
// Equation(s):
// \VGA|address [5] = ( \VGA|blue[1]~4_combout  & ( \VGA|Add0~33_sumout  ) ) # ( !\VGA|blue[1]~4_combout  & ( \VGA|Add0~33_sumout  & ( \VGA|address [5] ) ) ) # ( !\VGA|blue[1]~4_combout  & ( !\VGA|Add0~33_sumout  & ( \VGA|address [5] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [5]),
	.datad(gnd),
	.datae(!\VGA|blue[1]~4_combout ),
	.dataf(!\VGA|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[5] .extended_lut = "off";
defparam \VGA|address[5] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \VGA|address[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y51_N21
cyclonev_lcell_comb \VGA|address[6] (
// Equation(s):
// \VGA|address [6] = ( \VGA|Add0~37_sumout  & ( (\VGA|address [6]) # (\VGA|blue[1]~4_combout ) ) ) # ( !\VGA|Add0~37_sumout  & ( (!\VGA|blue[1]~4_combout  & \VGA|address [6]) ) )

	.dataa(!\VGA|blue[1]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|address [6]),
	.datae(gnd),
	.dataf(!\VGA|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[6] .extended_lut = "off";
defparam \VGA|address[6] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \VGA|address[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y51_N57
cyclonev_lcell_comb \VGA|address[7] (
// Equation(s):
// \VGA|address [7] = ( \VGA|address [7] & ( (!\VGA|blue[1]~4_combout ) # (\VGA|Add0~41_sumout ) ) ) # ( !\VGA|address [7] & ( (\VGA|Add0~41_sumout  & \VGA|blue[1]~4_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|Add0~41_sumout ),
	.datac(gnd),
	.datad(!\VGA|blue[1]~4_combout ),
	.datae(gnd),
	.dataf(!\VGA|address [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[7] .extended_lut = "off";
defparam \VGA|address[7] .lut_mask = 64'h00330033FF33FF33;
defparam \VGA|address[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y51_N18
cyclonev_lcell_comb \VGA|address[8] (
// Equation(s):
// \VGA|address [8] = ( \VGA|Add0~45_sumout  & ( (\VGA|blue[1]~4_combout ) # (\VGA|address [8]) ) ) # ( !\VGA|Add0~45_sumout  & ( (\VGA|address [8] & !\VGA|blue[1]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [8]),
	.datad(!\VGA|blue[1]~4_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[8] .extended_lut = "off";
defparam \VGA|address[8] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \VGA|address[8] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y51_N51
cyclonev_lcell_comb \VGA|address[9] (
// Equation(s):
// \VGA|address [9] = ( \VGA|address [9] & ( (!\VGA|blue[1]~4_combout ) # (\VGA|Add0~49_sumout ) ) ) # ( !\VGA|address [9] & ( (\VGA|Add0~49_sumout  & \VGA|blue[1]~4_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|Add0~49_sumout ),
	.datac(gnd),
	.datad(!\VGA|blue[1]~4_combout ),
	.datae(gnd),
	.dataf(!\VGA|address [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[9] .extended_lut = "off";
defparam \VGA|address[9] .lut_mask = 64'h00330033FF33FF33;
defparam \VGA|address[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y51_N51
cyclonev_lcell_comb \VGA|address[10] (
// Equation(s):
// \VGA|address [10] = ( \VGA|address [10] & ( (!\VGA|blue[1]~4_combout ) # (\VGA|Add0~53_sumout ) ) ) # ( !\VGA|address [10] & ( (\VGA|Add0~53_sumout  & \VGA|blue[1]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add0~53_sumout ),
	.datad(!\VGA|blue[1]~4_combout ),
	.datae(gnd),
	.dataf(!\VGA|address [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[10] .extended_lut = "off";
defparam \VGA|address[10] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \VGA|address[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y51_N12
cyclonev_lcell_comb \VGA|address[11] (
// Equation(s):
// \VGA|address [11] = ( \VGA|Add0~57_sumout  & ( (\VGA|address [11]) # (\VGA|blue[1]~4_combout ) ) ) # ( !\VGA|Add0~57_sumout  & ( (!\VGA|blue[1]~4_combout  & \VGA|address [11]) ) )

	.dataa(!\VGA|blue[1]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|address [11]),
	.datae(gnd),
	.dataf(!\VGA|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[11] .extended_lut = "off";
defparam \VGA|address[11] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \VGA|address[11] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y51_N48
cyclonev_lcell_comb \VGA|address[12] (
// Equation(s):
// \VGA|address [12] = ( \VGA|Add0~61_sumout  & ( (\VGA|blue[1]~4_combout ) # (\VGA|address [12]) ) ) # ( !\VGA|Add0~61_sumout  & ( (\VGA|address [12] & !\VGA|blue[1]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [12]),
	.datad(!\VGA|blue[1]~4_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[12] .extended_lut = "off";
defparam \VGA|address[12] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \VGA|address[12] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "F64E48B7FFFFFFFFFFFFFFFFFF561CBF7FFFFFFFFFFFFFFFFFF4323E0FFFFFFFFFFFFFFFFFFF4153A2FFFFFFFFFFFFFFFFFFFC376DDFFFFFFFFFFFFFFFFFFFCA54C1FFFFFFFFFFFFFFFFFFF5079F9FFFFFFFFFFFFFFFFFFF93B207FFFFFFFFFFFFFFFFFFF1FB50FFFFFFFFFFFFFFFFFFFF86B73BFFFFFFFFFFFFFFFFFFF8E9BBF74FFBFF8EFFFFFFFFFF9CE7E5837FFFFE8DAFFFFFF5F9ECF401EF5FFFC96AFFFFFFFD6E7DBA22E9FFFF76B7FFFFFFF69A7E31C10DFEEC88B7FFFFC3FE59AA8B779E7BF03E7FFFFAC22D929D40C043E81ABFFFFFE080D5DDD94B9448C0A0FFFFF7E2B6A279EB472A300830DFFF39DE20E1831B24D108946FFFF26C2947EE39B1";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "04CA04917FFF5C4D55299F4C4B72CC306FFFF3011C5E7CA7FD1F3003D57FFF374287A861210EB4385B27FFF3C7FC2C2BD55C968082F4FFFF8737C196F4D7A9BE18A7CBFFFE38BBCDEE01B30EB57EE5FFFFAB849C55191E7791189E55FFFB2F430381D15C96718CE93FFFFF6C2E889939FC4382EFA9FFFCF2E75178A521A46B047167FFFDA97C81C28A7012A57BED7FFFFBAA9F73D923F21E734367FFFEF78E82ADE8DFF87AB0037FFFFF71F274082E78F7475237FFFFEE0E1263143E76BA1AA67FFFFEF06A8650224A623DEF07FFFFF4B9DD3330A7486CABC67FFFFF753A9AE6BE36BC94B927FFFF5A88520A91B87815E9BF7FFFF5D4415AC771689A304407FF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFA53408D84F3A3E8D682B7FFFE6352E537A25E614FB0C9FFFFF9B6AE97EE1D1473AD1FAFFFFEF86BD2841F9DAB83323EFFFFF0F4F1DE4D170C9B34A5DFFFE9A57F8DC0CDA8202BD041FFFFA7182F3DEAF446FEF4981FFFFBD4FF02FD43C876DBC63FFFF6A6FF2A78207124EC1C1A3FFFFC8F2732BD00E75E982DBFFFFF485223315E5209F91787FFFFFC8B31BFBFF10266EF6D1FFFFF924EDBF976BD23E7359DFFFFFD127F0FDE85A0FAF911FFFFFF2D1F4A32D001E3FFB0FFDFFF7F77DDCB88CF7FDFFFFF7FFFFFDFFFCF39139FFFFF7DBFFFFFFFFF7FB7CC0FFFFFFFFFFFFFFFFFFEA77B42FFFFFFFFFFFFFFFFFFFF674F0FFFFFFFFFFFFFFFFFFFD43C6CF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFF57EDFFFFFFFFFFFFFFFFFFFFDBFCFFBFFFFFFFFFFFFFFFFFFDE7F7FFFFFFFFFFFFFFFFFFFFE8BFFFEFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFEF6BFFFFFFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFFFFFFFFFFFDE9EFFFFFFFFFFFFFFFFFFFFFDEE3FFFFFFFFFFFFFFFFFFFFFFE73FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF2BFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE7FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N30
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w[3] (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3] = ( \VGA|address [13] & ( !\VGA|address [14] & ( !\VGA|address [15] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|address [15]),
	.datae(!\VGA|address [13]),
	.dataf(!\VGA|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w[3] .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w[3] .lut_mask = 64'h0000FF0000000000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF13FFFFFFFFFFFFFFFFFFFFFCC0BFFFFFFFFFFFFFFFFFFFFFF96FFFFFFFFFFFFFFFFFFFFFFBF5BFFFFFFFFFFFFFFFFFFFFFCD03FFFFFFFFFFFFFFFFFFFFFF73FFFFFFFFFFFFFFFFFFFFFF1AA3FFFFFFFFFFFFFFFFFFFC3BA4FFFFFFFFFFFFFFFFFFFF48D927FFFFFFFFFFFFFFFFFFFF9D4C5FFFFFFFFFFFFFFFFFFFD3188AFFFFFFFFFFFFFFFFFFFD37EC67FFFFFFFFFFFFFFFFFFF9F8E37FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N24
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w[3] (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3] = ( !\VGA|address [13] & ( !\VGA|address [15] & ( \VGA|address [14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [14]),
	.datad(gnd),
	.datae(!\VGA|address [13]),
	.dataf(!\VGA|address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w[3] .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w[3] .lut_mask = 64'h0F0F000000000000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y42_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y46_N47
dffeas \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N18
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w[3] (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3] = ( !\VGA|address [15] & ( \VGA|address [14] & ( \VGA|address [13] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|address [13]),
	.datae(!\VGA|address [15]),
	.dataf(!\VGA|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w[3] .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w[3] .lut_mask = 64'h0000000000FF0000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N0
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h22770A0A22775F5F;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N3
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout  = ( !\VGA|address [13] & ( \VGA|address [15] & ( !\VGA|address [14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|address [14]),
	.datae(!\VGA|address [13]),
	.dataf(!\VGA|address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .lut_mask = 64'h00000000FF000000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N42
cyclonev_lcell_comb \VGA|red[0]~0 (
// Equation(s):
// \VGA|red[0]~0_combout  = ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) )

	.dataa(gnd),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~0 .extended_lut = "off";
defparam \VGA|red[0]~0 .lut_mask = 64'h3030000030300000;
defparam \VGA|red[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N6
cyclonev_lcell_comb \VGA|red[0]~1 (
// Equation(s):
// \VGA|red[0]~1_combout  = ( \VGA|red[0]~0_combout  & ( ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ) ) ) # ( !\VGA|red[0]~0_combout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datae(gnd),
	.dataf(!\VGA|red[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~1 .extended_lut = "off";
defparam \VGA|red[0]~1 .lut_mask = 64'h0C0C0C0C0CFF0CFF;
defparam \VGA|red[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y53_N0
cyclonev_lcell_comb \VGA|always0~12 (
// Equation(s):
// \VGA|always0~12_combout  = ( \VGA|vga_horizontal|h_Count_Value [1] & ( (\VGA|vga_horizontal|h_Count_Value [5] & (((\VGA|vga_horizontal|h_Count_Value [3]) # (\VGA|vga_horizontal|h_Count_Value [4])) # (\VGA|vga_horizontal|h_Count_Value [2]))) ) ) # ( 
// !\VGA|vga_horizontal|h_Count_Value [1] & ( (\VGA|vga_horizontal|h_Count_Value [5] & ((\VGA|vga_horizontal|h_Count_Value [3]) # (\VGA|vga_horizontal|h_Count_Value [4]))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~12 .extended_lut = "off";
defparam \VGA|always0~12 .lut_mask = 64'h030F030F070F070F;
defparam \VGA|always0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y53_N9
cyclonev_lcell_comb \VGA|always0~14 (
// Equation(s):
// \VGA|always0~14_combout  = ( \VGA|vga_horizontal|h_Count_Value [6] & ( \VGA|vga_horizontal|h_Count_Value [9] ) ) # ( !\VGA|vga_horizontal|h_Count_Value [6] & ( (!\VGA|vga_horizontal|h_Count_Value [7] & ((\VGA|vga_horizontal|h_Count_Value [8]))) # 
// (\VGA|vga_horizontal|h_Count_Value [7] & (\VGA|vga_horizontal|h_Count_Value [9])) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~14 .extended_lut = "off";
defparam \VGA|always0~14 .lut_mask = 64'h3355335555555555;
defparam \VGA|always0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y53_N48
cyclonev_lcell_comb \VGA|always0~13 (
// Equation(s):
// \VGA|always0~13_combout  = ( \VGA|vga_horizontal|h_Count_Value [4] & ( \VGA|vga_horizontal|h_Count_Value [2] & ( (\VGA|vga_horizontal|h_Count_Value [9] & ((!\VGA|vga_horizontal|h_Count_Value [3]) # (!\VGA|vga_horizontal|h_Count_Value [5]))) ) ) ) # ( 
// !\VGA|vga_horizontal|h_Count_Value [4] & ( \VGA|vga_horizontal|h_Count_Value [2] & ( \VGA|vga_horizontal|h_Count_Value [9] ) ) ) # ( \VGA|vga_horizontal|h_Count_Value [4] & ( !\VGA|vga_horizontal|h_Count_Value [2] & ( (\VGA|vga_horizontal|h_Count_Value 
// [9] & ((!\VGA|vga_horizontal|h_Count_Value [1]) # ((!\VGA|vga_horizontal|h_Count_Value [3]) # (!\VGA|vga_horizontal|h_Count_Value [5])))) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [4] & ( !\VGA|vga_horizontal|h_Count_Value [2] & ( 
// \VGA|vga_horizontal|h_Count_Value [9] ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [4]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~13 .extended_lut = "off";
defparam \VGA|always0~13 .lut_mask = 64'h3333333233333330;
defparam \VGA|always0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y53_N12
cyclonev_lcell_comb \VGA|always0~15 (
// Equation(s):
// \VGA|always0~15_combout  = ( \VGA|vga_horizontal|LessThan0~0_combout  & ( \VGA|always0~13_combout  & ( ((!\VGA|always0~12_combout  & \VGA|LessThan0~0_combout )) # (\VGA|always0~14_combout ) ) ) ) # ( !\VGA|vga_horizontal|LessThan0~0_combout  & ( 
// \VGA|always0~13_combout  ) ) # ( \VGA|vga_horizontal|LessThan0~0_combout  & ( !\VGA|always0~13_combout  & ( ((!\VGA|vga_horizontal|h_Count_Value [8]) # ((!\VGA|always0~12_combout  & \VGA|LessThan0~0_combout ))) # (\VGA|always0~14_combout ) ) ) ) # ( 
// !\VGA|vga_horizontal|LessThan0~0_combout  & ( !\VGA|always0~13_combout  ) )

	.dataa(!\VGA|always0~12_combout ),
	.datab(!\VGA|always0~14_combout ),
	.datac(!\VGA|LessThan0~0_combout ),
	.datad(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datae(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.dataf(!\VGA|always0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~15 .extended_lut = "off";
defparam \VGA|always0~15 .lut_mask = 64'hFFFFFF3BFFFF3B3B;
defparam \VGA|always0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y51_N48
cyclonev_lcell_comb \VGA|LessThan12~2 (
// Equation(s):
// \VGA|LessThan12~2_combout  = ( \VGA|vga_Vertical|v_Count_Value [5] & ( \VGA|vga_Vertical|v_Count_Value [8] & ( (\VGA|vga_Vertical|v_Count_Value [6]) # (\VGA|vga_Vertical|v_Count_Value [7]) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [5] & ( 
// \VGA|vga_Vertical|v_Count_Value [8] & ( \VGA|vga_Vertical|v_Count_Value [7] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [5]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan12~2 .extended_lut = "off";
defparam \VGA|LessThan12~2 .lut_mask = 64'h000000000F0F0FFF;
defparam \VGA|LessThan12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N12
cyclonev_lcell_comb \VGA|LessThan12~1 (
// Equation(s):
// \VGA|LessThan12~1_combout  = ( !\VGA|vga_Vertical|v_Count_Value [3] & ( !\VGA|vga_Vertical|v_Count_Value [2] & ( (!\VGA|vga_Vertical|v_Count_Value [7] & (!\VGA|vga_Vertical|v_Count_Value [4] & ((!\VGA|vga_Vertical|v_Count_Value [0]) # 
// (!\VGA|vga_Vertical|v_Count_Value [1])))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [3]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan12~1 .extended_lut = "off";
defparam \VGA|LessThan12~1 .lut_mask = 64'hA800000000000000;
defparam \VGA|LessThan12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N54
cyclonev_lcell_comb \VGA|LessThan13~1 (
// Equation(s):
// \VGA|LessThan13~1_combout  = ( \VGA|vga_Vertical|v_Count_Value [3] & ( \VGA|vga_Vertical|v_Count_Value [2] & ( (\VGA|vga_Vertical|v_Count_Value [7] & \VGA|vga_Vertical|v_Count_Value [6]) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [3] & ( 
// \VGA|vga_Vertical|v_Count_Value [2] & ( (\VGA|vga_Vertical|v_Count_Value [7] & \VGA|vga_Vertical|v_Count_Value [6]) ) ) ) # ( \VGA|vga_Vertical|v_Count_Value [3] & ( !\VGA|vga_Vertical|v_Count_Value [2] & ( (\VGA|vga_Vertical|v_Count_Value [7] & 
// \VGA|vga_Vertical|v_Count_Value [6]) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [3] & ( !\VGA|vga_Vertical|v_Count_Value [2] & ( (\VGA|vga_Vertical|v_Count_Value [7] & (\VGA|vga_Vertical|v_Count_Value [6] & ((\VGA|vga_Vertical|v_Count_Value [4]) # 
// (\VGA|vga_Vertical|v_Count_Value [5])))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [3]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan13~1 .extended_lut = "off";
defparam \VGA|LessThan13~1 .lut_mask = 64'h0105050505050505;
defparam \VGA|LessThan13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N6
cyclonev_lcell_comb \VGA|always0~16 (
// Equation(s):
// \VGA|always0~16_combout  = ( !\VGA|vga_Vertical|v_Count_Value [9] & ( \VGA|vga_Vertical|LessThan0~0_combout  & ( (!\VGA|LessThan12~2_combout  & (((\VGA|vga_Vertical|v_Count_Value [8]) # (\VGA|LessThan13~1_combout )))) # (\VGA|LessThan12~2_combout  & 
// (\VGA|LessThan12~1_combout  & ((\VGA|vga_Vertical|v_Count_Value [8]) # (\VGA|LessThan13~1_combout )))) ) ) )

	.dataa(!\VGA|LessThan12~2_combout ),
	.datab(!\VGA|LessThan12~1_combout ),
	.datac(!\VGA|LessThan13~1_combout ),
	.datad(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [9]),
	.dataf(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~16 .extended_lut = "off";
defparam \VGA|always0~16 .lut_mask = 64'h000000000BBB0000;
defparam \VGA|always0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y53_N36
cyclonev_lcell_comb \VGA|red~6 (
// Equation(s):
// \VGA|red~6_combout  = ( \VGA|always0~4_combout  & ( (!\VGA|always0~15_combout  & \VGA|always0~16_combout ) ) ) # ( !\VGA|always0~4_combout  & ( \VGA|always0~16_combout  ) )

	.dataa(gnd),
	.datab(!\VGA|always0~15_combout ),
	.datac(!\VGA|always0~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red~6 .extended_lut = "off";
defparam \VGA|red~6 .lut_mask = 64'h0F0F0F0F0C0C0C0C;
defparam \VGA|red~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y53_N48
cyclonev_lcell_comb \VGA|always0~19 (
// Equation(s):
// \VGA|always0~19_combout  = ( !\VGA|vga_horizontal|h_Count_Value [6] & ( (!\VGA|vga_horizontal|h_Count_Value [7] & !\VGA|vga_horizontal|h_Count_Value [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~19 .extended_lut = "off";
defparam \VGA|always0~19 .lut_mask = 64'hF000F00000000000;
defparam \VGA|always0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y53_N6
cyclonev_lcell_comb \VGA|always0~17 (
// Equation(s):
// \VGA|always0~17_combout  = ( \VGA|vga_horizontal|h_Count_Value [4] & ( \VGA|vga_horizontal|h_Count_Value [5] & ( (\VGA|vga_horizontal|h_Count_Value [3] & (((\VGA|vga_horizontal|h_Count_Value [0] & \VGA|vga_horizontal|h_Count_Value [1])) # 
// (\VGA|vga_horizontal|h_Count_Value [2]))) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [4]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~17 .extended_lut = "off";
defparam \VGA|always0~17 .lut_mask = 64'h0000000000000155;
defparam \VGA|always0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y53_N42
cyclonev_lcell_comb \VGA|always0~18 (
// Equation(s):
// \VGA|always0~18_combout  = ( \VGA|vga_horizontal|h_Count_Value [6] & ( \VGA|vga_horizontal|h_Count_Value [8] ) ) # ( !\VGA|vga_horizontal|h_Count_Value [6] & ( (\VGA|vga_horizontal|h_Count_Value [8] & (((\VGA|vga_horizontal|h_Count_Value [4]) # 
// (\VGA|vga_horizontal|h_Count_Value [7])) # (\VGA|vga_horizontal|h_Count_Value [5]))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~18 .extended_lut = "off";
defparam \VGA|always0~18 .lut_mask = 64'h1333133333333333;
defparam \VGA|always0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y53_N54
cyclonev_lcell_comb \VGA|always0~20 (
// Equation(s):
// \VGA|always0~20_combout  = ( \VGA|vga_horizontal|h_Count_Value [9] & ( \VGA|always0~18_combout  ) ) # ( !\VGA|vga_horizontal|h_Count_Value [9] & ( \VGA|always0~18_combout  ) ) # ( \VGA|vga_horizontal|h_Count_Value [9] & ( !\VGA|always0~18_combout  & ( 
// (!\VGA|vga_horizontal|LessThan0~0_combout ) # ((\VGA|always0~19_combout  & !\VGA|always0~17_combout )) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [9] & ( !\VGA|always0~18_combout  ) )

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datac(!\VGA|always0~19_combout ),
	.datad(!\VGA|always0~17_combout ),
	.datae(!\VGA|vga_horizontal|h_Count_Value [9]),
	.dataf(!\VGA|always0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~20 .extended_lut = "off";
defparam \VGA|always0~20 .lut_mask = 64'hFFFFCFCCFFFFFFFF;
defparam \VGA|always0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y53_N9
cyclonev_lcell_comb \VGA|red[3]~7 (
// Equation(s):
// \VGA|red[3]~7_combout  = ( \VGA|always0~5_combout  & ( (\VGA|LessThan7~0_combout  & ((!\VGA|always0~15_combout ) # (!\VGA|always0~20_combout ))) ) )

	.dataa(!\VGA|LessThan7~0_combout ),
	.datab(!\VGA|always0~15_combout ),
	.datac(!\VGA|always0~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[3]~7 .extended_lut = "off";
defparam \VGA|red[3]~7 .lut_mask = 64'h0000000054545454;
defparam \VGA|red[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y53_N27
cyclonev_lcell_comb \VGA|red[0]~8 (
// Equation(s):
// \VGA|red[0]~8_combout  = ( \VGA|always0~6_combout  & ( \VGA|always0~11_combout  & ( !\SW[1]~input_o  $ (!\SW[0]~input_o ) ) ) ) # ( !\VGA|always0~6_combout  & ( \VGA|always0~11_combout  & ( (!\VGA|red~6_combout ) # (\VGA|red[3]~7_combout ) ) ) ) # ( 
// !\VGA|always0~6_combout  & ( !\VGA|always0~11_combout  & ( (!\VGA|red~6_combout ) # (\VGA|red[3]~7_combout ) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\VGA|red~6_combout ),
	.datad(!\VGA|red[3]~7_combout ),
	.datae(!\VGA|always0~6_combout ),
	.dataf(!\VGA|always0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~8 .extended_lut = "off";
defparam \VGA|red[0]~8 .lut_mask = 64'hF0FF0000F0FF6666;
defparam \VGA|red[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00ECD0030010DCC000078880009A824014000200000063640000F0E6C4001000000601DDA00081151D0000000000014D7A0000A80E00001000000010FB20000385A000000000000A81F90002B58780200000000056D8700014E76000010000001B55B700023CB2000000000000B62820000383A0359F00000001E54700000B860B13500000030FFFD000001A60F9E5000000DDFFFC00000800067DC800000CEFFFC00000100016498000004EFFFF000000000687980000083FFFF00000000030B780000039FFFF000001800134800000007FFFF00000000051020000003FFFFF02000080000000000007DFFFF04004580000000000003DFFFF020A0880000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "000002FFFFF092D5040000000000000DFFFF01053400000000000003FFFFF063ABC00000000000001BFFFF0B3FE980000000000002BFFFF013FD7A0000000000002FFFFF0EF7FF91A000000000027FFFF0CEFB686B00000000005DFFFF03F5E7037000000000059FFFF0389FD21100000000007EFFFF03EF7184A0000000000C2FFFF026A854130000000000BAFFFF021FC01010000000003AFFFFF00851842600000000033FFFFF000000000000000000393FFFF0000600000810000001B7D7FF0000000000D08000003AFFFFF00000000064D70000019BBFFF0000000006B24000000A5FFFF00000000029480000005FDEFF0000000002F51000000097FFF0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000006607000000098FFF0001000480D5280800005BDFF00008000A0447800000009DEF00010F4281E34000000012AFC000000A20020080080008347F0000259700480002200008BA4000022F2808A020360000997D0002F816804080A45000041C90000A06B5400041780000030220037000E101035D0100000439883509992115098E0800006E11A21330C9112414120000017F368442DC447F8A640400006938405B2856BB8DDEE00000009BE88952B1F719F6D2200000084618313B068A4F003A2E00088B98F445539B455800D4F0000139DE28783139ED4042A701800042E13C1C7DCBBBE018B00040EFC6F81080C1DCF6FFC168000EFC6DBC6C02E9";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "002F84E1AC8AEFCA2525BFC25FA7F50C592B1EFC82654382C895B226A4DDD1EFCDACE12786611C1D390D110EDDC41472319AF2C6A04E8C1FEED381F84231BFB4A9866DE888BE3491F5AADC6AC4338FF8D8EFA101A71C52D03C9F1000646EFAD158842B4AABD2527FFB0EAA244B09F97D8265832FEE3679127E2B4056674002ECB7888D79ED0FFCE8B13A344D014519D60CC42D9C757FED0287B00CFFC994B0FE05275778A7EC54BFF86282D357269AA30804C183FF5AB320530607F7D6804FFFFFFE82BAD89F806229069BEFFFFF18B3F316CF284562EFFBFFFFF1FF5C8E837EF45ECCBFFFFFFF00966AD2CD9A462BFFEFBFFFFC707E93E1FEDC3FFFEFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X33_Y48_N23
dffeas \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000414A50FFDFBFFC0EE8E7E09F5ADE9DB0ADE464BC226B2AF961CE335EDCDE63549CAB8E80832EE3145BBD87FF94DF14704D90ADC7F462E84CB5C716C5A2E9599C5AA7875F8E04D4C415403DF6B90260FDC6725A47CE40013C03FA1C7CEA790DC5DA0080BE0E003012F222ED03DAB0020D84212D772786318D19241200604E28FDA37A2000CFFA41030511028129FAEEA1FE58100CB107000101C21349784D000002064000002044B28E68B000004C5400000800091F480C4000031C5000102380702B0400000020650000128800085BF080000907A0000312C000045120000016A200";
// synopsys translate_on

// Location: FF_X33_Y48_N26
dffeas \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N6
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ))) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ))) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h50505F5F303F303F;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y48_N53
dffeas \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N15
cyclonev_lcell_comb \VGA|red[0]~4 (
// Equation(s):
// \VGA|red[0]~4_combout  = ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~4 .extended_lut = "off";
defparam \VGA|red[0]~4 .lut_mask = 64'h5500550000000000;
defparam \VGA|red[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N48
cyclonev_lcell_comb \VGA|red[0]~5 (
// Equation(s):
// \VGA|red[0]~5_combout  = (!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ((\VGA|red[0]~4_combout )))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & \VGA|red[0]~4_combout 
// ))))

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\VGA|red[0]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~5 .extended_lut = "off";
defparam \VGA|red[0]~5 .lut_mask = 64'h5073507350735073;
defparam \VGA|red[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N33
cyclonev_lcell_comb \VGA|red[0]~9 (
// Equation(s):
// \VGA|red[0]~9_combout  = ( \VGA|red[0]~5_combout  & ( (!\VGA|red[0]~8_combout ) # ((!\VGA|red[1]~3_combout  & (\VGA|red[1]~2_combout )) # (\VGA|red[1]~3_combout  & (!\VGA|red[1]~2_combout  & \VGA|red[0]~1_combout ))) ) ) # ( !\VGA|red[0]~5_combout  & ( 
// (!\VGA|red[0]~8_combout ) # ((\VGA|red[1]~3_combout  & (!\VGA|red[1]~2_combout  & \VGA|red[0]~1_combout ))) ) )

	.dataa(!\VGA|red[1]~3_combout ),
	.datab(!\VGA|red[1]~2_combout ),
	.datac(!\VGA|red[0]~1_combout ),
	.datad(!\VGA|red[0]~8_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~9 .extended_lut = "off";
defparam \VGA|red[0]~9 .lut_mask = 64'hFF04FF04FF26FF26;
defparam \VGA|red[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y68_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "F8949A0FFFFFFFFFFFFFFFFFFFD90928FFFFFFFFFFFFFFFFFFF9E2960FFFFFFFFFFFFFFFFFFFD98C98FFFFFFFFFFFFFFFFFFF843956FFFFFFFFFFFFFFFFFFFF93703FFFFFFFFFFFFFFFFFFF5F4AAFFFFFFFFFFFFFFFFFFFFEC337FFFFFFFFFFFFFFFFFFFFE054C7FFFFFFFFFFFFFFFFFFFDB7A3BFFFFFFFFFFFFFFFFFFF8161309FFFFFFFF7FFFFFFFFFBF4EB187FFFFFFE3FFFFFFFFF95BBE4018FFFFE3F1FFFFFFFFD80F84E3ABFFFAF38FFFFFFFF80CC84B377FFF3E3EFFFFFFFE898991F06A6FEF1887FFFFFF73CD77D9CB25FF001D07FFFFDEB1E22B4E926FF640B77FFFFB8D456ED9EAC0CB80085DFFFFAA2B10D8A416842E089BBFFFFB8290F9744AC1";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "7F400883FFFFC578113E788FBE0B801EDFFFFBEB406180DBF8D8C801DFFFFFBACA055509F34ADCF06657FFFD3608D36BCB22EE908433BFFFBC048A24056DCBC698B4A3FFF241D507DB6A3EF34A308F9FFFC239465CFF03BAA1A20B07FFFCCB339FF26128AB0CE4B3DFFFFF8D729D6238D8D3AF8FA3FFFFFC38808E9787548D6BEA5FFFFFD2D5E7DC2750F8F18B98FFFFFF71AABC9695C3EA6C62FFFFFFF39C55E912DCF6B97842FFFFFF7C5D3D82918562C764AFFFFFF1510EDEA78D019369D5FFFFFFFB7E36DCD486E688729FFFFFFFCC6AD245DD08876919FFFFFF96F1AC0DF1CADE9E551FFFFFD5FD51145306535C5C81FFFFFD2D66EDF4BE2028D9DC5FFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "FFE03782DA04CC6B56994AFFFFF051FE3F7A3E36D118A6DFFFFE280D2DFEE1018E882171FFFFCA4BC06A60606C04EA80FFFFFD10BF24641A40D251884BFFFFF30A650BFDD08003D0003FFFF80278E3FBA744261C007FFFFFC6B5692B0E048393A84E7FFFF970402069738028D940E7FFFF89225FF90D100AFC118FFFFFFF24866FF23EC01F2A809FFFFFEC5B67734153C0780AC3FFFFFDAFFD7D62BC71D7F87DFFFFFFF31FCC3609848FFFE6BFFFFFFFDFFEBB92D7E1FFFEFFFFFFFFFFFFF033AE3FFFFFFFFFFFFFFFFFFF8B7763FFFFFFFFFFFFFFFFFFFF73957FFFFFFFFFFFFFFFFFFECF27E7FFFFFFFFFFFFFFFFFFE07DF97FFFFFFFFFFFFFFFFFFFB7E97F";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFEFF5FFFFFFFFFFFFFFFFFFFFF5BFDFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFF73FFFFFFFFFFFFFFFFFFFFFFD13FFFFFFFFFFFFFFFFFFFFFFCCBFFFFFFFFFFFFFFFFFFFFFFD2BFFFFFFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE33FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB7FFFFFFFFFFFFFFFFFFFFFFEBBFFFFFFFFFFFFFFFFFFFFFFCFBFFFFFFFFFFFFFFFFFFFFFFC77FFFFFFFFFFFFFFFFFFFFFF0A3FFFFFFFFFFFFFFFFFFFFF961FFFFFFFFFFFFFFFFFFFFFFA24FFFFFFFFFFFFFFFFFFFFFA0FE3FFFFFFFFFFFFFFFFFFFFDF40BFFFFFFFFFFFFFFFFFFFE02017FFFFFFFFFFFFFFFFFFFF5F9EFFFFFFFFFFFFFFFFFFFF78AFA3FFFFFFFFFFFFFFFFFFF245CC4FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N24
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h048C26AE159D37BF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N3
cyclonev_lcell_comb \VGA|red[1]~10 (
// Equation(s):
// \VGA|red[1]~10_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|red[0]~0_combout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|red[0]~0_combout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|red[0]~0_combout ),
	.datab(gnd),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[1]~10 .extended_lut = "off";
defparam \VGA|red[1]~10 .lut_mask = 64'h05FF05FF05050505;
defparam \VGA|red[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000D3CA70D7E07FBE01E8F81A20083FC7C22E1DE783E48AA7549BC90FF908E2273380FE193AD76C1C18ED4E4A7894B17597EC6315DF41D9FBBA6516423B2BC11B800FF72BCB2953C0F5E04025BC206B72FC8F69C69C84200197E221553CDEDD240C09008026782AB69AFB6E40D912C00000618E6909AF976ADFE5021200401C08448E7975A5B350040030510A01415EFBF555E600010653000001D0988F6512000002179000000054C9703CB80000032D000001000275F0D840000901A000002000003E2400000000B800000208100441A000000128D00010A7C0000210000000141500";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "014B88010002BC000002918000884280020003500000329800011F064400100000000140E00030E8B1000000000001620E00011FF78000000000004C467000397F28000000000009720F0000CEC24000000000020901D0000D596800000000001BD71E0001617C8000000000004F825000050CA049B800000001E5FD000009C001D300000003C0007000000000222B0000000C0003000000000C04C0000005600010000010002003000000B400000000000005E39800000280000000000000534580000018000000000006003E80000005C0000000000060100200000038000001000000000000000001C0000002000800000000000004000000840880000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "000001400000827400000000000000160000015A6C0000000000000140000038588000000000000008000000801A000000000000038000006802B800000000000030000002600F818000000008024000008B04E81D00000000001C000005881809F00000000003400000116162060000000000B600000BE80425200000000001A00000345544020000000000D80000001C745000000000000C8000000074006400000000009A0000000060000200000000370000000000000000040000013820000000000000C0000000328000000006000027E8000001F800000000000007C050000009B00000000000000E310000006FC000000000000A00B0000000190000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000384900000002F000000000008061E000000015C000000000200215008000007A0000011E9009A040400000018200000271A4050000000000328000007CE90008000000000082300005902000C0001E0000028200015FF640008040D000042F100015FC60000006AA000000A30010CFFDC041114108800003880036BE9001801B401000001C5021ACCD010B7B9D8420000063C1028CC0062DAF4800000005BB464042113F2A7A6800000034162B148E3CCA471500000002228E807AFE4C8C0DD8100000C46E388EE1E6D1E00044000003981F2C55C241E68001B880800641B4AAD07FDFC01FD6B0008067F3B68502C0E311FF962800067F38EB37FEE8";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "F89FFC2F3A0067EBBB723FC12C01C9CAB65A067EE1F5BB84F451DEF08F75A967EBAB74841E18ADB7D0C5C8865FAC4C4247869111C582059067F9BCAC7E7064913861CBB8507CD912DD19CCA798E675059F67DC3BEA6C466F69A1A80100D6785B802BDF2A1FAF357FF367F9507C028F794978B67FE9FE9A8339C0B7D62EB55FBA78FCDCC7DA74437808AE512EBC463FF39111D2B03423C75C15D88EC047A3F616F3F0C13534F4FF8005E3E49ED8603A66E13D47B000611093E001E34C4D35CE0000018C9F8B5904A1649CB2E8000030945AA9FC1ECB150080000001E0EBDA1C7A8D64A2100000001090B253021758700801400000781DD7854F94002400080000";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N0
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ) ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h05AF222205AF7777;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N9
cyclonev_lcell_comb \VGA|red[1]~11 (
// Equation(s):
// \VGA|red[1]~11_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout )) # (\VGA|red[0]~4_combout ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|red[0]~4_combout ),
	.datac(gnd),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[1]~11 .extended_lut = "off";
defparam \VGA|red[1]~11 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \VGA|red[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N36
cyclonev_lcell_comb \VGA|red[1]~12 (
// Equation(s):
// \VGA|red[1]~12_combout  = ( \VGA|red[1]~11_combout  & ( (!\VGA|red[0]~8_combout ) # ((!\VGA|red[1]~3_combout  & (\VGA|red[1]~2_combout )) # (\VGA|red[1]~3_combout  & (!\VGA|red[1]~2_combout  & \VGA|red[1]~10_combout ))) ) ) # ( !\VGA|red[1]~11_combout  & 
// ( (!\VGA|red[0]~8_combout ) # ((\VGA|red[1]~3_combout  & (!\VGA|red[1]~2_combout  & \VGA|red[1]~10_combout ))) ) )

	.dataa(!\VGA|red[1]~3_combout ),
	.datab(!\VGA|red[1]~2_combout ),
	.datac(!\VGA|red[1]~10_combout ),
	.datad(!\VGA|red[0]~8_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[1]~12 .extended_lut = "off";
defparam \VGA|red[1]~12 .lut_mask = 64'hFF04FF04FF26FF26;
defparam \VGA|red[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "F8F823DFFFFFFFFFFFFFFFFFFFA6340BFFFFFFFFFFFFFFFFFFF80DEEFFFFFFFFFFFFFFFFFFFFF2F847FFFFFFFFFFFFFFFFFFF072781FFFFFFFFFFFFFFFFFFF14EEEFFFFFFFFFFFFFFFFFFFFB86B4FFFFFFFFFFFFFFFFFFFFD3DA37FFFFFFFFFFFFFFFFFFFDD15F7FFFFFFFFFFFFFFFFFFFC8574FFFFFFFFFFFFFFFFFFFFC61077FFFFFFFFFFFFFFFFFFFD2F6067FFFFFFFFFFFFFFFFFFE9D81D0F7BFFFFCFFFFFFFFFFBDB0A3E0B7FFFDA4DFFFFFFFFACA22371D1FFFA6E37FFFFFED6054E5391BBFF47CF5FFFFFD0AD8DAB2C8FCFEE01B2FFFFFE0B8A0AF3F907FED40AAFFFFFDE0BA13D0E5C37A400813FFFFFC005A01837CD428089A9FFFFEE3F20EB19151";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "E71000F9FFFFD886EE27320753260015BFFFFD075BA22C043E299401FCFFFFF837FDA634030D0738074FFFFE84FF840640FFFCB8803E7FFFF90FFEA24687377228E857FFFCDA39B3A97458E71D00A97FFFC0CFA150FFE00D44F4479BFFFEF06DD59E7FEE7FC59EBBBFFFFFAE2A715FE764FE238B6BFFFFFF104F7CA93CC3F090633FFFFFFBF7BE6CB22F82D5191FFFFFFFA1B100E2E6731AA6181FFFFFFE9D23362667D01ECC61FFFFFFA1586411F38E010436BFFFFFFC813340C644A0583FF9FFFFFF6E2C3D27A77D1A42D93FFFFFFBCCFDA00CF12B389007FFFFFFF705BEA2447BB8B34C5FFFFFE35E580999EF00914FC9FFFFFFFE0F0A0B0A8193E2B83FFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFDBB02A2187CED879DFC9FFFFFA0798208B688B2C8BF7FFFFFFF1B91E017F2B40BE85E3FFFFFF183F1182CA38DF51821FFFFE6057441B8900D794C85FFFFFE804367C270880AEE9017FFFFCA4CDA56739442FF3006FFFFFE4579951E4A483644044FFFFFF23050E4384802D2F416FFFFFC399A4FF826002545051FFFFFDFEE343A812E380D78D3FFFFFA74891BF82ED645D424FFFFFFE1FFE6BB859AC2FFC01FFFFFFE63FEF7B65F317FFFDBFFFFFFF37FF0FEC97FFFFFFFFFFFFFFFFFFFCFBE07FFFFFFFFFFFFFFFFFFF67A327FFFFFFFFFFFFFFFFFFFEFEF2FFFFFFFFFFFFFFFFFFFF6FE26FFFFFFFFFFFFFFFFFFFFD7C7BFFFFFFFFFFFFFFFFFFFF7BF1FF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFE3F3FFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFE87FFFFFFFFFFFFFFFFFFFFFFE6BFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFE83FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFED7FFFFFFFFFFFFFFFFFFFFFFE0BFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEEBFFFFFFFFFFFFFFFFFFFFFFE8FFFFFFFFFFFFFFFFFFFFFFE4E3FFFFFFFFFFFFFFFFFFFFFDB07FFFFFFFFFFFFFFFFFFFFF20BBFFFFFFFFFFFFFFFFFFFF1322FFFFFFFFFFFFFFFFFFFFF9F993FFFFFFFFFFFFFFFFFFFEA35B1FFFFFFFFFFFFFFFFFFF946F71FFFFFFFFFFFFFFFFFFFAEB741FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y38_N15
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N54
cyclonev_lcell_comb \VGA|red[2]~13 (
// Equation(s):
// \VGA|red[2]~13_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout )) # (\VGA|red[0]~0_combout ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|red[0]~0_combout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[2]~13 .extended_lut = "off";
defparam \VGA|red[2]~13 .lut_mask = 64'h0A0A0A0A3B3B3B3B;
defparam \VGA|red[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000D3CA70DFFFFFBE00E8FFF93FC7FFF803AFFDE07FE70BEE4FFB37F01E08FE20F07F0C1D2D95CC001F710FC2087481A5BCB87F02307981F80615018B24AC3EE78073942FC0972FC7905FBFD983C18C42FC3EE7C1093BDFFE8363CC663CC1C4E3C918FF7FCA393CC722FA98DC3B733FFFFF6E4BFCB62F89194311FDEDFFB8EBF76C1278939C7AAFFBFFCA9EF5FEC4B2E19CB399FFFEF8A3FFFFFE29DB18E302FFFFFDF01FFFFFFFBB3D7E048FFFFFFFF9FFFFFEFFFFBBA8A7BFFFF6F5CFFFFFDFFFBFD1FBFFFFFFFC3CFFFFFDF7FFFBB24FFFFFFEB79FFFEFF33FFFFDFAFFFFFFEF91FF";
// synopsys translate_on

// Location: M10K_X5_Y40_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FE8C2FFEFFFD0BFFFFFC99DFFF7DFF7FFDFFFDAFFFFFDBFDFFFEBFFEBBFFEFFFFFFFFF5FBFFFFFFD1EFFFFFFFFFFFEAFFBFFFC7FF67FFFFFFFFFFFACFD2FFFFEFE57FFFFFFFFFFF5F3FAFFFEBFFEBFFFFFFFFFFDE3C1EFFFF2FF5FFFFFFFFFFFE65A2CFFFEB7837FFFFFFFFFFF48A3CFFFF88ADFFD9FFFFFFFFC1A87FFFFF4FFFF6C3FFFFFFC7FFFFFFFFFFFFFF79AFFFFFFD3FFFFFFFFFFFFF1F91FFFFFFB9FFFFFFFFFEFFFDF3EFFFFFF7BFFFFFFFFFFFFF838E7FFFFF57FFFFFFFFFFFFFA5767FFFFFA7FFFFFFFFFFF9FFD37FFFFFFF3FFFFFFFFFFF9FEFFDFFFFFFE7FFFFFEFFFFFFFFFFFFFFFFFE3FFFFFFDFFF7FFFFFFFFFFFFCBFFFFFF7FF77FFFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFBFFFFF7B63FFFFFFFFFFFFFFFBFFFFFE5823FFFFFFFFFFFFFCBFFFFFD008DFFFFFFFFFFFFFF7FFFFFEC007FFFFFFFFFFFFFD7FFFFFF40067FFFFFFFFFFFFCFFFFFFC20027EDFFFFFFFF7FCBFFFFF4A0017BAFFFFFFFFFFFBFFFFF80003F68FFFFFFFFFFEBFFFFFE001DDFCFFFFFFFFFF19FFFFF42815FA2FFFFFFFFFF05FFFFFCD368BFFFFFFFFFFFF87FFFFFFEA2BAFFFFFFFFFFFF57FFFFFFF8BFB9BFFFFFFFFFFA7FFFFFFFF9FFFFDFFFFFFFFC8FFFFFFFFFFFFFFFFFBFFFFFE07FFFFFFFFFFFFFF3FFFFFFFC97FFFFFFFF9FFFFDADFFFFFFEC7FFFFFFFFFFFFF9DF2FFFFFF87FFFFFFFFFFFFFF7DBFFFFFFBC3FFFFFFFFFFFFDF55FFFFFFFD7FFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFDF4CFFFFFFFF7FFFFFFFFFFF7F32AFFFFFFFFC3FFFFFFFFFDFFBD7FF7FFFFFC7FFFFFEF16FF611BFBFFFFFFCFFEFFFFDC0DBFAFFFFFFFFFFCFFFFFFF9622FFF7FFFFFFFFFF2DFFFFFD7F9FFF7FFFE9FFFFFFBFFFFEEBEEFFFF7FFDAFFFFBF8CFFFEDFF8FFFFFF865FFFFFF93FFEC9FFB3FBEEECEF77FFFFE07FFCDFF2FFE7F66DFEFFFFFF7EFDE23F1FEFC841A7BDFFFFFF7FCFCFFBFF8A2F065FFFFFFFA4879BED5EA4A0D805FFFFFFFFC2614FF7F37E0F8EB3FFFFFFC196183CCDFF00FFFEB4FFFFF33FFCF2CFE0011FFFFF3FFFFFE781C119E0001EFFFFFA07F7FFE40C733147FFFFFFFDB07FF7FE7C4C727FF3F3FEFFFE6A7FFFE7C4CCDC80117";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFC1C63FFE7CCCDBC3FC003DFC0363D15FE7CCDBE3C7BFC2FFF7174FF29E7CD72460061F87F8CF03C7BEE5DC9A68201817072A07E7D45E7DD56D07E702B8F94E037B8987C957D1AFFCD1E7A51FD219CE7D9ED3383BEE0E7E96000001E789FCB3000EA067A9C7FF3007898AC930087C0E7E9EFEC334783B2CB3829EE0CFA1670E54B3FF3A8F387F8A1CF257C5156307E6B8ABFF4233CFAC3D25F7FC044D8A2FFF00F0F5CA0787FFDE3941B176005E1DAE1BE7FFFFFE8DB9C0000BC3F05BFFFFFF070A31DE6FBDF0CBB4DFFFFFFF01763CE03FFE007FFFFFFFFFE1E0EDD1FFE26DB6FFFFFFFFF109F60AC08673FFBFFFFFFFFFF80029F75246FFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N30
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout )) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout )) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N27
cyclonev_lcell_comb \VGA|red[2]~14 (
// Equation(s):
// \VGA|red[2]~14_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|red[0]~4_combout  & \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|red[0]~4_combout  & \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout )) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\VGA|red[0]~4_combout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[2]~14 .extended_lut = "off";
defparam \VGA|red[2]~14 .lut_mask = 64'h555F555F000F000F;
defparam \VGA|red[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N42
cyclonev_lcell_comb \VGA|red[2]~15 (
// Equation(s):
// \VGA|red[2]~15_combout  = ( \VGA|red[1]~2_combout  & ( (!\VGA|red[0]~8_combout ) # ((!\VGA|red[1]~3_combout  & \VGA|red[2]~14_combout )) ) ) # ( !\VGA|red[1]~2_combout  & ( (!\VGA|red[0]~8_combout ) # ((\VGA|red[1]~3_combout  & \VGA|red[2]~13_combout )) ) 
// )

	.dataa(!\VGA|red[1]~3_combout ),
	.datab(!\VGA|red[0]~8_combout ),
	.datac(!\VGA|red[2]~13_combout ),
	.datad(!\VGA|red[2]~14_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[2]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[2]~15 .extended_lut = "off";
defparam \VGA|red[2]~15 .lut_mask = 64'hCDCDCDCDCCEECCEE;
defparam \VGA|red[2]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y48_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFA7C7FFFFFFB7FFFFFF99BFFFFFFF3FFFFFFEFFFFFFF3FBFFFEFFF8FFFFFFFFFFFFFEDF9FFFF7FDEFFFFFFFFFFFFFDFF9FFFDFFFFFFFFFFFFFFFFF6FF1FFFF7FFEFFFFFFFFFFFFEF3F9FFFFFFFAFFFFFFFFFFFFE3C1DFFFFBFFDFFFFFFFFFFFFFF43DFFFFAFE3FFFFFFFFFFFFC0C96FFFFE0AFFF947FFFFFFF80006FFFFFFFFFEDE3FFFFFFEC0000FFFFFFFFFCFBCFFFFFFE80000FFFFFFFFFFFFBFFFFFFC00000FFFFFFFFFCFA6FFFFFFE00000FFFFFFFFFD7C4FFFFFFA00000FFFFFFFFFFB6FFFFFFFE00000FFFFFFFFFFE1FFFFFFFF00000FFFFFFFFFFFFFFFFFFFD00000FFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFF00000FFF6FFFFFFFFFFFFFFFF00000FEC8DBFFFFFFFFFFFFFE00000FC8089FFFFFFFFFFFFFC00000FD8005FFFFFFFFFFFFFE00000FF0003FFFFFFFFFFFFFF00000FE2007FF7FFFFFFFFFFE00000FDA001FECFFFFFFFFFFF00000FE8001FF6FFFFFFFFFFE00000FEC019FE5FFFFFFFFFFE00000FF881BFF1FFFFFFFFFFC00000FF8B7BFFDFFFFFFFFFF600000FFE00FFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFA00000FFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFBF7FFFFFF400000FFFFFFFFFEFF3FFFFFFB00000FFFFFFFFFDFFCFFFFFFCC0000FFFFFFFFFDF3EFFFFFFF30000F";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFEFF7FFFFFFFD0000FFFFFFFFFC7A3FFFFFFFE8000FFFFFFFFFF6E3FFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE001FFFFFC3FFFFFFFFFFFFFFFE00FFFFFBCFFFFFFFFFFFFFFFB00FFFF8FF1FFFFFFFEFFFFFFD80FFFF9BFAFFFFFFFF7FFFFFF4BFFFF7FFEFFFFFFF7FFFFFFF81FFFFFFFFFFFFFF83FFFFFFFF7FFFFFFFFFFFFFAF1FFFFFFFFB3FFFFFF9FFFF74E7FFFFFFFF3CBFFE7EBFFF34FF89FFFFFFFA1EBFE24FFB2C0FFF97FFFFFFD3E6BFEFBF3800FFFE9FFFFFFEFFE15D0CE0000FFFFD7FFFFFFFFFFFD7000011FFFFCFFFFFFFF81FC1E00001EFFFFFDFFFFFFE40F83C147FFFFFFFDA8FFFFFE7C707C7FFFFFFFFFFE4FFFFFE7C70F1FFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFC06FFFFE7CF0E3FC03FFFFFC001F4FFFE7CF1C7C00003FFFE0FFC124CE7CE3C78000007FF83F003CDFE5DF1C70201800FF06001FD37E7DE18E07E70207F8C1FFFB8187CE19E1FFFCC01F9CFFD219DE7DE31C3FFFEE01F98E000004E78E20C3FFFEA01F98C7FF305F81F30E3FFFFC01F98EFEC309F83C30C3FFFEE03F98E70E398FFFC3083FFF8A03F1CFC4DB00FFF820CBFF42303F9CFCB40003FF8E0C2FFF000FF0C76C000021C071C1760001FF9450000000000E3E0000003FDF00000000000BC1E000000F8A800000000F01783F000002FA0000000000FFFF0DFE001B8C01000000000EF6000FFF68500040000000000000265F1CC00000000000000";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000D3CA70DFFFFFBE00E8FFF95FC0000003AFFDE000180BEE8FFBFFFFE008FE200FFFF01D5F132C001F810FC207F481C590AEFC00007E01F801F5000C28D7FF807F83E82FC07F0038E16FFFFE7FFE0F82FC01E03FEF57FFFFD3E3F0783CC03C1FCEE7FFFFF4E20F07C2FA07C3FB71FFFFFE8FE7EE382F80F83F147FFFFFFAFFFE9422780F83FBDFFFFFFEBFFFFFE7E2E07C0FAFFFFFFFC1FFFFFFFE1C07E0F1FFFFFFE93FFFFFFFFF225E023FFFFFFEFBFFFFFFFFFFC138AFFFFFFFF5AFFFFFFFFFFFF335FFFFFFFD3AFFFFFFFFFFFFFFBFFFFFFFE7BFFFFE33FFFFFFEFFFFFFFF393FF";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N36
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout )) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ) ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout )) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h3535000F3535F0FF;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N6
cyclonev_lcell_comb \VGA|red[3]~17 (
// Equation(s):
// \VGA|red[3]~17_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout )) # (\VGA|red[0]~4_combout ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|red[0]~4_combout ),
	.datac(gnd),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[3]~17 .extended_lut = "off";
defparam \VGA|red[3]~17 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \VGA|red[3]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N0
cyclonev_lcell_comb \VGA|LessThan17~0 (
// Equation(s):
// \VGA|LessThan17~0_combout  = ( \VGA|vga_Vertical|v_Count_Value [3] & ( \VGA|vga_Vertical|v_Count_Value [2] & ( (\VGA|vga_Vertical|v_Count_Value [5] & (\VGA|vga_Vertical|v_Count_Value [6] & \VGA|vga_Vertical|v_Count_Value [8])) ) ) ) # ( 
// !\VGA|vga_Vertical|v_Count_Value [3] & ( \VGA|vga_Vertical|v_Count_Value [2] & ( (\VGA|vga_Vertical|v_Count_Value [5] & (\VGA|vga_Vertical|v_Count_Value [6] & \VGA|vga_Vertical|v_Count_Value [8])) ) ) ) # ( \VGA|vga_Vertical|v_Count_Value [3] & ( 
// !\VGA|vga_Vertical|v_Count_Value [2] & ( (\VGA|vga_Vertical|v_Count_Value [5] & (\VGA|vga_Vertical|v_Count_Value [6] & \VGA|vga_Vertical|v_Count_Value [8])) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [3] & ( !\VGA|vga_Vertical|v_Count_Value [2] & ( 
// (\VGA|vga_Vertical|v_Count_Value [4] & (\VGA|vga_Vertical|v_Count_Value [5] & (\VGA|vga_Vertical|v_Count_Value [6] & \VGA|vga_Vertical|v_Count_Value [8]))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [3]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan17~0 .extended_lut = "off";
defparam \VGA|LessThan17~0 .lut_mask = 64'h0001000300030003;
defparam \VGA|LessThan17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y51_N42
cyclonev_lcell_comb \VGA|always0~22 (
// Equation(s):
// \VGA|always0~22_combout  = ( !\VGA|vga_Vertical|v_Count_Value [9] & ( ((\VGA|vga_Vertical|LessThan0~0_combout  & (((\VGA|vga_Vertical|v_Count_Value [7] & \VGA|vga_Vertical|v_Count_Value [8])) # (\VGA|LessThan17~0_combout )))) ) ) # ( 
// \VGA|vga_Vertical|v_Count_Value [9] & ( (\VGA|LessThan12~0_combout  & (((\VGA|LessThan16~0_combout  & ((\VGA|vga_Vertical|LessThan0~0_combout )))))) ) )

	.dataa(!\VGA|LessThan12~0_combout ),
	.datab(!\VGA|LessThan17~0_combout ),
	.datac(!\VGA|LessThan16~0_combout ),
	.datad(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [9]),
	.dataf(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datag(!\VGA|vga_Vertical|v_Count_Value [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~22 .extended_lut = "on";
defparam \VGA|always0~22 .lut_mask = 64'h00000000333F0505;
defparam \VGA|always0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y53_N12
cyclonev_lcell_comb \VGA|red~18 (
// Equation(s):
// \VGA|red~18_combout  = ( \VGA|always0~22_combout  & ( \VGA|always0~4_combout  & ( (!\VGA|always0~15_combout  & \VGA|always0~16_combout ) ) ) ) # ( !\VGA|always0~22_combout  & ( \VGA|always0~4_combout  & ( (!\VGA|always0~15_combout  & 
// \VGA|always0~16_combout ) ) ) ) # ( \VGA|always0~22_combout  & ( !\VGA|always0~4_combout  ) ) # ( !\VGA|always0~22_combout  & ( !\VGA|always0~4_combout  & ( \VGA|always0~16_combout  ) ) )

	.dataa(gnd),
	.datab(!\VGA|always0~15_combout ),
	.datac(!\VGA|always0~16_combout ),
	.datad(gnd),
	.datae(!\VGA|always0~22_combout ),
	.dataf(!\VGA|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red~18 .extended_lut = "off";
defparam \VGA|red~18 .lut_mask = 64'h0F0FFFFF0C0C0C0C;
defparam \VGA|red~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y53_N18
cyclonev_lcell_comb \VGA|red[3]~19 (
// Equation(s):
// \VGA|red[3]~19_combout  = ( \VGA|always0~6_combout  & ( \SW[0]~input_o  & ( (\VGA|always0~11_combout  & !\SW[1]~input_o ) ) ) ) # ( !\VGA|always0~6_combout  & ( \SW[0]~input_o  & ( (!\VGA|red~18_combout ) # (\VGA|red[3]~7_combout ) ) ) ) # ( 
// \VGA|always0~6_combout  & ( !\SW[0]~input_o  & ( (\VGA|always0~11_combout  & \SW[1]~input_o ) ) ) ) # ( !\VGA|always0~6_combout  & ( !\SW[0]~input_o  & ( (!\VGA|red~18_combout ) # (\VGA|red[3]~7_combout ) ) ) )

	.dataa(!\VGA|red[3]~7_combout ),
	.datab(!\VGA|always0~11_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\VGA|red~18_combout ),
	.datae(!\VGA|always0~6_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[3]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[3]~19 .extended_lut = "off";
defparam \VGA|red[3]~19 .lut_mask = 64'hFF550303FF553030;
defparam \VGA|red[3]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFB17FFFFFFFFFFFFFFFFFFFFFF4CFFFFFFFFFFFFFFFFFFFFFD9FEFFFFFFFFFFFFFFFFFFFFF84513FFFFFFFFFFFFFFFFFFFF718A3FFFFFFFFFFFFFFFFFFFFE32DFFFFFFFFFFFFFFFFFFFFE20D0FFFFFFFFFFFFFFFFFFFFD85017FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FD8000BFFFFFFFFFFFFFFFFFFFF096E7FFFFFFFFFFFFFFFFFFFB8DC9FFFFFFFFFFFFFFFFFFFFD8F479FFFFFFFFFFFFFFFFFFFA2AD43FFFFFFFFFFFFFFFFFFFA67B0BFFFFFFFFFFFFFFFFFFFEE629FFFFFFFFFFFFFFFFFFFFA00C27FFFFFFFFFFFFFFFFFFF808A53FFFFFFFFFFFFFFFFFFF914037FFFFFFFFFFFFFFFFFFFC10663FFFFFFFFFFFFFFFFFFFF303F7FFFFFFFFFFFFFFFFFFFF3907BF9FFFFFFA0FFFFFFFFFC31EB6107FFFFEFFFFFFFFFFFE0139FF3BFFFFCF5BFFFFFFE533A0AD17F87FFD835FFFFFFE9D2BB2C72D7FFF3FE5FFFFFFEB4F0050A5810FF7BF5FFFFFFE40005ED3404312FFF7D7FFFFC8066D104E798CEFF7657FFFFF809093A32026";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "58BFFFAFFFFFA82D01041072CAD3FFED3FFFFF41A02C0B027276AFFE23FFFFEC5004CF0382887447FC9FFFFF4800020D207143777FCDFFFFD00003FD3E8380A2F71F17FFFCF0002BE040310EF8FF3CFFFFFF180C1E3415823E7BD2D7FFFF01D2008000BA09F5C1883FFFFFD853F01A2C0AE6274F93FFFFFF66D1A192E8AE601E6DBFFFFFFFF7B019CD9DA90AE623FFFFFFF1A477599AAC051276BFFFFFFFDD09ED198341E87207FFFFFFBC6249EBE1C40C1A5D9FFFFFFFA7453F7F7A0018DEBDFFFFFF9E400BF5399C0EA7E3DFFFFFFDEBF3FF7E0F14094AC5FFFFFFF6DAC3CDCA8449BBB6FFFFFFFDFAAA5638118F28377BFFFFFE0471B7F2C67901E36DBFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFD3479DFF3589D3F07EBFFFFFFA03711FF13621D083487FFFFFE08311FFD2D3FE6D361BFFFFF207DADFFCD78734E77CFFFFFF2000BDFFE6FF2A33B7AFFFFFE00100EBEFD77FF00EFF7FFFFEC008208472BBDB0C7F9FFFFFD80385FED83B7CEBBFB4FFFFFD41889F9C037FDB5ABEBFFFFFDEF0157C819FFE57BFBFFFFFFE96143FD0019C67F877FFFFFFEEAF6EBC0322A77F9EDFFFFFFEF7FF77D0617CDFFE8FFFFFFFFD7FF33CA231BFFFFB7FFFFFFFEFFF07C1A3FFFFFFFFFFFFFFFFFFEC7D09FFFFFFFFFFFFFFFFFFFE13D1FFFFFFFFFFFFFFFFFFFFFFFC35FFFFFFFFFFFFFFFFFFFFEFC33FFFFFFFFFFFFFFFFFFFEE3F0DFFFFFFFFFFFFFFFFFFFE13F3BF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF13FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE33FFFFFFFFFFFFFFFFFFFFFFE33FFFFFFFFFFFFFFFFFFFFFFE1BFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33FFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFEE7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N12
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h000FF0FF53535353;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N24
cyclonev_lcell_comb \VGA|red[3]~16 (
// Equation(s):
// \VGA|red[3]~16_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|red[0]~0_combout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|red[0]~0_combout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|red[0]~0_combout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[3]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[3]~16 .extended_lut = "off";
defparam \VGA|red[3]~16 .lut_mask = 64'h03FF03FF03030303;
defparam \VGA|red[3]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N15
cyclonev_lcell_comb \VGA|red[3]~20 (
// Equation(s):
// \VGA|red[3]~20_combout  = ( \VGA|red[3]~16_combout  & ( (!\VGA|red[3]~19_combout ) # ((!\VGA|red[1]~3_combout  & (\VGA|red[1]~2_combout  & \VGA|red[3]~17_combout )) # (\VGA|red[1]~3_combout  & (!\VGA|red[1]~2_combout ))) ) ) # ( !\VGA|red[3]~16_combout  & 
// ( (!\VGA|red[3]~19_combout ) # ((!\VGA|red[1]~3_combout  & (\VGA|red[1]~2_combout  & \VGA|red[3]~17_combout ))) ) )

	.dataa(!\VGA|red[1]~3_combout ),
	.datab(!\VGA|red[1]~2_combout ),
	.datac(!\VGA|red[3]~17_combout ),
	.datad(!\VGA|red[3]~19_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[3]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[3]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[3]~20 .extended_lut = "off";
defparam \VGA|red[3]~20 .lut_mask = 64'hFF02FF02FF46FF46;
defparam \VGA|red[3]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "000008000000000000002670000C000000000180000004070000800100000000000000A070001002200000000000007007000300030000000000000300F0001000200000000000004C0700018003000000000000043E300000004000000000000267C3000060000000000000003F0D800001080003D00000000FFFF80000000001BFA0000000BFFFF0000000000FBD00000007FFFF0000000003FF60000002FFFFF0000000003FFC0000003FFFFF0000000000F720000003FFFFF00000000002B00000001FFFFF00000000000000000002FFFFF00000000000000000002FFFFF00000000000000000000FFFFF00000000000000000002FFFFF00000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "000003FFFFF00665000000000000003FFFFF01A74C00000000000002FFFFF007F7A00000000000002FFFFF037FFE00000000000000FFFFF03FFFE00000000000002FFFFF02DFFE00400000000001FFFFF025FFC00000000000002FFFFF02FFFA00500000000001FFFFF01BFE401600000000001FFFFF00F7EC00C00000000007FFFFF0040A800200000000003FFFFF00043000000000000001FFFFF00000000000000000005FFFFF00000000000000000007FFFFF00000000000000000003FFFFF0000000000000000000FFFFFF00000000006D8000000FFFFFF0000000000BF8000000EFFFFF0000000002FFC0000001BFFFF0000000003F0E00000002FFFF0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "000000003FBC000000027FFF0000000001F5200000000FFFF000000000093C000000004FFF0000000000000000000001FFF000007E0000000000000005FF00000800000000000000000FF00000000000000008000001FF00000403000000018000000B8000040020000000E0000000200000C0030000006800000001700004002000007CE00000001BC000600200000F038000000050000200C0015700100000000305800A50012FF00060000000101D00002BBFFF0001C0000000001DBE58FFFFF0000600000000000007FFFFEE00003A00000007E001FFFFFE10000040000001BF003FEB8000000025900000183807F800000000001A0000018380FE000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "000003FCE00018300FC0000000003FFFF2D0018301F80000000001FFFC0EA418303F80000000007FF0003BF1A201F8020180000FE00002F318201F007E7020007C000047F78301E01FFFCC0007C002DE6118203E03FFFEE000781FFFFF918703F03FFFEA000783800CF907E03F03FFFFC000781013CFB07C03F03FFFEE0007818F1F4700003F03FFF8A000FC03BC8FF00003F0BFF4230007C0393FFF0000FF02FFF00000FC123FFFF00007E017600000072CFFFFFF0000FC000000000353FFFFFFF000BFE000000005E7FFFFFFFFF017FC0000001A9FFFFFFFFFFFFFFF2000006A3FFFFFFFFFFFFFFFFF0001ACFFFFFFFFFFFFFFFFFE060CA3FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000002C358F20000041FF170007BFDFFFFFFC50021FFFFFF4119FFBFFFFFFF701DFFFFFFFE2D7EF3C001FFEF03DFFF481FA7B3A0000007FFE07FFF5000FDA1000000003FFD03FFF0000FC80000100000FFD03FFE0000F700000DC1C007FC33FFC00302800000EB7F007FD05FFC00484000000600AF03FD07FF800ED0000003E0000AA3D87FF8005800000007000000C3D1FFC00780000005F000000028FFFE0080000000EF0000000006C7E0100000000C7000000000017388000000012600000000000003200000000C60000000000000E4000000078700000CE00000012000000066F00";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N42
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h00F00FFF53535353;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N51
cyclonev_lcell_comb \VGA|red[4]~22 (
// Equation(s):
// \VGA|red[4]~22_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a 
// [2]) # (\VGA|red[0]~4_combout ) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( 
// \VGA|red[0]~4_combout  ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|red[0]~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[4]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[4]~22 .extended_lut = "off";
defparam \VGA|red[4]~22 .lut_mask = 64'h00003333AAAABBBB;
defparam \VGA|red[4]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y46_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEABFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFC39FFFFFFFFFFFFFFFFFFFFFEDCE7FFFFFFFFFFFFFFFFFFFFE8ACBFFFFFFFFFFFFFFFFFFFFC1F6BFFFFFFFFFFFFFFFFFFFF01F23FFFFFFFFFFFFFFFFFFFF012FBFFFFFFFFFFFFFFFFFFFF84FFBFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y58_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "FE03FF5FFFFFFFFFFFFFFFFFFFE82BE1FFFFFFFFFFFFFFFFFFFD82379FFFFFFFFFFFFFFFFFFFCC0BFFFFFFFFFFFFFFFFFFFFFFC1233FFFFFFFFFFFFFFFFFFFE78D4BFFFFFFFFFFFFFFFFFFFE194E7FFFFFFFFFFFFFFFFFFF807E0BFFFFFFFFFFFFFFFFFFFC17FA7FFFFFFFFFFFFFFFFFFFE1BFDFFFFFFFFFFFFFFFFFFFFF1FFF7FFFFFFFFFFFFFFFFFFFD0FC77FFFFFFFFFFFFFFFFFFFF06EE7FBFFFFFFE5FFFFFFFFFD2EAB9FC3FFFFEE7FFFFFFFFFC1FF97F3C3FFFCFF9FFFFFFFCDDEB6B0FF0FFFFFFD3FFFFFE731DCF9FEB23FF3FFF5FFFFFF40012BFCF763FF7FFFEFFFFFF000004D6FE41FF7FFFCFFFFFE80019FFF78C55E7FFFF7FFFFD008F581C402D";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "8EBFFFF3FFFFC033FD37F001F6B9FFF91FFFFF84FFCC7200AB6667FFFDFFFFE06FFAF8A0BE6856FFFFCFFFFE87FFE3F40F9EC36FFFFEFFFFF83FFC7C857D41B6FFF7DFFFFF81FFC024BFC837EFFFAD7FFFEFE7F9E303FF057FFFDB7FFFFFED7F8A113F6827ED1DDBFFFFFFECFDBD05D40AFADED473FFFFFFD220207FE0EE1FF757BFFFFFFD898EA7F81687FFF52BFFFFFFCE52E5A98379FFFB57FFFFFFFC227EB67C0DBFF77473FFFFFF8397F5FB49CBFFFBD7BFFFFFF85E77FFB48EFFD7EDBFFFFFFFA1B9FFF900FBFE77EBFFFFFFFE27C7FFF50FFF2672A7FFFFFFD8CFBCF381C3F753ABFFFFFFFC2CF3CFFC1FBFF9DEFBFFFFFFC57FFFF0E2CFFE9FAF7FFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "FFF41737FFE487C00F9EF3FFFFF88EED7FFFA6B1FF7F7F3FFFFF807647FFDFB4FFFFC5FFFFFFFC01E51FFF9BFFE8BBFE7FFFFF000BD3FFE9FFFFCF7FFFFFFFFC00E09FF29FFFEFF7FFFFFFFF0027C76DC5FFFCFF7FEFFFFFF8047DFFE03FFFFCBFFDFFFFFF817FBFE009FFF97FFF9FFFFFFC2FE2FE006FFE59FFF7FFFFFF43FD77F00FFFE5EBFFFFFFFFF39AFFBF01FFEC7FEEFFFFFFFF1BFEFFE01F9DFFFEB7FFFFFFFBFFEB7E15BE7FFFFFFFFFFFFFDFFF97E3BFFFFFFFFFFFFFFFFFFFFCFF06FFFFFFFFFFFFFFFFFFFE17E00FFFFFFFFFFFFFFFFFFFFFFE1EFFFFFFFFFFFFFFFFFFFFF3EC9FFFFFFFFFFFFFFFFFFFEF7E1FFFFFFFFFFFFFFFFFFFFF13F7FF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFEE7FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE77FFFFFFFFFFFFFFFFFFFFFFF43FFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y43_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N30
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h0027AA275527FF27;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N9
cyclonev_lcell_comb \VGA|red[4]~21 (
// Equation(s):
// \VGA|red[4]~21_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout )) # (\VGA|red[0]~0_combout ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|red[0]~0_combout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[4]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[4]~21 .extended_lut = "off";
defparam \VGA|red[4]~21 .lut_mask = 64'h0C0C0C0C5D5D5D5D;
defparam \VGA|red[4]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N39
cyclonev_lcell_comb \VGA|red[4]~23 (
// Equation(s):
// \VGA|red[4]~23_combout  = ( \VGA|red[4]~21_combout  & ( (!\VGA|red[0]~8_combout ) # ((!\VGA|red[1]~3_combout  & (\VGA|red[1]~2_combout  & \VGA|red[4]~22_combout )) # (\VGA|red[1]~3_combout  & (!\VGA|red[1]~2_combout ))) ) ) # ( !\VGA|red[4]~21_combout  & 
// ( (!\VGA|red[0]~8_combout ) # ((!\VGA|red[1]~3_combout  & (\VGA|red[1]~2_combout  & \VGA|red[4]~22_combout ))) ) )

	.dataa(!\VGA|red[1]~3_combout ),
	.datab(!\VGA|red[1]~2_combout ),
	.datac(!\VGA|red[4]~22_combout ),
	.datad(!\VGA|red[0]~8_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[4]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[4]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[4]~23 .extended_lut = "off";
defparam \VGA|red[4]~23 .lut_mask = 64'hFF02FF02FF46FF46;
defparam \VGA|red[4]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y38_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFEF3FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE31FFFFFFFFFFFFFFFFFFFFFD03C7FFFFFFFFFFFFFFFFFFFFE07EFFFFFFFFFFFFFFFFFFFFF40FF7FFFFFFFFFFFFFFFFFFFF81FFBFFFFFFFFFFFFFFFFFFFE03FFBFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FE03FFFFFFFFFFFFFFFFFFFFFFF07F07FFFFFFFFFFFFFFFFFFFE07F07FFFFFFFFFFFFFFFFFFFA07FFFFFFFFFFFFFFFFFFFFFF807F87FFFFFFFFFFFFFFFFFFF803F4BFFFFFFFFFFFFFFFFFFF803F63FFFFFFFFFFFFFFFFFFFE07F57FFFFFFFFFFFFFFFFFFFE0FF3FFFFFFFFFFFFFFFFFFFFC1FFCFFFFFFFFFFFFFFFFFFFFE0FF8FFFFFFFFFFFFFFFFFFFFC1FE73FFFFFFFFFFFFFFFFFFFC3FFF807FFFFFFC3FFFFFFFFFE3FB54001FFFFF673FFFFFFFFF1F5640C37FFFC000FFFFFFF3F1F7D70011FFFC003FFFFFFF8804FEDFE807FF80003FFFFFF000097FF0F45FF80003FFFFFF00002F2E1923FC00002FFFFFE80110080207EC680000FFFFFD003FAA81000C";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "2100004BFFFFD00FFFC40000892000023FFFFE07FFF27C0202BF000003FFFFF03FFF3840FCDC4000001FFFFF83FFFBFC3FE1C4000001FFFFE03FFE8247FF211800003FFFFE07FFF0347FE4200000027FFFFA3FFD4A0FFC8580002607FFFFF53FE120FF987002200CFFFFFFF9F5800FF00E03F82007FFFFFFF01350FF30707FF0003FFFFFFD81B63FE3965FFF0047FFFFFFC80B6FEE3BC3FFF0003FFFFFFC812FF3C38C3FFFC10BFFFFFF8427B3F430D7FFF0003FFFFFF842F3FF031FFFFF8007FFFFFFE2747FF271EFF2F0007FFFFFFE2717FF021EFFBF040FFFFFFFD1BF7F0440D7FFE8007FFFFFFE27003F641C7FF78403FFFFFFBCFFBFFF2260FDFE003FFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFEC4ECBFFB98E37DFC807FFFFFF0270BFFBCEC00FFE003FFFFFC01757FFBE1001DB880FFFFFFC012F3FFDC8001EF8017FFFFFC0041DFFDF0001FF800FFFFFF800BF07F900000FF001FFFFFF803FAF98020001F8801FFFFFE00BFE008020003E0001FFFFFE01FFBFF006000360001FFFFFE03FFAFF0060010D0007FFFFFF81F757E01E0009F001FFFFFFF039E7FE00F0153F814FFFFFFF47FEF3E01B9CBFFFCBFFFFFFFEFFF1FE07FFFFFFFFFFFFFFFFFFFF2FE077FFFFFFFFFFFFFFFFFFF3FF1FFFFFFFFFFFFFFFFFFFFFEFE0EFFFFFFFFFFFFFFFFFFFFFBF0FFFFFFFFFFFFFFFFFFFFFFFE25FFFFFFFFFFFFFFFFFFFF17F31FFFFFFFFFFFFFFFFFFFFEFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFEC7FFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N33
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  & ( 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N0
cyclonev_lcell_comb \VGA|red[5]~24 (
// Equation(s):
// \VGA|red[5]~24_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|red[0]~0_combout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|red[0]~0_combout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|red[0]~0_combout ),
	.datab(gnd),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[5]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[5]~24 .extended_lut = "off";
defparam \VGA|red[5]~24 .lut_mask = 64'h0F5F0F5F00550055;
defparam \VGA|red[5]~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFBFFAFFFFFFFFFFFFFFFFFFFFCFFF2C001FFFFFFFFFF481FFF799FE00007FFFFFFFF5000FF94FFFE00003FFFFFFFF0000FCDFFFFD00000FFFFFFFE0000F6FFFFF1000007FFFFFFC000017FFFFF6C40007FFFFFFC0000FFFFFFE6FF3403FFFFFF80003FFFFFFCEFFFF343FFFFF80007FFFFFFCFFFFFFF6BFFFFC0007FFFFFFDFFFFFFFFCCFFFE005FFFFFFF3FFFFFFFFFFB47E007FFFFFFFFFFFFFFFFFFFE4389FFFFFFFE7EFFFFFFFFFFFFB33FFFFFFFCFEFFFFFFFFFFFFF67FFFFFFF9FFFFFFF01FFFFFFEDFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFC007FFFFFFFFFFFFFF3FFFFFF4003FFFFFFE7FFFFFF7FFFFFF8001FFFFFFFFFFFFFCFFFFFFF0003FFFFFFFFFFFFF9FFFFFFF0002FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFF7FFFFFFE8003FFFFFFFFFFFFF7FFFFFFF0007FFFFFFFFFFFFF87FFFFFFA007FFFFFFFFFFFFA00E0FFFFE09FFFDCFFFFFFFF40000FFFFFFFFFE7FDFFFFFFF80000FFFFFFFFFDFBEFFFFFFE00000FFFFFFFFFFFC2FFFFFFC00000FFFFFFFFFDFFBFFFFFFE00000FFFFFFFFFEF3DFFFFFFA00000FFFFFFFFFF7EBFFFFFFE00000FFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFF00000FFB9CFFFFFFFFFFFFFFF00000FE5F93FFFFFFFFFFFFFE00000FE7FF1FFFFFFFFFFFFFE00000FEFFFDFFFFFFFFFFFFFE00000FDFFFBFFFFFFFFFFFFFC00000FCFFFBFFBFFFFFFFFFFC00000FFFFF9FFDFFFFFFFFFFE00000FC7FF9FEFFFFFFFFFFFE00000FF7FF9FEFFFFFFFFFFFE00000FF9FFBFF6FFFFFFFFFFA00000FFB7D7FF9FFFFFFFFFFA00000FFF7EFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF400000FFFFFFFFFFB37FFFFFFC00000FFFFFFFFFEFF9FFFFFF600000FFFFFFFFFFFFEFFFFFFF80000FFFFFFFFFFF32FFFFFFFE0000F";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFDFFBFFFFFFFC0000FFFFFFFFFEF3DFFFFFFFFC000FFFFFFFFFF5EBFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFF800FFFFF81FFFFFFFFFFFFFFF400FFFFE807FFFFFFFFFFFFFFC00FFFFC003FFFFFFFFFFFFFFE80FFFF8003FFFFFFFC7FFFFFFF8FFFFC003FFFFFFF3FFFFFFF80FFFF4002FFFFFFAFFFFFFFFC7FFFFC003FFFFFA7DFFFFFFFEBBFFFA001FFFFA7FE7FFFFFFFD37FFC00BFFE47FFF7FFFFFFFE017FF24FFD8FFFFFDFFFFFFFF0017FFFCD3FFFFFFF7FFFFFFF00037F90FFFFFFFFFDFFFFFFF0000007FFFFFFFFFFF5FFFFFF000001FFFFFFFFFFFFC7FFFFF000003FFFFFFFFFFFFFEFFFFF000007FFFFFFFFFFFFFEDFFFF00000FFFFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFD5FFF00000FFFFFFFFFFFFFFFF14FF00001FFFFFFFFFFFFFFFC019C00003FFFFFFFFFFFFFF00007F00001FFFDFE7FFFFFE000000F00001FFF818FDFFFFC000000000001FFE00033FFFFC000000100003FFC00011FFFF8000000100003FFC00015FFFF8000000100003FFC00003FFFF8000000700003FFC00011FFFF800000C000003FFC00075FFFFC000380000003FF400BDCFFFFC00700000000FFFD000FFFFFFC0E0000000007FFE89FFFFFFF1C0000000000FFFFFFFFFFFF300000000000BFFFFFFFFFFC6000000000F017FFFFFFFFF980000000000FFFFFFFFFFFE6000000000000FFFFFFFFFF9C0000000000000FFFFE07FC6000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N54
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h0F0F333300FF5555;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N18
cyclonev_lcell_comb \VGA|red[5]~25 (
// Equation(s):
// \VGA|red[5]~25_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout )) # (\VGA|red[0]~4_combout ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|red[0]~4_combout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[5]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[5]~25 .extended_lut = "off";
defparam \VGA|red[5]~25 .lut_mask = 64'h0A0A0A0A3B3B3B3B;
defparam \VGA|red[5]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N45
cyclonev_lcell_comb \VGA|red[5]~26 (
// Equation(s):
// \VGA|red[5]~26_combout  = ( \VGA|red[5]~25_combout  & ( (!\VGA|red[0]~8_combout ) # ((!\VGA|red[1]~3_combout  & (\VGA|red[1]~2_combout )) # (\VGA|red[1]~3_combout  & (!\VGA|red[1]~2_combout  & \VGA|red[5]~24_combout ))) ) ) # ( !\VGA|red[5]~25_combout  & 
// ( (!\VGA|red[0]~8_combout ) # ((\VGA|red[1]~3_combout  & (!\VGA|red[1]~2_combout  & \VGA|red[5]~24_combout ))) ) )

	.dataa(!\VGA|red[1]~3_combout ),
	.datab(!\VGA|red[0]~8_combout ),
	.datac(!\VGA|red[1]~2_combout ),
	.datad(!\VGA|red[5]~24_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[5]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[5]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[5]~26 .extended_lut = "off";
defparam \VGA|red[5]~26 .lut_mask = 64'hCCDCCCDCCEDECEDE;
defparam \VGA|red[5]~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFCFFFFFFF400FFFFBFFFFFFFFFF7FFFFFE800FFFF7FFFFFFFFFFFFFFFFF000FFFEFFFDFFFFFFFFFFFFFE000FFFEFFFDFFFFFFFFFFFFFC000FFFEFFFDFFFFFFFFFFFFF0000FFFF7FFDFFFFFFFFFFFFE8000FFFFFFFBFFFFFFFFFFFFDF800FFFFDFFFFFFFFFFFFFFFE00FFFFFFFF7FFFE3FFFFFFFFC0000FFFFFFFFFF7FBFFFFFFF80000FFFFFFFFFFFBFFFFFFFE00000FFFFFFFFFFFBAFFFFFFC00000FFFFFFFFFDF7EFFFFFFA00000FFFFFFFFFEF79FFFFFFE00000FFFFFFFFFFBE7FFFFFFE00000FFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "FFFFFD00000FFC03FFFFFFFFFFFFFFD00000FF3FE7FFFFFFFFFFFFFC00000FEFFFBFFFFFFFFFFFFFC00000FCFFF9FFFFFFFFFFFFFC00000FCFFFFFFFFFFFFFFFFFC00000FDFFFFFFFFFFFFFFFFFC00000FCFFFDFFDFFFFFFFFFFE00000FEFFFDFFEFFFFFFFFFFE00000FE7FFBFFEFFFFFFFFFFE00000FF3FF3FF7FFFFFFFFFFE00000FFCFE7FFFFFFFFFFFFFE00000FFF81FFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFC0FFFFFFF400000FFFFFFFFFFFFBFFFFFFA00000FFFFFFFFFDFFFFFFFFFE80000FFFFFFFFFFF7AFFFFFFFA0000F";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFDF7EFFFFFFFE0000FFFFFFFFFEF79FFFFFFFF4000FFFFFFFFFF9E7FFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFE800FFFFFFFFFFFFFFFFFFFFFFC00FFFFF7FFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFF7FFFFFE80FFFFFFFDFFFFFFFEFFFFFFF78FFFFBFFDFFFFFFF9FFFFFFFFFFFFFBFFDFFFFFFCFFFFFFFFF8FFFFBFFDFFFFFC87FFFFFFFFC7FFFDFFFFFFFC800FFFFFFFFEEFFFFFF7FFF98000BFFFFFFFFFCFFFDBFFE3000002FFFFFFFFFFCFFFFF1C0000000BFFFFFFFFFFF001F0000000002FFFFFFFFFFFFF800000000000BFFFFFFFFFFFE0000000000002FFFFFFFFFFFC00000000000005FFFFFFFFFF800000000000001BFFFFFFFFF00000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "000000033FFFFFFFF0000000000000000F3FFFFFFE0000000000000003FF83FFFFC00000000000000FFFFFFFFFFE0000000000001FFFFFFFFFFFE0000000000003FFFFFFFFFFFE0000000000003FFFFFFEFFFFC0000000000007FFFFFFEFFFFC0000000000007FFFFFFEFFFFC0000000000007FFFFFFFFFFFC0000000000007FFFFFC0FFFFC0000000000003FFFF800FFFFC0000000000003FFF0000FFFF00000000000003FE00000FFFF8000000000000FC000000FFFF000000000000F00000000FFF400000000003E0000000000FE8000000000780000000000000000000001E00000000000000000000007C000000000000000001F803E000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFD0000000000000000000007FFB000000000000000000003FFF33FFE0000000000B7E000F87FDFFFF800000000AFFF0073FFFFFFFFC00000000FFFF03BFFFFAFFFFF00000001FFFF0DFFFFFEFFFFF80000003FFFFEFFFFFF107FFF80000003FFFFBFFFFFF9FFC7FC0000007FFFEFFFFFFF1FFFFC7C000007FFFBFFFFFFD0FFFFFF8C00003FFEFFFFFFFA0FFFFFFFF10001FFFFFFFFFFC0FFFFFFFFFC781FF7FFFFFFF80FFFFFFFFFFF9C76FFFFFFFE81FFFFFFFFFFFFDCDFFFFFFFF01FFFFFFFFFFFFFBBFFFFFFFE00FFFFFFFFFFFFFF3FFFFFFFC00FF";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N18
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout )) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ))))) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h0207A2A75257F2F7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N12
cyclonev_lcell_comb \VGA|red[6]~28 (
// Equation(s):
// \VGA|red[6]~28_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout )) # (\VGA|red[0]~4_combout ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|red[0]~4_combout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[6]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[6]~28 .extended_lut = "off";
defparam \VGA|red[6]~28 .lut_mask = 64'h0A0A0A0A3B3B3B3B;
defparam \VGA|red[6]~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "FE07FF7FFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07F0BFFFFFFFFFFFFFFFFFFFC07FE7FFFFFFFFFFFFFFFFFFFC07FCFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFE0FFEFFFFFFFFFFFFFFFFFFFFC0FFDFFFFFFFFFFFFFFFFFFFFC1FF7FFFFFFFFFFFFFFFFFFFFE1FEF7FFFFFFFFFFFFFFFFFFFE1FDFFFFFFFFFFFFFFFFFFFFFE1FFEBFFFFFFFF677FFFFFFFFE3FE0BFFCFFFFE001FFFFFFFFE3E808FFEFFFF80017FFFFFF06038F2017FFFF80023FFFFFF80004F8000BBFF00003FFFFFF00000001EF1CFF00000FFFFFF000E00FF802036800007FFFFE007FC7FE8013";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "C000004FFFFFE01FFE33C000F02000003FFFFE03FFF68401C43E000001FFFFF87FFF47007E4C4000001FFFFF07FFF0021FE9C4000000FFFFF07FFF7F23FE211000001FFFFF03FFE7C2FFE438000002FFFFFC1FFFC40FFC8700000207FFFFF8FFDBC0FF9830000008FFFFFFF7F2FE0FF00F01FC0007FFFFFF91E7E1FF2060FFE0007FFFFFFA7E461FE01E1FFF0003FFFFFFB7FFF3E403E3FFF8003FFFFFFB7F2F6FC00E7FFFC003FFFFFFFBF7F3FC00E7FFF8003FFFFFFFBF77FFC00C7FEF0007FFFFFFDDFAFFFC00C7FAF0007FFFFFFDDF8FFFC00C7F9E0007FFFFFFEE7FFFFC40E7FFD8007FFFFFFEDFFFFFC41E3FFBC403FFFFFFE3FFFFFE22E1FE7E003FFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "FFF0BF7FFFF186103FC803FFFFFE05FFFFFF8EE01FFE007FFFFF802F53FFFC3000EFC00FFFFFFC00777FFFE8000C78007FFFFF80078FFFF50000FF0007FFFFF00063FFFC20001FE001FFFFFF801F9FFE820001FC000FFFFFF007FDFE0060001F0001FFFFFE00FFFFE006000360003FFFFFF81FEDFE00E0001F0003FFFFFF03F357E00E0003F0017FFFFFF007F7FE01D004FFC05FFFFFFF27FF77E03BDC7FFF07FFFFFFFEFFFEFE03FFFFFFFFFFFFFFFFFFFFAFE07FFFFFFFFFFFFFFFFFFFFFFF06FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFF3DFFFFFFFFFFFFFFFFFFFFE7FBBFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF41F7FFFFFFFFFFFFFFFFFFFFF07DFFFFFFFFFFFFFFFFFFFFF80FEFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF83F07FFFFFFFFFFFFFFFFFFFF03FFBFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N39
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h018923AB45CD67EF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N57
cyclonev_lcell_comb \VGA|red[6]~27 (
// Equation(s):
// \VGA|red[6]~27_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|red[0]~0_combout  & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout )) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (\VGA|red[0]~0_combout  & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|red[0]~0_combout ),
	.datac(gnd),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[6]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[6]~27 .extended_lut = "off";
defparam \VGA|red[6]~27 .lut_mask = 64'h00330033AABBAABB;
defparam \VGA|red[6]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N30
cyclonev_lcell_comb \VGA|red[6]~29 (
// Equation(s):
// \VGA|red[6]~29_combout  = ( \VGA|red[0]~8_combout  & ( (!\VGA|red[1]~3_combout  & (\VGA|red[1]~2_combout  & (\VGA|red[6]~28_combout ))) # (\VGA|red[1]~3_combout  & (!\VGA|red[1]~2_combout  & ((\VGA|red[6]~27_combout )))) ) ) # ( !\VGA|red[0]~8_combout  )

	.dataa(!\VGA|red[1]~3_combout ),
	.datab(!\VGA|red[1]~2_combout ),
	.datac(!\VGA|red[6]~28_combout ),
	.datad(!\VGA|red[6]~27_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[6]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[6]~29 .extended_lut = "off";
defparam \VGA|red[6]~29 .lut_mask = 64'hFFFFFFFF02460246;
defparam \VGA|red[6]~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y45_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFDFF00FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF807FFFFFFF7FFFFFFFFFFFFFE041FFFFFFFFFFFFFFFFFFFFFC07DFFFFFFFFFFFFFFFFFFFFFE0FDFFFFFFDFFFFFFFFFFFFFFF0FFFFFFFFDFFFFFFFFFFFFFFFC1FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFDFFFFFFFFFFFFF1FFFFFFFFFFDFFFFFFFFFFFFF1FFFFFFFFFFDFFFFFFFFFFFFF9FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF007FFFFFFDFFFFFFFFFFFFFFE001FFFFFFF7FFFFFFFFFFFFFC0FDFFFFFFFDFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFE0FDFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFBFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFF7FFFFFFFE0FFFFFFFFFFFFFF03FFFFFFFF0FFFFFFFFFFFFF001FFFFFFFF81FFFFFFFFFFE00007FFFFFFFC03FFFFFFFFC000001FFFFFFFE003FFFFFE000000007FFFFFFF0000FFE00000000001FFFFFFF0000000000000000007FFFFFF0000000000000000001FFFFFF00000000000000000003FFFFF000000000000000000007FFFF0000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "00000000FFFF0000000000000000000000FFF000000000000000000000007F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F00000000000000000000007FF000000000000000000000FFFF00000000000000000001FFFFF0000000000000000003FFFFFF00000000000000000FFFFFFFF0000000000000001FFFFFFFFF000000000000007FFFFFFFFFF0000000000001FFFFFFFFFFFF000000000003FFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000004000000000000000000000000C0000000000000000000007FFE00000000000000000000FFFFC00000000000000000007FFFFC0000000000000000003FFFFF8000000000000000001FFFFFF8F80000000000000007FFFFFF0FFF80000000000001FFFFFFE0FFFFF800000000007FFFFFFE0FFFFFFF000000001FFFFFFFC0FFFFFFFFE0000003FFFFFFF80FFFFFFFFFF80000FFFFFFFF00FFFFFFFFFFFE001FFFFFFFF00FFFFFFFFFFFFE03FFFFFFFE00FFFFFFFFFFFFFC7FFFFFFFC00FFFFFFFFFFFFFFFFFFFFFF800FF";
// synopsys translate_on

// Location: M10K_X5_Y44_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N27
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N21
cyclonev_lcell_comb \VGA|red[7]~31 (
// Equation(s):
// \VGA|red[7]~31_combout  = (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & (((\VGA|red[0]~4_combout  & \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout )) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & (\VGA|red[0]~4_combout  & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout 
// )))

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|red[0]~4_combout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[7]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[7]~31 .extended_lut = "off";
defparam \VGA|red[7]~31 .lut_mask = 64'h03AB03AB03AB03AB;
defparam \VGA|red[7]~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FF00003FFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFFC00017FFFFFFFFFFFFFFFFFFFC00017FFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFE003F7FFFFFFFFFFFFFFFFFFFE00707FFFFFFFF98FFFFFFFFFE00FF7FFFFFFFFFFFFFFFFFFFE01FF7FFFFFFFFFFEFFFFFFF0000707FFFFFFFFFFDFFFFFFF0000307FFFFFFFFFFFDFFFFFF80001FFFF0FFFFFFFFFFFFFFF0000007FC01FF97FFFFFFFFFE0000057F000F";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFB7FFFFE000005FE0007FDFFFFFFFFFFF000001780007C1FFFFFFFFFFF000003F800033BFFFFFFFFFFF000007F000063BFFFFFFFFFFF00000000000DEEFFFFFEFFFFF00000FE0001BDFFFFFFDFFFFF000003E00037BFFFFFDFFFFFFFE0034600067FFFFFFF77FFFFFF80F56000FF7FFFFFFFFFFFFFFEFFD6000DFFFFFFFFFFFFFFFFFFF3F001FEFFFFFFFFFFFFFFFFFFFF01FFCFFFFFFFFFFFFFFFFFFF71FFFFFFFFFBFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF77FFFFFFFFDFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFBEFFFFFFBFFFFFFFFCFFFFFFFDDFFFFFDFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFF87FFFFFFE7FEFFFF7FFFFFFFC03F07FFFF17FFFFDFFFFFFFFC01FFFFFFFCFFFF7FFF7FFFFF800FDFFFFF7FFFFFFFFFFFFFF800377FFF8FFFFFFFFFFFFFFF8001FFFFE1FFFFFFFFEFFFFFF00007FFF01FFFFFFFFFFFFFFF00003FF001FFFFFFFFFFFFFFF00007FF001FFFC9FFFFFFFFFE0001FFF001FFFFEFFFFFFFFFF800FAFF001FFFFFFFEFFFFFFF87FFF7F003FFBFFFFBFFFFFFFCFFFFFF007E3FFFFFFFFFFFFFDFFF77F007FFFFFFFFFFFFFFFFFFFDFF00FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFF07F01FFFFFFFFFFFFFFFFFFFFF7F01FFFFFFFFFFFFFFFFFFFFF7F13FFFFFFFFFFFFFFFFFFFF0FF7FFFFFFFFFFFFFFFFFFFFFF7FFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFE0037FFFFFFFFFFFFFFFFFFFFC0017FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N12
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N54
cyclonev_lcell_comb \VGA|red[7]~30 (
// Equation(s):
// \VGA|red[7]~30_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( \VGA|red[0]~0_combout  ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( \VGA|red[0]~0_combout  & ( 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// !\VGA|red[0]~0_combout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( !\VGA|red[0]~0_combout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a 
// [2]) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\VGA|red[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[7]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[7]~30 .extended_lut = "off";
defparam \VGA|red[7]~30 .lut_mask = 64'h444444444444FFFF;
defparam \VGA|red[7]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N12
cyclonev_lcell_comb \VGA|red[7]~32 (
// Equation(s):
// \VGA|red[7]~32_combout  = ( \VGA|red[7]~30_combout  & ( (!\VGA|red[3]~19_combout ) # ((!\VGA|red[1]~3_combout  & (\VGA|red[1]~2_combout  & \VGA|red[7]~31_combout )) # (\VGA|red[1]~3_combout  & (!\VGA|red[1]~2_combout ))) ) ) # ( !\VGA|red[7]~30_combout  & 
// ( (!\VGA|red[3]~19_combout ) # ((!\VGA|red[1]~3_combout  & (\VGA|red[1]~2_combout  & \VGA|red[7]~31_combout ))) ) )

	.dataa(!\VGA|red[1]~3_combout ),
	.datab(!\VGA|red[1]~2_combout ),
	.datac(!\VGA|red[7]~31_combout ),
	.datad(!\VGA|red[3]~19_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[7]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[7]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[7]~32 .extended_lut = "off";
defparam \VGA|red[7]~32 .lut_mask = 64'hFF02FF02FF46FF46;
defparam \VGA|red[7]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y53_N18
cyclonev_lcell_comb \VGA|green~0 (
// Equation(s):
// \VGA|green~0_combout  = ( \VGA|always0~4_combout  & ( \VGA|always0~5_combout  & ( (!\VGA|LessThan7~0_combout  & (\VGA|always0~16_combout  & (!\VGA|always0~20_combout  & \VGA|always0~15_combout ))) # (\VGA|LessThan7~0_combout  & (((!\VGA|always0~15_combout 
// )))) ) ) ) # ( !\VGA|always0~4_combout  & ( \VGA|always0~5_combout  & ( (!\VGA|LessThan7~0_combout  & (\VGA|always0~16_combout )) # (\VGA|LessThan7~0_combout  & ((!\VGA|always0~15_combout ) # ((\VGA|always0~16_combout  & \VGA|always0~20_combout )))) ) ) ) 
// # ( \VGA|always0~4_combout  & ( !\VGA|always0~5_combout  & ( (\VGA|always0~16_combout  & (!\VGA|always0~20_combout  & \VGA|always0~15_combout )) ) ) ) # ( !\VGA|always0~4_combout  & ( !\VGA|always0~5_combout  & ( \VGA|always0~16_combout  ) ) )

	.dataa(!\VGA|always0~16_combout ),
	.datab(!\VGA|always0~20_combout ),
	.datac(!\VGA|LessThan7~0_combout ),
	.datad(!\VGA|always0~15_combout ),
	.datae(!\VGA|always0~4_combout ),
	.dataf(!\VGA|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green~0 .extended_lut = "off";
defparam \VGA|green~0 .lut_mask = 64'h555500445F510F40;
defparam \VGA|green~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y55_N17
dffeas \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y55_N47
dffeas \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y55_N53
dffeas \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N9
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  = ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) )

	.dataa(gnd),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h3030303000000000;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y53_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "01F788030012D4C000042600009682A016000E180000569C0000B0E38400100C000640E2200081158D0000000000040083000328064000100000004B0EB0000284380000000000099C10000135A74020000000027226300019E74000010000001A27710002E4E28004000000004F0D2000069220336F0000000E1AB700000C060FB21000000330002000001A60E4010000004A000300000800048A6800000F10003000001000493200000051000000000000079558000001C00000000000006EE98000000600000000018601108800000480000000000060510200000030000003000080000000000000200000420458000000000000220000028A0880000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0000030000009BCB04000000000000220000020E90000000000000038000007454A00000000000003400000B801A0000000000000040000058032A00000000000040000002482D91200000000800800000C505B82D00000000004A0000062A0E0B1000000000067000003D60222E00000000008900000A748D84A00000000007D000003712241D00000000007700000207CC5000000000003E800000083B806600000000034000000000600002000000003EC000000006000008140000010C28000000000000D88000002500000000060000026B000000A48000000000000DD608000008400000000000001AA600000020210000000000138998000002988000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000001691A000000002400000100048268800800005D2A000008002A1C3B808000011E1000011FD288BF0040000003F2300002AF240700800800082D2000006C4700480002200008FDB000018FE808A020AA000098420002480680400061D000040790003806A94000453A0000037120105004E141118109800004C0883549512089A7CE1800006931A3EF3A491A856F16200001565586C31C4097B5900400007FD006428A5A754C2163000000A1C76B673B926DE22680000008C1D43386CF154EFFE2CE0008EBF7B9A12C64E547FF36300003260ECFE75139E2BFBD60818003C30F5F960214C41FEDC800C0F3D85A2982419C190070F8000F3DCECB03FD16";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFD00511788A73F48B407C3DA0585232337F1F3D4E8980723AAA0AD0BCBB9CF3D9622E5C0660E35179148CFF1C089D92719AF23E3BF6AAA6F2EBCCCC3DB677B79FC76E30C97DBC4A4A5503EAD6E8402153F39FDC1D63AD283FB02C417CCF7935C323D4B52BC4B51FFB27D5D5F6B986827A66295F81FDEEED64F243A998C0345F787A2A679E366C874EC237A2A6A856260CCDD47B8ABF6CF5AC64130009DFC9447D3651F79C45635007012FB2E7A6BAC6CA323E7C006DCDE04B0638B1AB21B000000E8D36E97F850274E146100000D03DF0A830D74B751004000000025E4D64B908F9314000000000B1B9ED363231D40010400003841A941C15A2C00010000000";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000004176500820407C0228190730A5216230B21C6543CDB21003AED1EF5D352074949F699872F530E30C253201CF8CDC2787B3C0D23B849A14338BB0FB11B6E9B67C4BF85CB8021BE61AD9003ED67DDE1103BAB3AA62166001C5FCB53B413DE57D36FB0080B9488053230C1AEB2DE9F0020604D58584BA65A16EF7361200541E3A5059063906B9FB45032B410A804D952F7D8B4E100DB6370001018AED13DFB900000233D000002065298C732000004CAC00000900091E37B440000B32C0001013803030B7000000274800000288000C4870800009C830001757C00006FF2000001B5A00";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N48
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h00AA272755FF2727;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N0
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout )) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  
// & ( (\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h03030303ABABABAB;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N2
dffeas \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y55_N59
dffeas \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y55_N29
dffeas \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N24
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h0000C0C00000C0C0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FCDF0F6FFFFFFFFFFFFFFFFFFFC40B83EFFFFFFFFFFFFFFFFFF566266FFFFFFFFFFFFFFFFFFF30562CFFFFFFFFFFFFFFFFFFF306305FFFFFFFFFFFFFFFFFFF64D75DFFFFFFFFFFFFFFFFFFF598D51FFFFFFFFFFFFFFFFFFF88BB5BFFFFFFFFFFFFFFFFFFF783407FFFFFFFFFFFFFFFFFFFFA8FA3FFFFFFFFFFFFFFFFFF992937F76FFBFF8777FFFFFFFF8F1F277B7BFFF68DAFFFFFFDFA1DA1616F5FFFC86EDFFFFFFD433C7985ADFDFE6B97FFFFFFF520B3F779E9FEE70CB7FFFFCD5D617D0E86BFFAE86F7FFFFA0A192329BC6EFF6998FFFFFFE0261C194291B7C7D8ACFFFFF799852808084DA8700811DFFFADC486A36FFFA46308957FFFF60AF96C66F391";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "BA4A04697FFF05E4562205E2B4CBCC33AFFFFDC68060088FC149C803C07FFF11F2012F8885852FB85BE7FFF0AD7CC221BBC64A1082E0FFFFF517C646BC345B5898A73BFFFD7DBC3E1FC39281A01E5F7FFFBF4CD708B90C3A041FB08CFFF73E319F8E512B9B148F0ABFFFFF683EE94F35F39FC77651FFFAF376CA264F093ADFED4DEFFFFFE62D5B2402BFB3743931FFFFFBDA8DDA66D6442AF568BFFFFEF17E8AB1F8E59864122EEFFFFF4B3E7170670EC3B1FEBFFFFFEF1165F04D1D7757B3B6FFFFFECB91C0DBD31A66F6E82FFFFFF0E3417C5B8519C52888FFFFF73DFABBFC42BA6DD4790FFFFF51BF76E5DF8CA2B35D33FFFFF46A40A7CE929F1C16979FFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFA2A1D276E24FFAAF993FFFFDE29CD07E8EA0F724B3991FFFBF0EE02A81594146D5D9BAFFFFE63DFB27B0AB9A9F43E13FFFFE9033F55FB170C287204DFFFFE1A388D0486A83A4A3841FFFFA2977304098C472E5FBB1FFFFB4019EF823FC87F2BF75FFFFEA123E964161122455F1E7FFFFFC212139F0BAF54818FBFFFFFF828333265FBC9581697FFFFFC3828BFEA9179D4E7459FFFFFCCDF5BF863FAB3FF34FDFFFFDFC77B0F09FFB03BF95DD3FFFF8C1DCA353F01E7FF90FFDFFF7F77FDCBBB3DFEFFFFDFFFFFFFEFFFCF381D9FFFFF6CFFEFFFFFFF7FB7E74FFFFFFFFFFFFFFFFFFEA77DB8FFFFFFFFFFFFFFFFFFFF67754FFFFFFFFFFFFFFFFFFFD43CFCF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFF57E8FFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFDE776FFFFFFFFFFFFFFFFFFFFE8BFFFFFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFEF6BFFFFFFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFFFFFFFFFFFDE9EFFFFFFFFFFFFFFFFFFFFFDEE3FFFFFFFFFFFFFFFFFFFFFFE73FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF2BFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE7FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y54_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F13FFFFFFFFFFFFFFFFFFFFFD80BFFFFFFFFFFFFFFFFFFFFFF96FFFFFFFFFFFFFFFFFFFFFF3F5BFFFFFFFFFFFFFFFFFFFFFC983FFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFFFFFF38A3FFFFFFFFFFFFFFFFFFFB3E15FFFFFFFFFFFFFFFFFFFF7C2D3FFFFFFFFFFFFFFFFFFFFFF59D7FFFFFFFFFFFFFFFFFFFEDE04FFFFFFFFFFFFFFFFFFFFC36917FFFFFFFFFFFFFFFFFFFF27A7AFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N42
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout )) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout )) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h505003F35F5F03F3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N51
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  = (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ))))

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N18
cyclonev_lcell_comb \VGA|green[0]~1 (
// Equation(s):
// \VGA|green[0]~1_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~3_combout  & (((\VGA|red[1]~2_combout 
// ) # (\VGA|green~0_combout )))) # (\VGA|red[1]~3_combout  & (((!\VGA|red[1]~2_combout )) # (\VGA|always0~11_combout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~3_combout  & (((\VGA|green~0_combout  & !\VGA|red[1]~2_combout )))) # (\VGA|red[1]~3_combout  & (((!\VGA|red[1]~2_combout )) # (\VGA|always0~11_combout 
// ))) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~3_combout  & (((\VGA|red[1]~2_combout ) # 
// (\VGA|green~0_combout )))) # (\VGA|red[1]~3_combout  & (\VGA|always0~11_combout  & ((\VGA|red[1]~2_combout )))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~3_combout  & (((\VGA|green~0_combout  & !\VGA|red[1]~2_combout )))) # (\VGA|red[1]~3_combout  & (\VGA|always0~11_combout  & ((\VGA|red[1]~2_combout )))) 
// ) ) )

	.dataa(!\VGA|always0~11_combout ),
	.datab(!\VGA|green~0_combout ),
	.datac(!\VGA|red[1]~3_combout ),
	.datad(!\VGA|red[1]~2_combout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~1 .extended_lut = "off";
defparam \VGA|green[0]~1 .lut_mask = 64'h300530F53F053FF5;
defparam \VGA|green[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000C1427F203FC07E0E2F1FF808AC1EA44243FBE4C039458E000DD02DFD163DE5737C50FDF4270DE3E6C8A3B5AB7B4DC5D482C54A3EAE5B1069A8ACB1E517C0F81F1F7EA8956AA8DAA84C403E9358B84A0154D85976220001111ECCA68035364B3F200080A5DAC2E59208B5B35391B00004176A55A1A80AC5A62E74120052043A1388028A52353A000019710281DDA404964FD000008081000001FE251C129F00000238E000002C7614F7ADB000004B98000008000D3C05244000032580000033803820B200000005DC00000288000042C0800001B730000247C000007E0000001EB200";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00B4AC010000A4C000071930009A022014000B800000637B00020F02C400100C000240DD300028E84D0000000000012F7000010FDCC0000000000006BF1000A17FD000000000000973E10001D22300000000000047C110000223B000010000001A60300003943A000400000000775B300003D220377F0000000DFFFF00000F860A3230000003B0003000001860F5540000007E00030000000006036800000CF000300000100061720000005B000000000000045AB80000034000000000000038BF8000009E0000000001800021800000054000000000000050020000001C000002000080000000000001E000004000580000000000002E0000000B1890000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "000003C000009A90000000000000001C0000023F98000000000000014000005E04800000000000002C000008C01580000000000003C000007C011000000000000078000007002711E00000000001C000009505882800000000005C0000036A0901900000000000E0000033008238000000000017000002348484700000000007F00000265A841500000000001D00000208A01400000000003A00000000D882240000000003B800000000000000000000003DC000000006000000000000017808000000000000DE0000003B800000000000004FF80000017C000000000000079FE800000DA000000000000018D10000006BE100000000000410E80000031E0000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "000000005930000000045000000000048022200800000DE000000000081E93800000001A0000011F008187400000000392000000D02000008008000033800000BAA900480000200008C7B0000281480880202E0000923F000353F280408067D000041DE00020F88C400040B80000030200002FFFC101017B0000000E308032F4800138292E00000038F9A200C149188E509200000003448ECD7C640CEAF00000006F67B055C051DAD73C010000001C61A9775AB4012728300000075929FA3351A6730FC81E0000BA66C9ADCD858A1800AE30000369E226BDE03E1BC0437C00800842423F5902147BFFC5F8004088043A6D0240A3F7001D8C0008800A065BFD01";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FCB07CB2E8000822B3CE43FC73C634790EE61880120B840E0E646FEB2145FB880088A523E417D93E2ED68638808B70A247866957B833C1AC8827C935BC762D61285F3670BEC238D6B34B1EB89FA5F01D4288336E4C0F944E99F17C4103D8C3EE28EC0C7180BD0B000CAD33FDC824C9843889729007DF3591E80BD47846AA1D76FFE31F3FB71DBD3F3957A175F91CEF6D61F7152C7963595EE235BB80B85048A973F1C65DF9E03FC00C9D6FE7C861E65B6E38BE7C00D41C1CF201A4979F70F000000E61EE69DF8452DF5BE600000007E856C23353F377100000000E036CD46FC0E2E72340000000FF810F5F285439F00000000003F7615F6E1FBEC00000000000";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N30
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y65_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N36
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  
// & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h00F000F033F333F3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB7FFFFFFFFFFFFFFFFFFFFFFEBBFFFFFFFFFFFFFFFFFFFFFFCFBFFFFFFFFFFFFFFFFFFFFFFC77FFFFFFFFFFFFFFFFFFFFFF523FFFFFFFFFFFFFFFFFFFFFC11FFFFFFFFFFFFFFFFFFFFFFB94FFFFFFFFFFFFFFFFFFFFFA466BFFFFFFFFFFFFFFFFFFFF4914BFFFFFFFFFFFFFFFFFFFF4F7EFFFFFFFFFFFFFFFFFFFFDF83D1FFFFFFFFFFFFFFFFFFFF207F1FFFFFFFFFFFFFFFFFFFAA91B9FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y56_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FAB8F95FFFFFFFFFFFFFFFFFFFAECBC6FFFFFFFFFFFFFFFFFFF4B32F9FFFFFFFFFFFFFFFFFFFD0AECDFFFFFFFFFFFFFFFFFFF4B3309FFFFFFFFFFFFFFFFFFF309773FFFFFFFFFFFFFFFFFFFA702D3FFFFFFFFFFFFFFFFFFFA0BF2BFFFFFFFFFFFFFFFFFFFDBBE83FFFFFFFFFFFFFFFFFFF71B7EFFFFFFFFFFFFFFFFFFFFBA559F8FFFFFFFFFFFFFFFFFF8D77E597FFFFFFE3FFFFFFFFF8D4D14452FFFFF2C3FFFFFFFFA1B43B76F3FFFA7ACFFFFFFFFAEDFE179ADFFF0660FFFFFFFE61202776DC3FE2F705FFFFFF1210B31F8870FE8667A7FFFFC3202F475DABFFED277A7FFFFD00EB1F8DC7A8018FFBD3FFFF8A2066CC418EC14AFFE29FFFFCB93A69A8D11F";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "6697FB2DFFFFB2B156B7B651A08837D97FFFF895E4416F17F2C927FDD5FFFF9DF206EB90A684F9BF830FFFF8967C12632DDCC163FC377FFFA79FC3BD9B48946D0FBC0FFFFEC0BB27D0A1CA20DA81DCDFFFC59480AE5117F3EC561E71FFFF9DE18C8131B21BBAE5595FFFFFB132C161409C7155F2B3FFFFFD7F22A60274F85CD4189FFFFFF08707FDBA383C7DB7EDFFFFFF328EB44DFB4FBE1AEF5FFFFFF7FDA7CFBA6CF01E18B7FFFFFF45A07D58585A0268138FFFFFF40F2563B42EE07BA67CFFFFFFB59E86FEFED638D7F20FFFFFF5C9521302FE02BD0255FFFFFF976215D063DD4E29405FFFFFEE22BA3CF391CB1DFA1BFFFFFE9B02E5C0E23B338BE75FFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "FFC4BAD84182B57E8F8289FFFFF60D5A5E0CE6CFF175567FFFFF96ADC08012A055F8E3EFFFFFE135F6E1875839E56E7D7FFFFC805FA55F62CFA7D2DFCFFFFFC02458E62DC57E76057BFFFFFCB42645EEAF7BAD5E0617FFFF906A735D252FFBD6208B7FFFF853F1B03CCDFFD31D4F0FFFFFB079C2F662690B8F3583FFFFFBCC3D9FAE05E03A218DDFFFFFF4D0DA3AADB2C2987493FFFFFC65FF7F3C3871F7F808FFFFFFC2BFCC38C69FC7FFE69FFFFFFFE7FE8BACDF85FFFFFFFFFFFFFFFFF03A223FFFFFFFFFFFFFFFFFFF8B23E3FFFFFFFFFFFFFFFFFFFF7B6C7FFFFFFFFFFFFFFFFFFECFDA97FFFFFFFFFFFFFFFFFFE07921FFFFFFFFFFFFFFFFFFFFB7EB5F";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFEFE7FFFFFFFFFFFFFFFFFFFFF5BFBFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFF73FFFFFFFFFFFFFFFFFFFFFFD13FFFFFFFFFFFFFFFFFFFFFFCCBFFFFFFFFFFFFFFFFFFFFFFD2BFFFFFFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE33FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N36
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & ( 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout )) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h00CC474733FF4747;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N39
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2])) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h550055005F0F5F0F;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N21
cyclonev_lcell_comb \VGA|green[1]~2 (
// Equation(s):
// \VGA|green[1]~2_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~2_combout  & (((\VGA|red[1]~3_combout 
// ) # (\VGA|green~0_combout )))) # (\VGA|red[1]~2_combout  & (((!\VGA|red[1]~3_combout )) # (\VGA|always0~11_combout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~2_combout  & (((\VGA|red[1]~3_combout ) # (\VGA|green~0_combout )))) # (\VGA|red[1]~2_combout  & (\VGA|always0~11_combout  & ((\VGA|red[1]~3_combout )))) 
// ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~2_combout  & (((\VGA|green~0_combout  & 
// !\VGA|red[1]~3_combout )))) # (\VGA|red[1]~2_combout  & (((!\VGA|red[1]~3_combout )) # (\VGA|always0~11_combout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~2_combout  & (((\VGA|green~0_combout  & !\VGA|red[1]~3_combout )))) # (\VGA|red[1]~2_combout  & (\VGA|always0~11_combout  & ((\VGA|red[1]~3_combout )))) 
// ) ) )

	.dataa(!\VGA|always0~11_combout ),
	.datab(!\VGA|green~0_combout ),
	.datac(!\VGA|red[1]~2_combout ),
	.datad(!\VGA|red[1]~3_combout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[1]~2 .extended_lut = "off";
defparam \VGA|green[1]~2 .lut_mask = 64'h30053F0530F53FF5;
defparam \VGA|green[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000003EBD80003FC001F1D01FFF08A3FFD87C03F81C3FFE61BFB00C302E19283C1C30FC651FD5CC63E3F771C38F98E7CEA9F412B83A3CC89C13E7665CD098383F19FF924CC88CD9983B9C73BFC0709ED36C00CDB6385009FFFE88FF16F4E00C92D8FA6FFF7F5C5A9CA524098A6930CE4FFFF9D8BE88CAC819AC82148BEDFFA0F3C5152E019EC87245FFFFF35EFD7E3FCC1DB2D897FFFF7F55FFFFFE4622AB3676FFFFFDD8DFFFFFD3883B8D9C8FFFFFB47DFFFFF7FFF2FE2B23BFFFFCC7DFFFFFCC7FC7D766FFFFFFFBFDFFFFFD77FFFFB29F7FFFFE4F6FFFFD9B3FFFFF95FFFFFFE1F7FF";
// synopsys translate_on

// Location: M10K_X14_Y61_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FF0B4BFEFFFF3B3FFFFA7F6FFF65FD1FEBFFF13FFFFF8FFEFFFCFFFC7BFFEFF3FFFDBC7F6FFFC7FFA2FFFFFFFFFFFE8FF6FFFD7FF83FFFFFFFFFFFF7FF7FFF4FFF8FFFFFFFFFFFF7FFF7FFFE6FD9FFFFFFFFFFFF87FF6FFFE1DC2FFFFEFFFFFFE4EFF6FFFDEBC9FFFBFFFFFFFFC0874FFFFFAE5FCB60FFFFFFF80000FFFFF2F9F5D30FFFFFFD4FFFCFFFFFE79F1452FFFFFFA1FFFCFFFFFFFFF80167FFFFF40FFFCFFFFFEFFFB140FFFFFF84FFFFFFFFFFFFFA5947FFFFFE3FFFFFFFFFFFFFC88C7FFFFF61FFFFFFFFFE7FFFD27FFFFFF93FFFFFFFFFFFFFAFFDFFFFFFE3FFFFFDFFFF7FFFFFFFFFFFFF1FFFFFBFFFA7FFFFFFFFFFFFF1FFFFFFF4E76FFFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFC3FFFFF6C85FFFFFFFFFFFFFFE3FFFFFC6F1FFFFFFFFFFFFFFC3FFFFFAE043FFFFFFFFFFFFFD3FFFFF4C0167FFFFFFFFFFFFD3FFFFF9C0167FFFFFFFFFFFF87FFFFFA40296EBFFFFFFFFFFC3FFFFF350587D8FFFFFFFFFF93FFFFFDEA08FF2FFFFFFFFFFA1FFFFFC7009DC8FFFFFFFFFFC0FFFFFC74897A9FFFFFFFFFF80FFFFFC9D93BE2FFFFFFFFFFE0FFFFFDE4E7EBFFFFFFFFFFC57FFFFFFF077DDBFFFFFFFFFC67FFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFF9FFFFFFFFFFFFFEC7F7FFFFFFFFFFFF21FFFFFFC47FFFFFFFFFFFFFB0DFFFFFFE83FFFFFFFFFFFFF81F57FFFFF51FFFFFFFFFFFFFF0C2FFFFFF9C1EFFFFFFFFFFF818A7FFFFFC61FFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFF8900FFFFFFFA8FFFFFFFFFFB7D6C7FF7FFFFF01FFFFFFFFFF7E5007FFFFFFFF1FFFFFEE0FF7F6CBFFFFFFFFC0DFFFFFF38DFFFFF7FF7FFFFCA7FFFFF691CFFB7FFFFDFFFF7404FFFFFFE57F77FDFC9FFFF6F40FFFD7FFB7FBFFF9A2FFFFBEF1FFFC3FF43BFFFBF77FFFFFCEDFFFEBFFC3EFEFE7CFFFFFFF27F7FC1FFFFFFC77431FFFFFFDEC65D9FF8B6E7B1876DFFFFFF643B703E439928CF09FFFFFF92F38FA66FA1B0E63FCEFFFFFFD3EDD6A4CE078E3828CFFFFFF8C6D0E79C3E4783F03761FFFF49F710AE7205F01FFFDBCFFFFC080CB4D9FFC003FFFF37FF7FF63C6B526002147FFFC487FFBF67E6AF49FDBF7FFF001043FFF67E60AB63FD00";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "03F0038FC7FFE7C4116B8003F03E0E0694D1E67E575EC7FE09E1E990E4D61967EDFA06001BF1C7751E3254367EDED4DDBF81E732EBF1D86267CAA41E3C09E31352FF020FB63CAA0F5CBF0199B4CFF002F967DADAE9807C198B4223BEFF463DA5A6B003F099B634FFFFD770175B69007E099B434FF823538145B69807C19936620006201FB54F69C0F8319346A01C309C1E93B04FF81F3B34C9D0647F781AE376700FCE33593DC03FFC7E4555701FE1C7251B4183FF3C19567BFFA37000BE0FFFFFFE1E4B439F83F23FA419FFFFFF3FF16433CFD00C88EFFFFFFFFE0388998F870500DEBFFFFFFF003E329EDFC9C60FFFFFFFFFFC07FDE08FE0413FFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N24
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( 
// ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1])) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ))) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout )))) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h350035F0350F35FF;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N3
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  
// & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y60_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEEBFFFFFFFFFFFFFFFFFFFFFFE8FFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFF207FFFFFFFFFFFFFFFFFFFFCA9FBFFFFFFFFFFFFFFFFFFFFECE9FFFFFFFFFFFFFFFFFFFFE21893FFFFFFFFFFFFFFFFFFFF87D1FFFFFFFFFFFFFFFFFFFFF594BFFFFFFFFFFFFFFFFFFFFFD7415FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y63_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FC4385BFFFFFFFFFFFFFFFFFFFE96119FFFFFFFFFFFFFFFFFFFFDD883FFFFFFFFFFFFFFFFFFF8FF589FFFFFFFFFFFFFFFFFFFB808C1FFFFFFFFFFFFFFFFFFF87EA97FFFFFFFFFFFFFFFFFFF88B72FFFFFFFFFFFFFFFFFFFF9E4957FFFFFFFFFFFFFFFFFFFC701EFFFFFFFFFFFFFFFFFFFFEE496FFFFFFFFFFFFFFFFFFFFD5E9B3FFFFFFFFFFFFFFFFFFFF68B0EEFFFFFFFFFFFFFFFFFFF1B66612DFFFFFD4FFFFFFFFFE547ABF7BFFFFCA35FFFFFFFFF16E388255FFFA1EC7FFFFFF3BCC00E21FB7FF7FF63FFFFFECCECE7BEBF27FFFFFDBFFFFFF0106B51D3C43FFEFFF0FFFFFFBF14F8F988D2D17FFBEFFFFFD3FAC383E4950F7BFFF73FFFFB47758FFFEA57";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "1EDFFF8BFFFFF43EAB82198E0D8DFFFB1FFFFE281FBC666DBC61AFFFF2FFFFEA1DFFAAADDBDEF57FFFDFFFFFE183E6B1E6688673FEFFFFFFD6603A3044FB00A2BFAB07FFFAC746D031DE1056F8FF267FFFEF4B70E28AE883EADFF0FFFFFD40CC959EEECB12FFFABD3FFFFFD38BDF388D1BA050CFA3FFFFFE82C1A879CA6CE06E8DFFFFFFFD1BB4D23906A27031F7FFFFFFC16D8FABBCFD0E1EEF7FFFFFFC838BA7F85DD000B829FFFFFFD51B88F2E0CA1712D75FFFFFF821579E930E605DEF6FFFFFFF20F23107F3E22B35B3BFFFFFF822CC0E3C0D80480797FFFFFFE1615BEA02DC476F299FFFFFF26BF00B0868EB0D97F9FFFFFC8EEC183FF37DF249337FFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFC9C5FBBEE585B21DD3BBFFFFFBFABAE1FE0538A4C7D7FFFFFFBD1B877FCF1BD98CC5FBFFFFFCC2C65E7B33BBFBBCFC3FFFFF5FBE60A003BFEEA03FEFFFFFF3DAF471DF37FFD03FFE7FFFFD9BF9F32081FFFD1BFFCFFFFFD3BB83D91F5FFFDADFF7FFFFFD0D82AFEB3BFFFF4FFF1FFFFFE91677FE1DAFFE752F3DFFFFFD496ED3E1F3FC4FD57DBFFFFFC2653CBD5D13B57F14AFFFFFFF33FE6BD1A1866FFDA9FFFFFFF5FFEF7F2EEC1FFFFFFFFFFFFF9FFF0FC15BFFFFFFFFFFFFFFFFFFFCFC05FFFFFFFFFFFFFFFFFFFF67D5C7FFFFFFFFFFFFFFFFFFFEFC81FFFFFFFFFFFFFFFFFFFF6F9A8FFFFFFFFFFFFFFFFFFFFD7DAAFFFFFFFFFFFFFFFFFFFF7BFDFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFE3FBFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFE87FFFFFFFFFFFFFFFFFFFFFFE6BFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFE83FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFED7FFFFFFFFFFFFFFFFFFFFFFE0BFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N6
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout )) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout )) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h050503F3F5F503F3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N12
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout )) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  
// & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h05050505FF05FF05;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N6
cyclonev_lcell_comb \VGA|green[2]~3 (
// Equation(s):
// \VGA|green[2]~3_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~3_combout  & (((\VGA|red[1]~2_combout 
// ) # (\VGA|green~0_combout )))) # (\VGA|red[1]~3_combout  & (((!\VGA|red[1]~2_combout )) # (\VGA|always0~11_combout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~3_combout  & (((\VGA|green~0_combout  & !\VGA|red[1]~2_combout )))) # (\VGA|red[1]~3_combout  & (((!\VGA|red[1]~2_combout )) # (\VGA|always0~11_combout 
// ))) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~3_combout  & (((\VGA|red[1]~2_combout ) # 
// (\VGA|green~0_combout )))) # (\VGA|red[1]~3_combout  & (\VGA|always0~11_combout  & ((\VGA|red[1]~2_combout )))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~3_combout  & (((\VGA|green~0_combout  & !\VGA|red[1]~2_combout )))) # (\VGA|red[1]~3_combout  & (\VGA|always0~11_combout  & ((\VGA|red[1]~2_combout )))) 
// ) ) )

	.dataa(!\VGA|always0~11_combout ),
	.datab(!\VGA|green~0_combout ),
	.datac(!\VGA|red[1]~3_combout ),
	.datad(!\VGA|red[1]~2_combout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[2]~3 .extended_lut = "off";
defparam \VGA|green[2]~3 .lut_mask = 64'h300530F53F053FF5;
defparam \VGA|green[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y53_N24
cyclonev_lcell_comb \VGA|green~9 (
// Equation(s):
// \VGA|green~9_combout  = ( !\VGA|always0~16_combout  & ( (!\VGA|always0~15_combout  & ((!\VGA|always0~4_combout  & (\VGA|LessThan7~0_combout  & ((\VGA|always0~5_combout )))) # (\VGA|always0~4_combout  & (((\VGA|LessThan7~0_combout  & \VGA|always0~5_combout 
// )) # (\VGA|always0~22_combout ))))) ) ) # ( \VGA|always0~16_combout  & ( (!\VGA|always0~15_combout  & ((!\VGA|always0~4_combout ) # ((\VGA|LessThan7~0_combout  & ((\VGA|always0~5_combout )))))) # (\VGA|always0~15_combout  & ((!\VGA|always0~20_combout  & 
// (((!\VGA|LessThan7~0_combout ) # (!\VGA|always0~5_combout )))) # (\VGA|always0~20_combout  & (!\VGA|always0~4_combout )))) ) )

	.dataa(!\VGA|always0~4_combout ),
	.datab(!\VGA|LessThan7~0_combout ),
	.datac(!\VGA|always0~20_combout ),
	.datad(!\VGA|always0~15_combout ),
	.datae(!\VGA|always0~16_combout ),
	.dataf(!\VGA|always0~5_combout ),
	.datag(!\VGA|always0~22_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green~9 .extended_lut = "on";
defparam \VGA|green~9 .lut_mask = 64'h0500AAFA3700BBCA;
defparam \VGA|green~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFC03FFFFFFFE000174000007FFC07FC00007E40CFF3F02FE13FC3FC0FFC79E06206E01C0781FC7F87E030CE04047EFA3F0F1FEFE0E1FCE2EDC7FFA8001C70F77C3878032E6FFFFE0FE0E38FFFC38E079ADFFFFFCBFFE738FFFC71C7FC97FFFFF6F03F39C7F78618F0E9FFFFFF6FD62B0CF7F8639E057FFFFFF3FFFEF48FFF8639F0DFFFFFFEEFFFFFDEA3FC71C7FFFFFFFFEEFFFFFFF9E5870E0DFFFFFFF16FFFFFFFFF393C7DBFFFFFFE46FFFFFFFFFFC220CFFFFFFFE06FFFFFFFFFFFF327FFFFFFFE06FFFFFFFFFFFFFE3FFFFFFFA0CFFFFF2EFFFFFFEBFFFFFFF60CFF";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFC00FFFFFFFB7FFFFFF00CFFFF0001FFFFFFEFFFFFFE804FFFE0003FFFFFFFFFFFFFE00CFFFE0001FFFFFFFFFFFFFC00CFFFF0001FFFFFFFFFFFFF200DFFFF0000FFFFFFFFFFFFE800DFFFE0002FFFFFFFFFFFFE000DFFFF8005FFFFFFFFFFFFEE00DFFFF400FFFFFFFFFFFFFDFFF2FFFFFC2FFFBA7FFFFFFF7FFFFFFFFFC7FFE0CBFFFFFFF3FFFFFFFFFFFFFDBACFFFFFFC7FFFFFFFFFFFFFDF51FFFFFF8FFFFFFFFFFFFFFEE38FFFFFFFFFFFFFFFFFFFFFF2BCFFFFFF9FFFFFFFFFFFFFFF287FFFFFFBFFFFFFFFFFFFFFFE1FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFF2E3FFFFFFFFFFFFFFFFFFFFFEBFB7FFFFFFFFFFFFFFFFFFFFF6043FFFFFFFFFFFFFDFFFFFFCC015FFFFFFFFFFFFFFFFFFFFDC011FFFFFFFFFFFFFEFFFFFFE4028FF5FFFFFFFFFFEFFFFFFD505BFE0FFFFFFFFFFEFFFFFFD6A09FEEFFFFFFFFFFDFFFFFFF700FFE5FFFFFFFFFFBFFFFFFF748BFFAFFFFFFFFFFBFFFFFFF919BFFDFFFFFFFFFF9FFFFFFFE72FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBF7FFFFFF7FFFFFFFFFFFFFFE207FFFFFFEFFFFFFFFFFFFFFDF3EFFFFFFCBFFFFFFFFFFFFFFE60FFFFFFF1FFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFE679FFFFFFFDFFFFFFFFFFFFFC152FFFFFFFEBFFFFFFFFFFFFF527FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFE7FFFFFFF66FFFFFFFFFFFFFFF9FFFFFFE00FFFFFFFFFFFFFFFEFFFFFFC007FFFFFFFEFFFFFFDFFFFFFC000FFFFFFFD7FFFFFF7FFFFF8000FFFFFFF6FFFFFFFA1FFFF0001FFFFFF83FFFFFFFF7FFFF4001FFFFFB0BFFFFFFFF83FFF8003FFFFE3F9FFFFFFFF15BFFD00FFFFF30FE5FFFFFFF9F47FE01FF938F83FA7FFFFFFC00C7FC3B8A80FC0299FFFFFFE3FECDC8D0007FC00077FFFFFF7F7E2AF8005FFE0001DFFFFFFE80F38E1FFFFFC0000BBFFFFFE00739C7FFDEB80003A2FFFFFE007338E00000000FFEFDFFFFE00733383FD00";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "000FFF81FFFFE0072273FFFFF001FE01843FFE00646CF801F7E0178FE3D99CE00ECCC800000FC0F301F1F1CE00EC991FFF801F0E67F03859E00CC9A7C3FFE0F0C9C0FE00DE00CC946000FF878DA3F00006E01C934E0003F878D6E000002E01C934C0000F878D6C000001F019924E0001F878D6C000029F818924E0003F870D2E0006FFFFB9964E0007F070D260147FF3FF1A267007FF070DA7ECFFFF07E372478FFFC1F0CB2DFFFFFC0076667FFFE03F1CD3FFFFFFFC1E6763FFA00F803FFFFFFFF1FF8C721F800DFFFFFFFFFFFF0001873C002FFFFFFFFFFFFFFE03F0E1F07FFFFFFFFFFFFFFFFFC03C1FFFFFFFFFFFFFFFFFF007FE000FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y58_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N54
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ))) ) ) ) # ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ))) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h0C3F0C3F44447777;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N27
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( ((\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2])) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h0F000F005F555F55;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y62_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FE0001DFFFFFFFFFFFFFFFFFFFE854E5FFFFFFFFFFFFFFFFFFF8005FDFFFFFFFFFFFFFFFFFFFC801FFFFFFFFFFFFFFFFFFFFFF80C2BFFFFFFFFFFFFFFFFFFFEEC1DFFFFFFFFFFFFFFFFFFFFA9693FFFFFFFFFFFFFFFFFFFF818833FFFFFFFFFFFFFFFFFFFA00057FFFFFFFFFFFFFFFFFFFA101A7FFFFFFFFFFFFFFFFFFFD10103FFFFFFFFFFFFFFFFFFFD401FFFFFFFFFFFFFFFFFFFFFC002E907FFFFFFABFFFFFFFFFE2044E0B6FFFFF7C7FFFFFFFFD2092C001BFFFF01AFFFFFFEADE1BD71C1CFFF800ABFFFFFE64042FC04A0FFF0000FFFFFFE000202A2C778FFC0004FFFFFE8000148C6140B8800437FFFFFC008116AF9DE7380008FFFFFE00E0333F4404";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "A260001FFFFFC00000732002707300055FFFFF020004520130C980000DFFFFE00001C54042434BC0001FFFFE84000E25300BF8140103FFFFF840010104013E94C040D7FFFF400027F2800BEC0700F5FFFFF5A0042A0403F811200A2FFFFEE5806511600D8C37E37ABFFFFFFB163F8002E01E5608C3FFFFFF90F501C14F124071EE3FFFFFFFFF1980043802700783FFFFFFF7E4847E06910E11B97FFFFFFF3FD1A28BE0D0004D53FFFFFFBEC8C61B8F320719847FFFFFFF99C90064F060495245FFFFFFFF06800497122AA01B1FFFFFFDC00800E1E000187101FFFFFFCEB4428BDC244374CA7FFFFFFFF901E823FFAB398C07FFFFFF4F8000025EA6F1CAC07FFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFC383C001AF239FD855BFFFFFA8986C004BDAF74C718FFFFFF800C8000708523F8C207FFFFF808144002044419E8027FFFFF80094200220010A2000FFFFFF801B2E007A800302801FFFFFF802030B44000011E002FFFFFE80C0619048000594009FFFFFF0100BFE00200017000DFFFFFC0002F7F00B000E7C047FFFFFE623EAFF01203BBF682FFFFFFFBA0E7BE033005BFEBBFFFFFFF53FF77F02505DFFEB7FFFFFFFE7FF33F20BFBFFFFFFFFFFFFFDFFF07F21FFFFFFFFFFFFFFFFFFFEC7F107FFFFFFFFFFFFFFFFFFE13F09FFFFFFFFFFFFFFFFFFFFFFF18FFFFFFFFFFFFFFFFFFFFEFFB5FFFFFFFFFFFFFFFFFFFEE3F97FFFFFFFFFFFFFFFFFFFE13F3BF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF13FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE33FFFFFFFFFFFFFFFFFFFFFFE33FFFFFFFFFFFFFFFFFFFFFFE1BFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33FFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFEE7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y39_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFF7CFFFFFFFFFFFFFFFFFFFFFEBEEFFFFFFFFFFFFFFFFFFFFFB80F3FFFFFFFFFFFFFFFFFFFFC081BFFFFFFFFFFFFFFFFFFFE011F3FFFFFFFFFFFFFFFFFFFE80007FFFFFFFFFFFFFFFFFFFD0001BFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N36
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h303005F53F3F05F5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N48
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  = (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ))))

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N42
cyclonev_lcell_comb \VGA|green[3]~4 (
// Equation(s):
// \VGA|green[3]~4_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~3_combout  & (((\VGA|green~9_combout 
// )) # (\VGA|red[1]~2_combout ))) # (\VGA|red[1]~3_combout  & ((!\VGA|red[1]~2_combout ) # ((\VGA|always0~11_combout )))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~3_combout  & (!\VGA|red[1]~2_combout  & ((\VGA|green~9_combout )))) # (\VGA|red[1]~3_combout  & ((!\VGA|red[1]~2_combout ) # ((\VGA|always0~11_combout 
// )))) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~3_combout  & (((\VGA|green~9_combout )) # 
// (\VGA|red[1]~2_combout ))) # (\VGA|red[1]~3_combout  & (\VGA|red[1]~2_combout  & (\VGA|always0~11_combout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~3_combout  & (!\VGA|red[1]~2_combout  & ((\VGA|green~9_combout )))) # (\VGA|red[1]~3_combout  & (\VGA|red[1]~2_combout  & (\VGA|always0~11_combout ))) ) 
// ) )

	.dataa(!\VGA|red[1]~3_combout ),
	.datab(!\VGA|red[1]~2_combout ),
	.datac(!\VGA|always0~11_combout ),
	.datad(!\VGA|green~9_combout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[3]~4 .extended_lut = "off";
defparam \VGA|green[3]~4 .lut_mask = 64'h018923AB45CD67EF;
defparam \VGA|green[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "FFBFE7FFFFFFFFFFFFFF3FDFFFFFFFFFFFFFFE7FFFFFEFFDFFFEFFFFFFFFFFFFFFFFFFFFDFFFFFFFEFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFF9FFCFFFEFFFEFFFFFFFFFFFFFBFFCFFFFFFFDFFFFFFFFFFFFF7FFCFFFFFFFDFFFFFFFFFFFFD1FFCFFFFBFF3FFFFFFFFFFFFE000EFFFFC7AFFFE0FFFFFFFF40000FFFFFFFFFE005FFFFFFE00000FFFFFFFFFF000FFFFFFF00000FFFFFFFFFC0B5FFFFFFC00000FFFFFFFFFE045FFFFFFE00000FFFFFFFFFD075FFFFFFE00000FFFFFFFFFFE8FFFFFFFC00000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFD00000FFFFFFFFFFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "FFFFFD00000FF9EAFFFFFFFFFFFFFFD00000FEDFCFFFFFFFFFFFFFFD00000FD604FFFFFFFFFFFFFFD00000FCC017FFFFFFFFFFFFFF00000FDC017FFFFFFFFFFFFFC00000FE402FFFBFFFFFFFFFFE00000FE505FFFBFFFFFFFFFFC00000FCEA0BFFAFFFFFFFFFFE00000FF700DFE9FFFFFFFFFFC00000FF548FFFBFFFFFFFFFF800000FF85AFFFDFFFFFFFFFFE00000FFFDAFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFF000000FFFFFFFFFF927FFFFFF400000FFFFFFFFFF003FFFFFF600000FFFFFFFFFD003FFFFFFE80000FFFFFFFFFE0D9FFFFFFFE0000F";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFC045FFFFFFFD8000FFFFFFFFFE035FFFFFFFF4000FFFFFFFFFF623FFFFFFFFB000FFFFFFFFFFFFFFFFFFFFFE800FFFFFC3FFFFFFFFFFFFFFF800FFFFCFFBFFFFFFFFFFFFFFA00FFFF9FFDFFFFFFFF7FFFFFE80FFFFBFFDFFFFFFFE7FFFFFF00FFFF7FFEFFFFFFF1FFFFFFFE1FFFF7FFFFFFFFF97FFFFFFFF0FFFFFFFEFFFFF84FFFFFFFFE33FFFFFFDFFFF60027FFFFFFFDFFFFFFFBFFE87F00FFFFFFFFEFC7FFBC7FC88FFC02FFFFFFFF006BFFFD2600FFFD6BFFFFFFF000840D30007FFFFFBFFFFFFF00803500005FFFFFFEDFFFFFF17F03F01FFFFFFFFFFFFFFFFF1FF83E07FFFFFFFFFFF2FFFFF1FF83C0FFFFFFFFFFFFE5FFFF1FF83C3FC02FF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "FFFFFF821FFF1FF83C7C00000FFFFE007D2FF1FF878F0000001FFF801FD14B1FF0F0F00000003FF0FFF00801FF0F1E1FFF8000FE1FF007B81FF0F1C7FFFFE00FC7C001FF61FF0F187FFFFF807C600FFFFA1FE0E38FFFFFF807CE1FFFFFA1FE0E38FFFFFF807CE3FFFFFB0FE1E38FFFFFF807CE3FFFFCA07E0E38FFFFFF80FCE1FFFB400041E78FFFFFF00FCE1FE68000001C387FFFFF00FC6009000000038387FFFFC00FC73600000C0078787FFFE000FC1C000000FC1F8783FFA0007FC00000000FFFF07C1F8000000000000000FFFE07C0000000000000000001FC00FE00000000000000000000003FE000000000000000000007FFFFF00000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFE800000007FFFFFFC00007FFF40010FD0013FFFFC000381FFA0023FFFF801FFFF801FFF0FEC6DFFFA3FF01FFFE01FFCFCF5EFFFE8001F80FFFC07F803CD7FFFFD0000FC0FFFC07E001C4FFFFF580007C0FFFC0FC00097FFFFF161803E07FF81F80F13FFFFFFDFE4A7F0FFF81F81FEFFFFFFC9FFFF5F8FFF81F80EFFFFFFFEDFFFFFEA1FFC0FC007FFFFFFBDFFFFFFFD6380FE0BFFFFFFF7DFFFFFFFFF9483FCFFFFFFFFBDFFFFFFFFFFE99FFFFFFFFFF7DFFFFFFFFFFFFF9BFFFFFFFDFDFFFFFFFFFFFFF33FFFFFFFBFDFFFFEBBFFFFFFEDFFFFFFF9FDFF";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N36
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( 
// ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ))))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ))))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ))))) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h404C434F707C737F;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N57
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  
// & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h0A0A0A0A0AFF0AFF;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y60_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y50_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "FE033E3FFFFFFFFFFFFFFFFFFFC83E0FFFFFFFFFFFFFFFFFFFFF87EFFFFFFFFFFFFFFFFFFFFFA07F87FFFFFFFFFFFFFFFFFFFFC7AE3FFFFFFFFFFFFFFFFFFFE5D633FFFFFFFFFFFFFFFFFFFA9DEEFFFFFFFFFFFFFFFFFFFFE0F74FFFFFFFFFFFFFFFFFFFFE0FFF7FFFFFFFFFFFFFFFFFFFC1FECFFFFFFFFFFFFFFFFFFFFD0FF17FFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFD3F9F60DFFFFFFE5FFFFFFFFFD3F6F602FFFFFE5D7FFFFFFFFE3EF2C003BFFFCFF2FFFFFFF9EFE004FC18FFFBFFC7FFFFFF7DFC88800603FF3FFFDFFFFFF8002E78060B9FF3FFDBFFFFFF0000290506807DFFFFDFFFFFF801907E179E0847FFFE7FFFFF005F93C0C01E";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "3D3FFFEBFFFFF00FFF2CF0028738FFFEFFFFFF07FFF03A031906BFFFFBFFFFF87FFE47C0BCB036BFFFCFFFFF03FFE2250FE806FFFFFCFFFFF87FFE7E67FE813E7FFFFFFFFFC3FFDFC4FFF822EFFF197FFFE6BFFC680FFE05FFFFFDDFFFFFF3FF9F11DFF06FC09DE7FFFFFFE4F6E309FD0AF2ADECBBFFFFFFDDF5717FB0FF3F9F4B3FFFFFFA7E90B78BC7CD8F7E73FFFFFFB7ED9BBDBD58F1EF577FFFFFFB7F8967370FAFFF37FBFFFFFFFFE80615F0D5F8EEFBFFFFFFFBB9C9003F9D9FA6AEBFFFFFFF9FDD000769C5D0C7ECBFFFFFFFD0C8001E1DFFB6AEEFFFFFFFFF10C30B21DBB89363FFFFFFFDF204183C1694C85A7FFFFFFF9100000FE0DF0EB57EFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "FFECB088001D07D8027EE7FFFFFB8F9BC004DA20FBB8DFBFFFFF803DA00031A4FF1B3FF3FFFFF8011460021FFFF597FF7FFFFF400E900012FFFE6DBFEFFFFFF000336800BFFFCFDFFF7FFFFF800F68B5C1FFFEE6FFDFFFFFF803FAE7C45FFF843FFEFFFFFE01FFDFE007FFFB7FFFBFFFFFEC3FE2FF00DFFF287FFFFFFFFF41D9F7F00E7FC3E3FEFFFFFFF1DDFFBF00C3F63FE77FFFFFFF77FEFFE03F87FFFEB7FFFFFFFEFFEB7E27BE7FFFFFFFFFFFFFFFFF97E37FFFFFFFFFFFFFFFFFFFFCFE0EFFFFFFFFFFFFFFFFFFFE17E07FFFFFFFFFFFFFFFFFFFFFFF15FFFFFFFFFFFFFFFFFFFFF3EBDFFFFFFFFFFFFFFFFFFFEF7E77FFFFFFFFFFFFFFFFFFFF13F7FF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFEE7FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE77FFFFFFFFFFFFFFFFFFFFFFF43FFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEABFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFDD9FFFFFFFFFFFFFFFFFFFFFF1EE7FFFFFFFFFFFFFFFFFFFFF83CBFFFFFFFFFFFFFFFFFFFFA07FBFFFFFFFFFFFFFFFFFFFFC0EFFFFFFFFFFFFFFFFFFFFFF81EFBFFFFFFFFFFFFFFFFFFFF83FE7FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N18
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout )))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N15
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout )) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  
// & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h05050505FF05FF05;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N9
cyclonev_lcell_comb \VGA|green[4]~5 (
// Equation(s):
// \VGA|green[4]~5_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~2_combout  & (((\VGA|red[1]~3_combout 
// ) # (\VGA|green~0_combout )))) # (\VGA|red[1]~2_combout  & (((!\VGA|red[1]~3_combout )) # (\VGA|always0~11_combout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~2_combout  & (((\VGA|red[1]~3_combout ) # (\VGA|green~0_combout )))) # (\VGA|red[1]~2_combout  & (\VGA|always0~11_combout  & ((\VGA|red[1]~3_combout )))) 
// ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~2_combout  & (((\VGA|green~0_combout  & 
// !\VGA|red[1]~3_combout )))) # (\VGA|red[1]~2_combout  & (((!\VGA|red[1]~3_combout )) # (\VGA|always0~11_combout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~2_combout  & (((\VGA|green~0_combout  & !\VGA|red[1]~3_combout )))) # (\VGA|red[1]~2_combout  & (\VGA|always0~11_combout  & ((\VGA|red[1]~3_combout )))) 
// ) ) )

	.dataa(!\VGA|always0~11_combout ),
	.datab(!\VGA|green~0_combout ),
	.datac(!\VGA|red[1]~2_combout ),
	.datad(!\VGA|red[1]~3_combout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[4]~5 .extended_lut = "off";
defparam \VGA|green[4]~5 .lut_mask = 64'h30053F0530F53FF5;
defparam \VGA|green[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y55_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFF80000003FFFF80007FFEFFFFFEC00003FFFFFE003FFE3FFFFFFE00007FFFFFF00BA3FEFA3FFFE0001FFFFCFF065FFFF8001FFF0003FFF803F15FFFFD0000FFF0003FFE001F1FFFFFF80007FF0003FFC000DFFFFFFB7F803FF8007FF80013FFFFFEBFF8DFFF0007FF8004FFFFFFF7FFFF9870007FF8007FFFFFFC3FFFFFF30003FFC03FFFFFFFA3FFFFFFFE407FFE09FFFFFFFC3FFFFFFFFFD87FFD7FFFFFFF03FFFFFFFFFFF27FDFFFFFFFF03FFFFFFFFFFFFA7BFFFFFFFD03FFFFFFFFFFFFF83FFFFFFFE03FFFFF39FFFFFFFFFFFFFFF803FF";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFE017FFFFFFFFFFFFFF803FFFF0007FFFFFFFFFFFFFE803FFFF0003FFFFFFFFFFFFFD003FFFF0001FFFFFFFFFFFFFE003FFFE0000FFFFFFFFFFFFF8003FFFF0001FFFFFFFFFFFFF0003FFFE0003FFFFFFFFFFFFF0003FFFF8003FFFFFFFFFFFFD0003FFFF800FFFFFFFFFFFFFA0001FFFFE87FFFC1FFFFFFFFC0000FFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFCFFFFFFFFFE00000FFFFFFFFFDFBAFFFFFFE00000FFFFFFFFFDF3FFFFFFFE00000FFFFFFFFFEF47FFFFFFA00000FFFFFFFFFF75BFFFFFFE00000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFD00000FFFFFFFFFFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFD00000FFD19FFFFFFFFFFFFFFD00000FF3FE3FFFFFFFFFFFFFD00000FFE04DFFFFFFFFFFFFFD00000FCC011FFFFFFFFFFFFFF00000FEC017FFFFFFFFFFFFFE00000FD402FFFFFFFFFFFFFFC00000FE505FFFDFFFFFFFFFFC00000FFEA0DFE4FFFFFFFFFFE00000FF700DFF7FFFFFFFFFFE00000FF7483FF4FFFFFFFFFFE00000FFEDA7FFBFFFFFFFFFFA00000FFF67FFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFDEFFFFFFF400000FFFFFFFFFE7F9FFFFFFE00000FFFFFFFFFCFFCFFFFFFE80000FFFFFFFFFFF8EFFFFFFFE0000F";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFF3FFFFFFFFE8000FFFFFFFFFFF47FFFFFFFF4000FFFFFFFFFFDF7FFFFFFFFD000FFFFFFFFFFFFFFFFFFFFFE800FFFFF81FFFFFFFFFFFFFFF000FFFFE00FFFFFFFFFFFFFFFC00FFFFE003FFFFFFFF7FFFFFF80FFFFC003FFFFFFFDFFFFFFF40FFFF8001FFFFFFFDFFFFFFFBEFFFF8000FFFFFFC7FFFFFFFDFFFFF8001FFFFFD49FFFFFFFF77FFF8001FFFFB003FFFFFFFFB97FFC003FFF20000FFFFFFFFDFAFFF42FFEC700002FFFFFFFE00A7FFFE31FF00000BFFFFFFF000FC0E0FFF8000003FFFFFFF00003FFFFFA0000000FFFFFFF00003FFE000000000027FFFFF00003FF8000000000003FFFFF00003FF00000000000007FFFF00003FC000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "0000007CBFFF00003F800000000001FFF99FF00007F000000000007FFFDAB80000FF00000000000FFFF017F0000FE01FFF800001FFF0002F0000FE07FFFFE0003FC0000050000FE07FFFFF8003E00000030000FC0FFFFFF8003E00000030000FC0FFFFFF8003E00000020001FC0FFFFFF8003E000000C0000FC0FFFFFF8003E00003800001F80FFFFFF0003E00070000001FC07FFFFF0003E00E00000003FC07FFFFC0003F3800000C007F807FFFE00003E0000000FC1FF803FFA00000000000000FFFFF801F8000000000000000FFFFF80000000000000000000FFFFF00000000000000000000FFFFC00000000000000000000FF80000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N18
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ) ) ) ) # ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout )) ) ) ) # ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout )) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N0
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( ((\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2])) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h3030303030FF30FF;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y52_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFF8007FFFFFFFFFFFFFFFFFFFC78417FFFFFFFFFFFFFFFFFFFC78407FFFFFFFFFFFFFFFFFFFD78507FFFFFFFFFFFFFFFFFFF83889BFFFFFFFFFFFFFFFFFFF9850BBFFFFFFFFFFFFFFFFFFFD6410BFFFFFFFFFFFFFFFFFFFDF81B7FFFFFFFFFFFFFFFFFFFDF007FFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFCE016FFFFFFFFFFFFFFFFFFFFCA017BFFFFFFFFFFFFFFFFFFFEE01F803FFFFFFC3FFFFFFFFFEE0319FD5FFFFFBEBFFFFFFFFEE0423FFDFFFFD005FFFFFFF7E2000C03E7FFFA001FFFFFFF02020F0001FFFFC002BFFFFFF7FFD67800005FF80001FFFFFFFFFFDB08E701FE00000FFFFFE7FF9E89FC6418B00000FFFFFCFFC026BE3FFD";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "F040000BFFFFCFE000D3EFFDF4440004BFFFFFFC001679FF273C980003FFFFF78000BF3F812BE980003FFFFF780001D2E011F8900001FFFFE7C00100FC011F4000080FFFFE3C0007EF800BE00000517FFFF8600263F0007D80000287FFFFFA80742EC01FB81F43287FFFFFF21FC2F003FE07FB088FFFFFFFEFE60F4137717FF8883FFFFFFFFFA76027F73FFF8A97FFFFFFFFE6E43A3FF7FFF4A93FFFFFFFFEAE2067FCBFFFCA87FFFFFFFBCFBDE0F6CFFFF4A83FFFFFFBFB3AFF0F6CFFDF8243FFFFFFFDA27FF4FEC7F678147FFFFFFFF71FFF0EECFF0F0973FFFFFFDE8F3C0E3FC7FFE8403FFFFFFED4040767FCFFF7A403FFFFFFEF7FBFF17F74FDFC50BFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFB7603FFABFF17DFC90FFFFFFC73E27FFF575E2F7C90BFFFFFBFDAF7FF8D4C01CBB20FFFFFFFFEBB5FFFD4001D7800FFFFFFBFF01DFFC50000DF800FFFFFF7FFBC67FA40000FF800FFFFFF7FE077293C0003F8001FFFFFE7F803003BC0001EC001FFFFFFFF00BFEFFA000770005FFFFFE3E02AFFFF90009C000FFFFFFF3C1BD7FFF30011FC01FFFFFFFC43E7FFFE18017F904FFFFFFFC7FEF3FFE7B8BFFFCBFFFFFFFCFFF1FFDCFFFFFFFFFFFFFFFFFFFF2FFCD7FFFFFFFFFFFFFFFFFFF3FFE0FFFFFFFFFFFFFFFFFFFFEFFF8FFFFFFFFFFFFFFFFFFFFFBFE9FFFFFFFFFFFFFFFFFFFFFFE41FFFFFFFFFFFFFFFFFFFF17F7DFFFFFFFFFFFFFFFFFFFFEFFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFEC7FFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y56_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFEF3FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFF411FFFFFFFFFFFFFFFFFFFFFC78E7FFFFFFFFFFFFFFFFFFFF9F01FFFFFFFFFFFFFFFFFFFFF3E0E7FFFFFFFFFFFFFFFFFFFF7C003FFFFFFFFFFFFFFFFFFFE7C00FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N48
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout )) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout )) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h222205AF777705AF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N3
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout )) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  
// & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datab(gnd),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h05050505FF05FF05;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N30
cyclonev_lcell_comb \VGA|green[5]~6 (
// Equation(s):
// \VGA|green[5]~6_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~3_combout  & (((\VGA|red[1]~2_combout 
// ) # (\VGA|green~0_combout )))) # (\VGA|red[1]~3_combout  & (((!\VGA|red[1]~2_combout )) # (\VGA|always0~11_combout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~3_combout  & (((\VGA|green~0_combout  & !\VGA|red[1]~2_combout )))) # (\VGA|red[1]~3_combout  & (((!\VGA|red[1]~2_combout )) # (\VGA|always0~11_combout 
// ))) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~3_combout  & (((\VGA|red[1]~2_combout ) # 
// (\VGA|green~0_combout )))) # (\VGA|red[1]~3_combout  & (\VGA|always0~11_combout  & ((\VGA|red[1]~2_combout )))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~3_combout  & (((\VGA|green~0_combout  & !\VGA|red[1]~2_combout )))) # (\VGA|red[1]~3_combout  & (\VGA|always0~11_combout  & ((\VGA|red[1]~2_combout )))) 
// ) ) )

	.dataa(!\VGA|always0~11_combout ),
	.datab(!\VGA|green~0_combout ),
	.datac(!\VGA|red[1]~3_combout ),
	.datad(!\VGA|red[1]~2_combout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[5]~6 .extended_lut = "off";
defparam \VGA|green[5]~6 .lut_mask = 64'h300530F53F053FF5;
defparam \VGA|green[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y57_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "003FF000000030000000FFF00007FFC000000080000007FF0000FFFE00000000000000FFF0001FFFE00000000000001FFF0001FFFE00000000000007FFF0001FFFE0000000000000FFFF0000FFFE0000000000001FFFF0000FFFC0000000000000FFFF00003FF80000000000001FFFF00000FE00000000000003FFFF00000000008040000000FFFFF00000000000000000001FFFFF00000000020050000003FFFFF00000000020790000005FFFFF00000000010BE0000001FFFFF00000000004380000001FFFFF00000000000000000003FFFFF00000000000000000003FFFFF00000000000000000002FFFFF00000000000000000000FFFFF00000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "000000FFFFF001F8000000000000000FFFFF00FFF800000000000000FFFFF00E04800000000000000FFFFF01C01600000000000002FFFFF03C01400000000000003FFFFF03402C00000000000003FFFFF03505C00200000000003FFFFF00EA0E00000000000001FFFFF01F00800100000000001FFFFF00348C00800000000001FFFFF003DB800000000000001FFFFF0007E000000000000005FFFFF00000000000000000007FFFFF00000000000000000003FFFFF00000000000000000003FFFFF00000000000000000003FFFFF00000000001E00000003FFFFF00000000008040000005FFFFF000000000000000000007FFFF000000000003500000005FFFF0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "000000002079000000017FFF00000000010BE000000003FFF0000000000610000000002FFF00000000000000000000007FF00000000000000000000007FF00000FF8000000000000003FF00003FFC0000000000000017F00007FFE0000000100000003F00007FFE0000000400000001F00007FFE0000001800000000F00007FFE000001B400000000F00003FFC00003FFD000000007F0001FF80003FFFF400000003FE0007E000FFFFFFC0000000100E000003FFFFFFFF00000000000FC0FFFFFFFFFFFD000000000003FFFFFFFFFFFFF400000000003FFFFFFFFFFFFFD00000000003FFFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFFC000000003FFFFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFF800000003FFFFFFFFFFFFFFFFE80000007FFFFFFFFFFFFFFFFDC780000FFFFFFFFFFFFFFFFF01800000FFFE0007FFFFFFFF000300000FFF800001FFFFFC0000060000FFF8000007FFFE00000030000FFF0000007FFFE00000030000FFF0000007FFFE00000030001FFF0000007FFFE000000F0000FFF0000007FFFE00003FF0001FFF000000FFFFE0007FFF0001FFF800000FFFFE00FFFFF0003FFF800003FFFFF3FFFFFFC007FFF80001FFFFFFFFFFFFFFC1FFFFC005FFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y61_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFC001CFFFFFFFFFFFFFFFFFFFF06003FA3FFFFFFFFFFFFCFFF8C00018001FFFFFFFFFF803FEC000070000FFFFFFFFFE001FC00000380007FFFFFFFFC000F000000F7F803FFFFFFFF800180000007000FFFFFFFFFF80060000000F00001FFFFFFFF800C0000003F0000003FFFFFFC0300000001F000000007FFFFE0C00000003F0000000001FFFFD80000000FF000000000003FFF00000001FF0000000000003FE00000000FF00000000000003800000001FF00000380000000C00000007FF00";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N12
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h333355550F0F00FF;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N24
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( ((\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2])) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h0F000F005F555F55;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y55_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y59_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "FE07FFBFFFFFFFFFFFFFFFFFFFE07B1BFFFFFFFFFFFFFFFFFFFC07B03FFFFFFFFFFFFFFFFFFFC07A7BFFFFFFFFFFFFFFFFFFFC0770FFFFFFFFFFFFFFFFFFFFC02FEFFFFFFFFFFFFFFFFFFFFC03E7FFFFFFFFFFFFFFFFFFFFC07EAFFFFFFFFFFFFFFFFFFFFC0FF4FFFFFFFFFFFFFFFFFFFFC0FF1FFFFFFFFFFFFFFFFFFFFE1FEFFFFFFFFFFFFFFFFFFFFFE1FEFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE1FFE7FF3FFFFF007FFFFFFFFE1FED7FFF7FFFEFF9FFFFFFFFE1FBF3FFFDFFFDFFE7FFFFFF0000F07FFFF7FFBFFF3FFFFFF0000687FFFFFFF7FFFDFFFFFF000005FBF7FEFF7FFFEFFFFFF000600FF807F707FFFF7FFFFE003FCFFF0013";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "CFBFFFBFFFFFE01FFEB7C0007B9BFFFB3FFFFE03FFEE8000C6D167FFFDFFFFF07FFFC0007E14167FFFDFFFFF07FFF0001FE7076FFFFEFFFFF03FFEFE03FEE02FFFF7EFFFFF03FFE0007FF41FFFFFACFFFFF01FFCE40FFF837FFFFD77FFFFFC7F8FC03FF037E03CD77FFFFFF9E0BC0FFC07F9FCF777FFFFFF8003E0BEF86EFFE777FFFFFFF800461FDB8EDFFF756BFFFFFF801B73C5B8EBFFFB56BFFFFFF801AF5FDF9F7FFFB57BFFFFFF803FF3FF78F7FFFB57BFFFFFFC067FFFF78F7FEF7DBBFFFFFFC078FFFB70FFFDF7EBBFFFFFFC0F87FFF70F7FDE768BFFFFFFE07FFFF5C1F7FFDBBFBFFFFFFE0FFBFFDC0F3FFBDBFBFFFFFFC0FFFFFE80E9FE7DAF3FFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "FFF00F7FFFF406F03FD6F3FFFFFC007DBFFBA8E1DFFD6F7FFFFFC007F3FFFEA3FEE7CDF7FFFFF800673FFDE3FFEC7BFF7FFFFF80038FFFF8FFFFFF7FF7FFFFF800439FFC1FFFFFE7FEFFFFFF001F8FDE03FFFDFDFFEFFFFFF007FDFE003FFFFF3FFDFFFFFE00FF7FF005FFFB6FFFBFFFFFE01FDDFE006FFF5EFFF3FFFFFF83E7D7E00CFFEFF3FE7FFFFFF03FF7FE01F7F8FFCF9FFFFFFF0FFF77E01BC07FFF07FFFFFFFDFFFEFE037FFFFFFFFFFFFFFFFFFFAFE02FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFFFFFFFFFFE7F3BFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80F7FFFFFFFFFFFFFFFFFFFFE071FFFFFFFFFFFFFFFFFFFFFC0FEFFFFFFFFFFFFFFFFFFFFF81F0FFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF03FF3FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N3
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout )) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout )) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h03CF111103CFDDDD;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N12
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout )) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  
// & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ) ) )

	.dataa(gnd),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h00330033F0F3F0F3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N33
cyclonev_lcell_comb \VGA|green[6]~7 (
// Equation(s):
// \VGA|green[6]~7_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~2_combout  & (((\VGA|red[1]~3_combout 
// ) # (\VGA|green~0_combout )))) # (\VGA|red[1]~2_combout  & (((!\VGA|red[1]~3_combout )) # (\VGA|always0~11_combout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~2_combout  & (((\VGA|red[1]~3_combout ) # (\VGA|green~0_combout )))) # (\VGA|red[1]~2_combout  & (\VGA|always0~11_combout  & ((\VGA|red[1]~3_combout )))) 
// ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~2_combout  & (((\VGA|green~0_combout  & 
// !\VGA|red[1]~3_combout )))) # (\VGA|red[1]~2_combout  & (((!\VGA|red[1]~3_combout )) # (\VGA|always0~11_combout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & ( (!\VGA|red[1]~2_combout  & (((\VGA|green~0_combout  & !\VGA|red[1]~3_combout )))) # (\VGA|red[1]~2_combout  & (\VGA|always0~11_combout  & ((\VGA|red[1]~3_combout )))) 
// ) ) )

	.dataa(!\VGA|always0~11_combout ),
	.datab(!\VGA|green~0_combout ),
	.datac(!\VGA|red[1]~2_combout ),
	.datad(!\VGA|red[1]~3_combout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[6]~7 .extended_lut = "off";
defparam \VGA|green[6]~7 .lut_mask = 64'h30053F0530F53FF5;
defparam \VGA|green[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFC00FFFFFFFCFFFFFFF000FFFF8003FFFFFFF7FFFFFF000FFFF0001FFFFFFFFFFFFFE000FFFE0001FFFFFFFFFFFFFC000FFFE0001FFFFFFFFFFFFF8000FFFE0001FFFFFFFFFFFFF0000FFFF0001FFFFFFFFFFFFE0000FFFF0003FFFFFFFFFFFFE0000FFFFC007FFFFFFFFFFFFC0000FFFFF01FFFFFFFFFFFFF80000FFFFFFFFFF003FFFFFFF00000FFFFFFFFFE001FFFFFFE00000FFFFFFFFFC078FFFFFFC00000FFFFFFFFFC0FCFFFFFF800000FFFFFFFFFE079FFFFFFC00000FFFFFFFFFF807FFFFFFC00000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFE00000FFE07FFFFFFFFFFFFFFE00000FF0007FFFFFFFFFFFFFE00000FE1FB3FFFFFFFFFFFFFE00000FE3FE9FFFFFFFFFFFFFC00000FC3FE9FFFFFFFFFFFFFC00000FCBFD1FFFFFFFFFFFFFC00000FCAFA1FF1FFFFFFFFFFC00000FE15F1FF1FFFFFFFFFFC00000FE0FF3FF0FFFFFFFFFFC00000FF8B73FF1FFFFFFFFFFC00000FFC247FFFFFFFFFFFFFC00000FFF81FFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFE1FFFFFFF800000FFFFFFFFFF003FFFFFF800000FFFFFFFFFE001FFFFFFF00000FFFFFFFFFC078FFFFFFF80000F";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFC0FCFFFFFFFE0000FFFFFFFFFE079FFFFFFFF8000FFFFFFFFFF80FFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF800FFFFF007FFFFFFFFFFFFFFC00FFFFC003FFFFFFFFFFFFFFE00FFFF8001FFFFFFFEFFFFFFF80FFFF8001FFFFFFFBFFFFFFFC0FFFF8001FFFFFFE7FFFFFFFE0FFFF8001FFFFFE03FFFFFFFF0FFFFC003FFFFC000FFFFFFFF80FFFE007FFFC00003FFFFFFFC01FFF81FFF0000001FFFFFFFEFF1FFFFFC000000007FFFFFFFFFF03F000000000000FFFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000000FFFFFFFFFFC000000000000001FFFFFFFFFC0000000000000003FFFFFFFFC00000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "000000007FFFFFFFC000000000000000007FFFFFF800000000000000002007FFFF00000000000000000FE00FFFF0000000000000000FFFC0FFFF000000000000003FFFFF8FFFF00000000000001FFFFFFCFFFF00000000000001FFFFFFCFFFF00000000000001FFFFFFCFFFE00000000000001FFFFFF0FFFF00000000000001FFFFC00FFFE00000000000001FFF8000FFFE00000000000001FF00000FFFC00000000000000C0000003FF800000000000000000000003E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC05C000000000000300003FFFC7FFE00000000007FC003FFFF8FFFF0000000001FFE03FFFFF87FFF8000000003FFF0FFFFFF0807FC000000007FFE7FFFFFF0FFF00000000007FF9FFFFFFE0FFFFE000000007FF3FFFFFFC0FFFFFFC0000003FCFFFFFFFC0FFFFFFFF800001F3FFFFFFF80FFFFFFFFFE000027FFFFFFF00FFFFFFFFFFFC000FFFFFFFE00FFFFFFFFFFFFC01FFFFFFFE00FFFFFFFFFFFFFC7FFFFFFFC00FFFFFC7FFFFFFF3FFFFFFF800FF";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N42
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout )) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )))) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N6
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  
// & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h0C0C0C0C5D5D5D5D;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y67_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y57_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFF0000000FFFFFFDFFFFFFFFFFF90000003FFFFFFFFFFFFFFFFFFE07F801FFFFFFFFFFFFFFFFFF07FFF80FFFFFFFFFFFFFFFFFF57FFFEF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFF7FFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFF17FFFFFE3FFFFFFFFFFFFFFFF3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFF01FFFFC0FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFF1FFFFF03FFFFFFFFFFFFFFFFF07FFFE07FFFFFFFFFFFFFFFFF57FFFE07FFFFFFFFFFFFFFFFFD7FFFC0FFFFFFFFFFFFFFFFFF3FFFFC0FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFF77FFF80FFFFFFFFFFFFFFFFFF77FFF81FFFFFFFFFFFFFFFFFFF7FFF81FFFFFFFFFFFFFFFFFF77FFF81FFF8FFFFFFFFFFFFFFFFFFF81FFFBFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFE0FEFFFFFFFFFFFFFFFF07FFFF07FFFFFFFFFFFFFFFFF5FFFFFDFFFF7FFFFFFFFFFFFFDFFFFFFFFFEFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFF7FFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N54
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout )) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h00275527AA27FF27;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y59_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N30
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h0F0F00005F5F5555;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N45
cyclonev_lcell_comb \VGA|green[7]~8 (
// Equation(s):
// \VGA|green[7]~8_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  & ( (!\VGA|red[1]~3_combout  & (((\VGA|green~9_combout 
// )) # (\VGA|red[1]~2_combout ))) # (\VGA|red[1]~3_combout  & ((!\VGA|red[1]~2_combout ) # ((\VGA|always0~11_combout )))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  & ( (!\VGA|red[1]~3_combout  & (!\VGA|red[1]~2_combout  & (\VGA|green~9_combout ))) # (\VGA|red[1]~3_combout  & ((!\VGA|red[1]~2_combout ) # ((\VGA|always0~11_combout )))) 
// ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  & ( (!\VGA|red[1]~3_combout  & (((\VGA|green~9_combout )) # 
// (\VGA|red[1]~2_combout ))) # (\VGA|red[1]~3_combout  & (\VGA|red[1]~2_combout  & ((\VGA|always0~11_combout )))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  & ( (!\VGA|red[1]~3_combout  & (!\VGA|red[1]~2_combout  & (\VGA|green~9_combout ))) # (\VGA|red[1]~3_combout  & (\VGA|red[1]~2_combout  & ((\VGA|always0~11_combout )))) ) 
// ) )

	.dataa(!\VGA|red[1]~3_combout ),
	.datab(!\VGA|red[1]~2_combout ),
	.datac(!\VGA|green~9_combout ),
	.datad(!\VGA|always0~11_combout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[7]~8 .extended_lut = "off";
defparam \VGA|green[7]~8 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \VGA|green[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y51_N2
dffeas \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y48_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FAE34C7FFFFFFFFFFFFFFFFFFF9B4C67FFFFFFFFFFFFFFFFFFFF2C39DFFFFFFFFFFFFFFFFFFF188C07FFFFFFFFFFFFFFFFFFF5726F6FFFFFFFFFFFFFFFFFFF662189FFFFFFFFFFFFFFFFFFFDD5EDDFFFFFFFFFFFFFFFFFFFF5C8BBFFFFFFFFFFFFFFFFFFF4180CFFFFFFFFFFFFFFFFFFFF6D11F7FFFFFFFFFFFFFFFFFFF90B9B067FFBFF8EFFFFFFFFFFAC71BB9B7FFFFE8DAFFFFFFDF88E5294555FFFD8DCFFFFFFFD35793498E5FFFF2057FFFFFFF2F97123948DFEF715B7FFFFDDF303F29F8A6FF26B197FFFF8B22C90405C6FFE0FE35FFFFFF25719E5C70A47DFBF6EFFFFF116ABB5FA89C8C1BFFBBFDFFF8530F174949E61FFFFE4DFFFF4662142CB944A";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0BFDF77F7FFF2380544D83653C8CFBF0AFFFFC3D4048CEE792CCE3FFF67FFF38BD00881292748EFFDFDFFFF58901AC4F60D9CA53FAFF3FFFE1A002D019545FB03FF377FFF0BA61738B6C13183DBFCE3FFF97B71B5670EC3C189AE6F3FFFC8A4A743E187BC341AF513FFFFF2E598BB658CDDF468CF9FFFEF365F0EB479717DBBB6CAFFFFFC482698798067F539098FFFFFBE058E7DE4A5D572FC51FFFFEF691144EF2AE4F9F3F9BFFFFFF79D7C3CA54F9BC805FDFFFFFEFB0AF869D15B7F67135FFFFFEA1228EF09C90AB61E27FFFFFF944E01AFA6ABC5642A8FFFFFF1AD80DCFFD0A4E3E650FFFFF63887986A29A565FA4E9FFFFF634C23DF184F3B5BC9B9FFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFA5A82F61C9D3519D9030FFFFE1E9DB7E83591708F48D3FFFFEE00AE881636A5087C7F0FFFFC5C7F8001A099FA62C9D9FFFFECFDBCFC69FBFA090DFD9FFFFF0DDE03C12A77D6187FE5FFFFECFEC0A14517BFA17FDC9FFFFCFF9130864B7FF0DDFB4FFFFE9DD0A8799DD6DD3ABFF5FFFFFD923743F9613F6EB7C2FFFFFFBE907C34B9EFF0C85EBBFFFFFF28326B018C79BCC5B83FFFFFDF3FFBDF923D45FF2A2DFFFFFEC57F0F9C26B43BF937FFFFFF8C9FC936D2C7A3FFA0FFDFFF7F77FDCB7D57FFFFFFFFFFFFFFFFFFCF3F6A9FFFFF7DFFFFFFFFFF7FB74CDFFFFFFFFFFFFFFFFFFEA774E3FFFFFFFFFFFFFFFFFFFF672A17FFFFFFFFFFFFFFFFFFD43C8EF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFF57FEFFFFFFFFFFFFFFFFFFFFDBFF9FFFFFFFFFFFFFFFFFFFFDE7F7FFFFFFFFFFFFFFFFFFFFE8BFFFFFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFEF6BFFFFFFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFFFFFFFFFFFDE9EFFFFFFFFFFFFFFFFFFFFFDEE3FFFFFFFFFFFFFFFFFFFFFFE73FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF2BFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE7FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF13FFFFFFFFFFFFFFFFFFFFFDC0BFFFFFFFFFFFFFFFFFFFFFF96FFFFFFFFFFFFFFFFFFFFFFBF5BFFFFFFFFFFFFFFFFFFFFFCC03FFFFFFFFFFFFFFFFFFFFFAC3FFFFFFFFFFFFFFFFFFFFFF1EA3FFFFFFFFFFFFFFFFFFFF00F97FFFFFFFFFFFFFFFFFFF75D96FFFFFFFFFFFFFFFFFFFFE5AF8FFFFFFFFFFFFFFFFFFFFEF9DFDFFFFFFFFFFFFFFFFFFF629229FFFFFFFFFFFFFFFFFFF2FEC4BFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X23_Y51_N35
dffeas \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y63_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y51_N6
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h550F3300550F33FF;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X23_Y51_N29
dffeas \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y51_N30
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  = ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datad(gnd),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h33330A0A33330000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y51_N23
dffeas \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y51_N14
dffeas \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y41_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/TicTacToe.ram0_sram_f63ae35d.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X23_Y51_N38
dffeas \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/TicTacToe.ram0_sram_f63ae35d.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000434A500020407E22E81902D7742163B1B21D6743CDF2676F7DD1CD5E1D2062546343992CFD0AE30A24B2061C6CDEB7F453365FF18B821453623AFDB30AE87663457998BE021BEF19D14025F985FD3103D9BDA5AC604001D903552BE13B85F2C5A400802BE3781F0B0C58E2AE67800200E22250583A61817632C012005B0E197923065F0F7311410313210201D389294D0430100C31F4000101E5141297B10000020F3000000C46DD981438000004CC000000000639AFA840000122B00010200048284A00000021290000020810085800000009001000043FC000049C200000153800";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/TicTacToe.ram0_sram_f63ae35d.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y66_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/TicTacToe.ram0_sram_f63ae35d.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y49_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/TicTacToe.ram0_sram_f63ae35d.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00408C030010EC00000240600082C080000002C800003A1A000320EE4400100000040042200095171100000000000500830000F8310000100000001E4CB00093857000000000000B10100000E9410020000000003A0070001A1C5800000000001802B70001AB2C000000000000CF6DB0000300A04F080000000FE57B000008C004D260000002CFFFC0000002000ADC00000035FFFC0000080006FEC0000005EFFFC0000010001EED8000000AFFFF0000000007A97800000A3FFFF00000000012FF80000099FFFF00000000012F880000067FFFF00000000011020000001FFFFF00000000000000000000DFFFF00004080000000000000DFFFF02051890000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "000001FFFFF08FC3040000000000003DFFFF00211C00000000000003FFFFF03654C00000000000001BFFFF01000F80000000000000BFFFF05002020000000000000FFFFF0A4809014000000000037FFFF0C000485000000000003FFFFF03C21102300000000007DFFFF00E60020900000000002EFFFF0210932530000000000DAFFFF0243E740200000000005AFFFF0017181400000000000A7FFFF008D3062600000000001FFFFF000000000000000000353FFFF00000000008100000013FD7FF0000000000CE8000003AFFFFF0000000004CEF0000017BBFFF000000000EE9200000055FFFF000000000352F00000057DEFF000000001FE790000001AFFFF0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0000000106F70000000E2FFF0001000080B35000000043DFF000080002078900000001EDFF00010E4201F640000000132FE000004EA00200000000083E7F0000A7A7000800020000009A400003BE6000E0009E00000A3D0001500640008007D000042F20002D022D00000068000000D220035001E001010701000009C008350361213D9360080000439820533A0100D4CA00000001B9320B8360271E3D9C04000015C9B059C81D19CD461A000000A9BE292468FA09F63A7000000DBC6F3C2FC98A4EF022E0000895F75EF2AC635547FF1E000001CE23DF883139EABFBD1B01800DBC1E69820234C41FE0D0000017E94AEF8041980900033C00017EDEA58C03E9";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "03D038948E8A97F7A1A4403D5F9855B3FDA3017F3E7C3F88F2B5883B1561ED17F67B11279C6F7718F8F6C5517EE8F8ED3065EAFE59B70BDB16E5FED5825180471E39920F873D5DFD8E52DC8DDBC84AC2FB1490461963D2DE4F00EFFF80F13C55A9E3D35A4ACAA9FFFB743559D02786FD8C76099FFDEE70EDBF89A3AE67A37A530800958793599A87310407D3FEBB9958FC2AC3E04D7F0A3A3024C4FF362EDCF9CD76661B8910C7BFF71D25EB20DABABFBE6C8003FF458F2856F9A7EA4A134FFFFFFE9D3BDAE078718BAAABFFFFFFD8B5F3EBCF4C5CDAEFFFFFFFFE00DC3073860ABE4CBFFFFFFFFF01CA042738860BFFFFBFFFF38F7B9A6753D83FFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X23_Y51_N12
cyclonev_lcell_comb \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( 
// (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout )) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ))) ) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( 
// (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ) ) ) ) # ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout )) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ))) ) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ) ) ) )

	.dataa(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datac(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datad(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datae(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h00552727AAFF2727;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y51_N36
cyclonev_lcell_comb \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  = ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout )) ) ) ) # ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  ) ) # ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout )) ) ) )

	.dataa(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datad(gnd),
	.datae(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h00000808FFFF0808;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y53_N48
cyclonev_lcell_comb \VGA|blue~0 (
// Equation(s):
// \VGA|blue~0_combout  = ( \VGA|always0~4_combout  & ( \VGA|always0~5_combout  & ( (!\VGA|LessThan7~0_combout  & (\VGA|always0~16_combout  & ((!\VGA|always0~20_combout ) # (!\VGA|always0~15_combout )))) # (\VGA|LessThan7~0_combout  & 
// (((!\VGA|always0~20_combout  & \VGA|always0~15_combout )))) ) ) ) # ( !\VGA|always0~4_combout  & ( \VGA|always0~5_combout  & ( (!\VGA|always0~20_combout  & (\VGA|LessThan7~0_combout  & \VGA|always0~15_combout )) ) ) ) # ( \VGA|always0~4_combout  & ( 
// !\VGA|always0~5_combout  & ( (\VGA|always0~16_combout  & ((!\VGA|always0~20_combout ) # (!\VGA|always0~15_combout ))) ) ) )

	.dataa(!\VGA|always0~16_combout ),
	.datab(!\VGA|always0~20_combout ),
	.datac(!\VGA|LessThan7~0_combout ),
	.datad(!\VGA|always0~15_combout ),
	.datae(!\VGA|always0~4_combout ),
	.dataf(!\VGA|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue~0 .extended_lut = "off";
defparam \VGA|blue~0 .lut_mask = 64'h00005544000C504C;
defparam \VGA|blue~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y51_N54
cyclonev_lcell_comb \VGA|blue[0]~1 (
// Equation(s):
// \VGA|blue[0]~1_combout  = ( \VGA|blue~0_combout  & ( \VGA|always0~11_combout  & ( (!\VGA|red[1]~3_combout  & ((!\VGA|red[1]~2_combout ) # ((\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout )))) # (\VGA|red[1]~3_combout  & 
// (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout )) # (\VGA|red[1]~2_combout ))) ) ) ) # ( !\VGA|blue~0_combout  & ( \VGA|always0~11_combout  & ( (!\VGA|red[1]~3_combout  & (\VGA|red[1]~2_combout  & 
// ((\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout )))) # (\VGA|red[1]~3_combout  & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout )) # (\VGA|red[1]~2_combout ))) ) ) ) # ( 
// \VGA|blue~0_combout  & ( !\VGA|always0~11_combout  & ( (!\VGA|red[1]~3_combout  & ((!\VGA|red[1]~2_combout ) # ((\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout )))) # (\VGA|red[1]~3_combout  & (!\VGA|red[1]~2_combout  & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ))) ) ) ) # ( !\VGA|blue~0_combout  & ( !\VGA|always0~11_combout  & ( (!\VGA|red[1]~3_combout  & (\VGA|red[1]~2_combout  & 
// ((\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout )))) # (\VGA|red[1]~3_combout  & (!\VGA|red[1]~2_combout  & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\VGA|red[1]~3_combout ),
	.datab(!\VGA|red[1]~2_combout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.datad(!\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.datae(!\VGA|blue~0_combout ),
	.dataf(!\VGA|always0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~1 .extended_lut = "off";
defparam \VGA|blue[0]~1 .lut_mask = 64'h04268CAE15379DBF;
defparam \VGA|blue[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y53_N42
cyclonev_lcell_comb \VGA|blue[1]~2 (
// Equation(s):
// \VGA|blue[1]~2_combout  = ( \VGA|always0~4_combout  & ( \VGA|always0~5_combout  & ( (!\VGA|LessThan7~0_combout  & (\VGA|always0~16_combout  & ((!\VGA|always0~20_combout ) # (!\VGA|always0~15_combout )))) # (\VGA|LessThan7~0_combout  & 
// (((!\VGA|always0~20_combout  & \VGA|always0~15_combout )))) ) ) ) # ( \VGA|always0~4_combout  & ( !\VGA|always0~5_combout  & ( (\VGA|always0~16_combout  & ((!\VGA|always0~20_combout ) # (!\VGA|always0~15_combout ))) ) ) )

	.dataa(!\VGA|always0~16_combout ),
	.datab(!\VGA|always0~20_combout ),
	.datac(!\VGA|LessThan7~0_combout ),
	.datad(!\VGA|always0~15_combout ),
	.datae(!\VGA|always0~4_combout ),
	.dataf(!\VGA|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~2 .extended_lut = "off";
defparam \VGA|blue[1]~2 .lut_mask = 64'h000055440000504C;
defparam \VGA|blue[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y53_N57
cyclonev_lcell_comb \VGA|blue[1]~3 (
// Equation(s):
// \VGA|blue[1]~3_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1])) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~3 .extended_lut = "off";
defparam \VGA|blue[1]~3 .lut_mask = 64'h0000000020202020;
defparam \VGA|blue[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y65_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB7FFFFFFFFFFFFFFFFFFFFFFEBBFFFFFFFFFFFFFFFFFFFFFFC7BFFFFFFFFFFFFFFFFFFFFFDC77FFFFFFFFFFFFFFFFFFFFF44A3FFFFFFFFFFFFFFFFFFFFFC91FFFFFFFFFFFFFFFFFFFFFFBECFFFFFFFFFFFFFFFFFFFFFEF437FFFFFFFFFFFFFFFFFFFF53A83FFFFFFFFFFFFFFFFFFFD3785BFFFFFFFFFFFFFFFFFFFB50729FFFFFFFFFFFFFFFFFFFC3E6CDFFFFFFFFFFFFFFFFFFFE0643DFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y54_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "F81D7EBFFFFFFFFFFFFFFFFFFF9A36D2FFFFFFFFFFFFFFFFFFF076888FFFFFFFFFFFFFFFFFFFC1B638FFFFFFFFFFFFFFFFFFFD8ECE9FFFFFFFFFFFFFFFFFFFDCC7EBFFFFFFFFFFFFFFFFFFF30C753FFFFFFFFFFFFFFFFFFF99F7B3FFFFFFFFFFFFFFFFFFF165D24FFFFFFFFFFFFFFFFFFF8A9FAFFFFFFFFFFFFFFFFFFFF271E999FFFFFFFD7FFFFFFFFF3D6C968FFFFFFFE3FFFFFFFFF0CDB255B5FFFFE1B7FFFFFFFF8C210D5BC7FFFA8FAFFFFFFFFAA675669D5FFF6C07FFFFFFF9D608B38D036FA9F40DFFFFFF06B6DC951746FE7205F7FFFFDA8A8BCC2F77DFF204357FFFFDD9EFAF23ED81A24004FDFFFF9DE21378BE9BD52700045FFFFBC0698F945080";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "9DF208CBFFFFAB76A920688B0646040DD7FFFF50272A536AF75FFC0016FFFFB1F774FEF30BF167400417FFFB9BFF30C6A153768405137FFF7D5FF6ECF83967CA4014CBFFFAF5DDE07F9F4C13FDE0165FFF55FFF83A6DE9B5B7573EE3FFFEAC4ED1583CB28D9C7CB89FFFFF9F71443B89F9AFBA313FFFFFBFC73D6DFB0E3E74E9855FFFFFD9619DA7BFCD13E9E49BFFFFFC6ABAC173C98A606691BFFFFFC026B8EAFBDB79BFB427FFFFFC74648FF1A0D495AEBC4FFFFFC64D154C37A5DB03467CFFFFFCD18CF38774BA714F596FFFFFB72E0818AE2213322B47FFFFFEF0AE5EAF244780026E3FFFFFC3C5367738BA00112B17FFFFFDAF7FD272E12F9A2EFB5FFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "FFE9062CCCDDF7392E12D9FFFFF6B46B9BE77B6F9A8F6DDFFFFB0D67286FDCEB6268287BFFFF8A105F93940854F32807AFFFFB303FC83F08C489BA921FFFFFB306273FF0FC0C460D273FFFFF21D2D51EB0800D288267FFFF883BCDF65680001560CC5FFFFA231DA2560B12712F0857FFFF8D5DCAFB5FCD0845F789FFFFFE2820AFFDC380E536965FFFFFE8D2267AFD62F6E8F4A7FFFFFCBDFD7F5AA16DA7F0D77FFFFFE6FFCC3C14F85FFFE49FFFFFFCBFEEABCD1B857FFFFBFDFFF7FFFFF03F62B7FFFFFFFFFFFFFF7FFF8BE6D3FDFFFFFFDFFFFFFFFFFF76D1FFFFFFFFFFFFFFFFFFFECF9987FFFFFFFFFFFFFFFFFFE07F07FFFFFFFFFFFFFFFFFFFFB7E3DF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFEFEC7FFFFFFFFFFFFFFFFFFFF5BFEFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFD7FDF7FFFFFFFFFFFFFFFFFFFF73FFFFFFFFFFFFFFFFFFFFFFD13FFFFFFFFFFFFFFFFFFFFFFCCBFFFFFFFFFFFFFFFFFFFFFFD2BFFFFFFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE33FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X23_Y53_N24
cyclonev_lcell_comb \VGA|blue[1]~42 (
// Equation(s):
// \VGA|blue[1]~42_combout  = ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout )))) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout )))))) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datag(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~42 .extended_lut = "on";
defparam \VGA|blue[1]~42 .lut_mask = 64'h1B000A001B005F00;
defparam \VGA|blue[1]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y53_N12
cyclonev_lcell_comb \VGA|blue[1]~5 (
// Equation(s):
// \VGA|blue[1]~5_combout  = ( \VGA|blue[1]~3_combout  & ( \VGA|blue[1]~42_combout  & ( ((\VGA|blue[1]~4_combout  & ((!\SW[1]~input_o ) # (\SW[0]~input_o )))) # (\VGA|blue[1]~2_combout ) ) ) ) # ( !\VGA|blue[1]~3_combout  & ( \VGA|blue[1]~42_combout  & ( 
// ((\VGA|blue[1]~4_combout  & ((!\SW[1]~input_o ) # (\SW[0]~input_o )))) # (\VGA|blue[1]~2_combout ) ) ) ) # ( \VGA|blue[1]~3_combout  & ( !\VGA|blue[1]~42_combout  & ( ((\VGA|blue[1]~4_combout  & ((!\SW[1]~input_o ) # (\SW[0]~input_o )))) # 
// (\VGA|blue[1]~2_combout ) ) ) ) # ( !\VGA|blue[1]~3_combout  & ( !\VGA|blue[1]~42_combout  & ( ((\VGA|blue[1]~4_combout  & (!\SW[1]~input_o  $ (\SW[0]~input_o )))) # (\VGA|blue[1]~2_combout ) ) ) )

	.dataa(!\VGA|blue[1]~4_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\VGA|blue[1]~2_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\VGA|blue[1]~3_combout ),
	.dataf(!\VGA|blue[1]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~5 .extended_lut = "off";
defparam \VGA|blue[1]~5 .lut_mask = 64'h4F1F4F5F4F5F4F5F;
defparam \VGA|blue[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y53_N54
cyclonev_lcell_comb \VGA|blue[2]~6 (
// Equation(s):
// \VGA|blue[2]~6_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~6 .extended_lut = "off";
defparam \VGA|blue[2]~6 .lut_mask = 64'h0000000000A000A0;
defparam \VGA|blue[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y53_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y50_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEEBFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFF263FFFFFFFFFFFFFFFFFFFFFD607FFFFFFFFFFFFFFFFFFFF8F03FFFFFFFFFFFFFFFFFFFFFB3D07FFFFFFFFFFFFFFFFFFFF16183FFFFFFFFFFFFFFFFFFFCDE9FFFFFFFFFFFFFFFFFFFFFFBC26FFFFFFFFFFFFFFFFFFFFE56191FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FE6F1CDFFFFFFFFFFFFFFFFFFFD4C229FFFFFFFFFFFFFFFFFFFF21FEBFFFFFFFFFFFFFFFFFFFC914C5FFFFFFFFFFFFFFFFFFFF19E8BFFFFFFFFFFFFFFFFFFFD9451FFFFFFFFFFFFFFFFFFFFED06D7FFFFFFFFFFFFFFFFFFFB9088BFFFFFFFFFFFFFFFFFFFB8A1A3FFFFFFFFFFFFFFFFFFF8121C3FFFFFFFFFFFFFFFFFFFFBA9F7FFFFFFFFE7FFFFFFFFFC176EE8FFFFFFFFFFFFFFFFFFD6A3F9E0AFFFFFD7FFFFFFFFFFE97995307FFFC053FFFFFFFFD4E6CCFDABFFFDD9D7FFFFFF934D2C363A07FF318EBFFFFFEC7858961C7EAFF03823FFFFFEDFAE0862A9B7FFB181DFFFFFF91807DC5CACFD1500013FFFFD1ED2A62E79D075200093FFFFAD0667A20FB6D";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "BDB000E1FFFFB334461278DBF5ED00069FFFFE13C0003FCB9763780008FFFFFB3801B7CCF31F0F8005EFFFFCBA80B45A5889A6180005FFFFEF400C570E09C8F68018D7FFFC3E21E2C0809CAC1740227FFFEA000BB352093315A701FFFFFE4140E8DD00931C26BD093FFFFFC7E15E6A05378B33CA9FFFFFFFBDE3C2EAB7DA6A865EBFFFFFF62A474A4CAE720815F1FFFFFFAA02660DEEE550FF519FFFFFFF79F61C35CEFFA1D96DFFFFFFD7BE98E10E45B563805FFFFFFDF10A9F114F7CDE1B47FFFFFF66627C032C08E0BB737FFFFFFEE2BC5D1ADE017AFB31FFFFFF943E3BFE63163406147FFFFFF946BC415D8091C02C89FFFFFE3EF28E77E79553CF0B7FFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFDFBCA6FA081F3BD1403FFFFFE8E0CC7F16B82524DA17FFFFF20B9D57FF90302558837FFFFFE948CEDF366C02C3DC3BFFFFDE037EF3FEF809DDF5A1FFFFFCA048F13AF500FC15EA2FFFFF8B5A11F721B801C943B4FFFFFCD3DF02D3E680047831CFFFFFD327E9968EE005A3531BFFFFFCB030DF8FD86FA850B71FFFFFE148EC3F66ADFACC07BBFFFFFCC4680BAEB47BA3F9987FFFFFE93FE6BC1A1B62FFD35FFFFFFDC7FEF7E91F44BFFFB3FFFFFFFD7FF0FE27BFFBFFFFFFFFFFFFFFFFCFFD4FFFFFFFFFFFFFFFFFFFF670F37FFFFFFFFFFFFFFFFFFFEFB707FFFFFFFFFFFFFFFFFFF6FA3AFFFFFFFFFFFFFFFFFFFFD7C0EFFFFFFFFFFFFFFFFFFFF7BF87F";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFE3F7FFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFE87FFFFFFFFFFFFFFFFFFFFFFE6BFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFE83FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFED7FFFFFFFFFFFFFFFFFFFFFFE0BFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y53_N42
cyclonev_lcell_comb \VGA|blue[2]~38 (
// Equation(s):
// \VGA|blue[2]~38_combout  = ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout )))))) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout )))))) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datag(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~38 .extended_lut = "on";
defparam \VGA|blue[2]~38 .lut_mask = 64'h0808084C4C4C084C;
defparam \VGA|blue[2]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y53_N15
cyclonev_lcell_comb \VGA|blue[2]~7 (
// Equation(s):
// \VGA|blue[2]~7_combout  = ( \VGA|blue[2]~6_combout  & ( \VGA|blue[2]~38_combout  & ( ((\VGA|blue[1]~4_combout  & ((!\SW[1]~input_o ) # (\SW[0]~input_o )))) # (\VGA|blue[1]~2_combout ) ) ) ) # ( !\VGA|blue[2]~6_combout  & ( \VGA|blue[2]~38_combout  & ( 
// ((\VGA|blue[1]~4_combout  & ((!\SW[1]~input_o ) # (\SW[0]~input_o )))) # (\VGA|blue[1]~2_combout ) ) ) ) # ( \VGA|blue[2]~6_combout  & ( !\VGA|blue[2]~38_combout  & ( ((\VGA|blue[1]~4_combout  & ((!\SW[1]~input_o ) # (\SW[0]~input_o )))) # 
// (\VGA|blue[1]~2_combout ) ) ) ) # ( !\VGA|blue[2]~6_combout  & ( !\VGA|blue[2]~38_combout  & ( ((\VGA|blue[1]~4_combout  & (!\SW[1]~input_o  $ (\SW[0]~input_o )))) # (\VGA|blue[1]~2_combout ) ) ) )

	.dataa(!\VGA|blue[1]~4_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\VGA|blue[1]~2_combout ),
	.datae(!\VGA|blue[2]~6_combout ),
	.dataf(!\VGA|blue[2]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~7 .extended_lut = "off";
defparam \VGA|blue[2]~7 .lut_mask = 64'h41FF45FF45FF45FF;
defparam \VGA|blue[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y53_N39
cyclonev_lcell_comb \VGA|always0~21 (
// Equation(s):
// \VGA|always0~21_combout  = ( \VGA|always0~5_combout  & ( (!\VGA|always0~15_combout  & \VGA|LessThan7~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|always0~15_combout ),
	.datac(gnd),
	.datad(!\VGA|LessThan7~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~21 .extended_lut = "off";
defparam \VGA|always0~21 .lut_mask = 64'h0000000000CC00CC;
defparam \VGA|always0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y53_N33
cyclonev_lcell_comb \VGA|blue[3]~9 (
// Equation(s):
// \VGA|blue[3]~9_combout  = ( \VGA|always0~22_combout  & ( \VGA|always0~4_combout  & ( (\VGA|always0~15_combout  & !\VGA|always0~20_combout ) ) ) ) # ( \VGA|always0~22_combout  & ( !\VGA|always0~4_combout  & ( (!\VGA|always0~16_combout  & 
// (\VGA|always0~15_combout  & !\VGA|always0~20_combout )) ) ) )

	.dataa(!\VGA|always0~16_combout ),
	.datab(!\VGA|always0~15_combout ),
	.datac(!\VGA|always0~20_combout ),
	.datad(gnd),
	.datae(!\VGA|always0~22_combout ),
	.dataf(!\VGA|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[3]~9 .extended_lut = "off";
defparam \VGA|blue[3]~9 .lut_mask = 64'h0000202000003030;
defparam \VGA|blue[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFFFFFFFFFFFD1CFFFFFFFFFFFFFFFFFFFFFE102BFFFFFFFFFFFFFFFFFFFFB4CEBFFFFFFFFFFFFFFFFFFFFFAC9BFFFFFFFFFFFFFFFFFFFFBE987FFFFFFFFFFFFFFFFFFFE34003FFFFFFFFFFFFFFFFFFFC7CA03FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FC9FDC1FFFFFFFFFFFFFFFFFFFCBC0F9FFFFFFFFFFFFFFFFFFFB7C071FFFFFFFFFFFFFFFFFFFBDC579FFFFFFFFFFFFFFFFFFF92B473FFFFFFFFFFFFFFFFFFF9B458FFFFFFFFFFFFFFFFFFFFDDA7EFFFFFFFFFFFFFFFFFFFF8E80E3FFFFFFFFFFFFFFFFFFFEF015FFFFFFFFFFFFFFFFFFFFDF4137FFFFFFFFFFFFFFFFFFFCE4903FFFFFFFFFFFFFFFFFFFC486FF7FFFFFFFFFFFFFFFFFFD803111FFFFFFFA8FFFFFFFFFEA01A0481BFFFE435FFFFFFFFCC4C20F9E1FFFB7F7FFFFFFECCC20BD033EBFFBFFF3FFFFFE2E7C4B75F6D5FFFDFF7FFFFFEDFAF1A35B17CFEFFFFFFFFFFEEFB9BC158AA138BFFFE7FFFFEE1EFFB9046007C9FFFFFFFFFE2F20097D9F82";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "9F8FFFEFFFFFDCE800FE9AFF9786FFFF1FFFFF6D40183BAF1DB50FFFF9FFFFD2B0019FDBC229603FFBFFFFFE7F80B691583504E7FFFDFFFFE32000DF3404E1EF7FEF27FFFF3C005EFF00366BF8FF0BFFFFF57006CCF407816E7AFCBFFFFFE570A62E8070138922C73FFFFFFB6125740ECFF3BDF737FFFFFF5D49DE290CECBE0DF2BFFFFFFF4D4A76F7D71A09D47FFFFFFFE1E4EDF41F7170F5FCBFFFFFFFBFA65A004D5FBB3FFFFFFFFFB3F884ED315BB5277BFFFFFFFF7BBE1E5216FE369DBDFFFFFFE1E3BB831020EC4EACDFFFFFFBF6EC1E5D8F81E0B6EDFFFFFFEB62DB2D7CF2043923DFFFFFFE2A2E73AD4910CB3BFBFFFFFFFF623F74381ADEE935FFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFC7178EFEFD03F30F3FEBFFFFFA7AF36FFDF5A8FE82FF7FFFFF8FD731FFB911FE6BFDCFFFFFF3EC4FBFF107BFED18FC7FFFFF3FF8DDBFB67F7CDFCDEFFFFFF7FACC47EF5FF39767DCFFFFFFFE5D97566F7FF413FDEFFFFFFDC007696FDFFFE8BFF4FFFFFEFE000006F1FFAA0AFF3FFFFFD7D7277FE32FFF267FFFFFFFFE7D1EBFBFA3BFE3F3FDFFFFFFF8B27FBFF525FF9F787FFFFFFF6BFF77AF75399FFEBFFFFFFFFA3FF33AE83FF7FFFFFFFFFFFFCFFF07EE8FFFFFFFFFFFFFFFFFFFEC7FFF7FFFFFFFFFFFFFFFFFFE13EF2FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFEFE6FFFFFFFFFFFFFFFFFFFFEE3E17FFFFFFFFFFFFFFFFFFFE13FFBF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF13FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE33FFFFFFFFFFFFFFFFFFFFFFE33FFFFFFFFFFFFFFFFFFFFFFE1BFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33FFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFEE7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X24_Y53_N0
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h000FFF0F33553355;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y53_N48
cyclonev_lcell_comb \VGA|blue[3]~34 (
// Equation(s):
// \VGA|blue[3]~34_combout  = ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((!\SW[1]~input_o  & (((!\SW[0]~input_o )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ))) # (\SW[1]~input_o  & 
// (((\SW[0]~input_o ))))) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ))))) # (\SW[1]~input_o  & ((((\SW[0]~input_o ))))) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\SW[1]~input_o ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\SW[0]~input_o ),
	.datag(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[3]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[3]~34 .extended_lut = "on";
defparam \VGA|blue[3]~34 .lut_mask = 64'hCCCCCCCC3F3F33B3;
defparam \VGA|blue[3]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y53_N0
cyclonev_lcell_comb \VGA|blue~8 (
// Equation(s):
// \VGA|blue~8_combout  = ( \VGA|always0~4_combout  & ( \VGA|always0~5_combout  & ( (!\VGA|always0~16_combout  & (!\VGA|always0~20_combout  & (\VGA|LessThan7~0_combout ))) # (\VGA|always0~16_combout  & ((!\VGA|always0~20_combout ) # 
// ((!\VGA|always0~15_combout )))) ) ) ) # ( !\VGA|always0~4_combout  & ( \VGA|always0~5_combout  & ( (!\VGA|always0~20_combout  & \VGA|LessThan7~0_combout ) ) ) ) # ( \VGA|always0~4_combout  & ( !\VGA|always0~5_combout  & ( (\VGA|always0~16_combout  & 
// ((!\VGA|always0~20_combout ) # (!\VGA|always0~15_combout ))) ) ) )

	.dataa(!\VGA|always0~16_combout ),
	.datab(!\VGA|always0~20_combout ),
	.datac(!\VGA|LessThan7~0_combout ),
	.datad(!\VGA|always0~15_combout ),
	.datae(!\VGA|always0~4_combout ),
	.dataf(!\VGA|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue~8 .extended_lut = "off";
defparam \VGA|blue~8 .lut_mask = 64'h000055440C0C5D4C;
defparam \VGA|blue~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y53_N15
cyclonev_lcell_comb \VGA|blue[3]~10 (
// Equation(s):
// \VGA|blue[3]~10_combout  = ( \VGA|always0~6_combout  & ( \VGA|always0~11_combout  & ( \VGA|blue[3]~34_combout  ) ) ) # ( !\VGA|always0~6_combout  & ( \VGA|always0~11_combout  & ( (!\VGA|always0~21_combout  & ((\VGA|blue~8_combout ) # 
// (\VGA|blue[3]~9_combout ))) ) ) ) # ( !\VGA|always0~6_combout  & ( !\VGA|always0~11_combout  & ( (!\VGA|always0~21_combout  & ((\VGA|blue~8_combout ) # (\VGA|blue[3]~9_combout ))) ) ) )

	.dataa(!\VGA|always0~21_combout ),
	.datab(!\VGA|blue[3]~9_combout ),
	.datac(!\VGA|blue[3]~34_combout ),
	.datad(!\VGA|blue~8_combout ),
	.datae(!\VGA|always0~6_combout ),
	.dataf(!\VGA|always0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[3]~10 .extended_lut = "off";
defparam \VGA|blue[3]~10 .lut_mask = 64'h22AA000022AA0F0F;
defparam \VGA|blue[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y64_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y53_N18
cyclonev_lcell_comb \VGA|blue[4]~11 (
// Equation(s):
// \VGA|blue[4]~11_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[4]~11 .extended_lut = "off";
defparam \VGA|blue[4]~11 .lut_mask = 64'h00000A0A00000000;
defparam \VGA|blue[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y55_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEABFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF63FFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFB027FFFFFFFFFFFFFFFFFFFFF02DBFFFFFFFFFFFFFFFFFFFFA177BFFFFFFFFFFFFFFFFFFFFC16EBFFFFFFFFFFFFFFFFFFFF41EFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "FE04633FFFFFFFFFFFFFFFFFFFE03E0FFFFFFFFFFFFFFFFFFFFF07EFFFFFFFFFFFFFFFFFFFFFA27B07FFFFFFFFFFFFFFFFFFFC54EF3FFFFFFFFFFFFFFFFFFFC05223FFFFFFFFFFFFFFFFFFFE2D86FFFFFFFFFFFFFFFFFFFFE0FFDFFFFFFFFFFFFFFFFFFFFE0FEFFFFFFFFFFFFFFFFFFFFFE1FEDFFFFFFFFFFFFFFFFFFFFC1F717FFFFFFFFFFFFFFFFFFFEBF8FFFFFFFFFFFFFFFFFFFFFD3F8E7F5FFFFFFE5FFFFFFFFFD3F7B6444FFFFE5A7FFFFFFFFF1AB1CF9CBFFFD007FFFFFFFBF1E48B030EFFF80017FFFFFF3FFD8935F61BFF4000DFFFFFF0050FC342111FF00024FFFFFF0046268284C17D80003FFFFFF801F1570602188000017FFFFF009F83C08004";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "2080000BFFFFF00FFF72350000B600007FFFFF06BFF486112E3CC00003FFFFEC4FFF0B40BC0AD080002FFFFF807F5A90A7E5F8100000FFFFE0BFFFE947FE1F5100001FFFFF43FF92E47FCFE11000137FFFE73FFEBC0BF97C8000002FFFFFF33F0AE0FF8FF84F8120FFFFFFE497AC8DF1FD0F341B87FFFFFFDBF0405733103E0039BFFFFFFB6F2B317630BA090A0BFFFFFFABEEEA58013D70F803BFFFFFFBBF136804A09FBB8007FFFFFFB7DA8CEECE8BB529807FFFFFFDFAFE1EC0FAFE06B307FFFFFFC5AD3B884EE0E6C0007FFFFFFDFA681EC47281711007FFFFFFCB02DBD41F0A0438547FFFFFFD63C3B182E650CF6187FFFFFFA7E27F757FC551E8417FFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "FFE4160EFEE9F41CCF0007FFFFFA00F9EFFD2E20328030BFFFFF900F81FFE827004B820BFFFFF801907FF708000F3A00FFFFFF400BEBBFAE0002FFE01FFFFFF0004C7FE620000758017FFFFF802E833A42000015003FFFFFFA0BFB4A204000000003FFFFFF00FFFFE0060001F0001FFFFFEC18E2FF005000280007FFFFFF03F9F7F01F8027E001FFFFFFF2CFFFBF00900C3FFF3FFFFFFF2FFEFFF03FBFBFFEB7FFFFFFFEFFEB7F27BE3FFFFFFFFFFFFFFFFF97F36FFFFFFFFFFFFFFFFFFFFCFE0AFFFFFFFFFFFFFFFFFFFE17F0DFFFFFFFFFFFFFFFFFFFFFFF1DFFFFFFFFFFFFFFFFFFFFF3F1FFFFFFFFFFFFFFFFFFFFEF7F77FFFFFFFFFFFFFFFFFFFF13F7FF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFEE7FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE77FFFFFFFFFFFFFFFFFFFFFFF43FFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X23_Y53_N6
cyclonev_lcell_comb \VGA|blue[4]~30 (
// Equation(s):
// \VGA|blue[4]~30_combout  = ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout )))))) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout )))))) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datag(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[4]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[4]~30 .extended_lut = "on";
defparam \VGA|blue[4]~30 .lut_mask = 64'h0808084C4C4C084C;
defparam \VGA|blue[4]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y53_N0
cyclonev_lcell_comb \VGA|blue[4]~12 (
// Equation(s):
// \VGA|blue[4]~12_combout  = ( \VGA|blue[1]~2_combout  & ( \SW[0]~input_o  ) ) # ( !\VGA|blue[1]~2_combout  & ( \SW[0]~input_o  & ( (\VGA|blue[1]~4_combout  & (((\SW[1]~input_o ) # (\VGA|blue[4]~30_combout )) # (\VGA|blue[4]~11_combout ))) ) ) ) # ( 
// \VGA|blue[1]~2_combout  & ( !\SW[0]~input_o  ) ) # ( !\VGA|blue[1]~2_combout  & ( !\SW[0]~input_o  & ( (\VGA|blue[1]~4_combout  & !\SW[1]~input_o ) ) ) )

	.dataa(!\VGA|blue[4]~11_combout ),
	.datab(!\VGA|blue[4]~30_combout ),
	.datac(!\VGA|blue[1]~4_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\VGA|blue[1]~2_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[4]~12 .extended_lut = "off";
defparam \VGA|blue[4]~12 .lut_mask = 64'h0F00FFFF070FFFFF;
defparam \VGA|blue[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y52_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y61_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFEF3FFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFF4FDFFFFFFFFFFFFFFFFFFFFFCF8E7FFFFFFFFFFFFFFFFFFFF9F01FFFFFFFFFFFFFFFFFFFFF3E0F7FFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y49_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFC407FFFFFFFFFFFFFFFFFFFCF8417FFFFFFFFFFFFFFFFFFFCF8407FFFFFFFFFFFFFFFFFFFD78587FFFFFFFFFFFFFFFFFFFBB8C8BFFFFFFFFFFFFFFFFFFFBCD0ABFFFFFFFFFFFFFFFFFFF9F410BFFFFFFFFFFFFFFFFFFFDF8137FFFFFFFFFFFFFFFFFFFDF0077FFFFFFFFFFFFFFFFFFFFF00EFFFFFFFFFFFFFFFFFFFFDE016FFFFFFFFFFFFFFFFFFFFDE007BFFFFFFFFFFFFFFFFFFFEE01F9F3FFFFFFC3FFFFFFFFFEE025FBE7FFFFFBCBFFFFFFFFEC04F7063FFFFC000FFFFFFF7EC0774FCFDFFFA000FFFFFFF4003F6CA09F7FF8002BFFFFFF7FFF7FCBBEE9FF80025FFFFFFFFFFDDFA67FEFE00002FFFFFE7FFFE88FDF9E8300001FFFFFCFF8036BE7FED";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "F0C0000BFFFFCFE00081EFFFF4C20004BFFFFFFC001185FF310CD80003FFFFF78000A0BF81A3E980001FFFFF78001567E01CF8900001FFFFFF8001FFFC015F0100080FFFFEFC000D0F000FE11000537FFFF8E00183F0017D800002A7FFFFFA007AFFC01FA81043287FFFFFF2146FF403FB09351B8BFFFFFFB204CE411F71BE18B8BFFFFFF890F3E053F71A090A9FFFFFFF941EE4607FD170FCA9FFFFFFF841422827FCDFBBCA83FFFFFFC83288EEFEC3B52DA83FFFFFFE07361ECFEE7E261343FFFFFFBA6EBB88FFE8EAC0143FFFFFFC02981ECFEE01F01973FFFFFFD4E2DBFE7FC20418543FFFFFFF9BFFF187EC10CB4583FFFFFFC8E27F747F75526851BFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFF36F8EFEE3FF102F090FFFFFFDFB7BEFFD375E3280B0BFFFFFBFD705FFE94F016FF207FFFFFFFED87FF714001F38007FFFFFBFF39BBFAD0001FF401FFFFFF7FFDC7FE6C000174800FFFFFF7FE0D3723E000215003FFFFFE7F802761FC000214001FFFFFFFE00BFEFFA0007F0005FFFFFE3C02AFFFF10009C000FFFFFFF7C1BD7FFF28035FC00FFFFFFFD41E7FFFE1C097F884FFFFFFF9FFEF3FFE780FFFFCBFFFFFFFCFFF1FFDCFFFFFFFFFFFFFFFFFFFF2FFCC7FFFFFFFFFFFFFFFFFFF3FFE0FFFFFFFFFFFFFFFFFFFFEFFF8FFFFFFFFFFFFFFFFFFFFFBFE9FFFFFFFFFFFFFFFFFFFFFFEE3FFFFFFFFFFFFFFFFFFFF17F7DFFFFFFFFFFFFFFFFFFFFEFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFEC7FFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X23_Y51_N54
cyclonev_lcell_comb \VGA|blue[5]~26 (
// Equation(s):
// \VGA|blue[5]~26_combout  = ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout )))))) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout )))) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datag(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[5]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[5]~26 .extended_lut = "on";
defparam \VGA|blue[5]~26 .lut_mask = 64'h0A001B005F001B00;
defparam \VGA|blue[5]~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y51_N42
cyclonev_lcell_comb \VGA|blue[5]~13 (
// Equation(s):
// \VGA|blue[5]~13_combout  = ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0])) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[5]~13 .extended_lut = "off";
defparam \VGA|blue[5]~13 .lut_mask = 64'h1010000010100000;
defparam \VGA|blue[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y53_N30
cyclonev_lcell_comb \VGA|blue[5]~14 (
// Equation(s):
// \VGA|blue[5]~14_combout  = ( \VGA|blue[5]~26_combout  & ( \VGA|blue[5]~13_combout  & ( ((\VGA|blue[1]~4_combout  & ((!\SW[1]~input_o ) # (\SW[0]~input_o )))) # (\VGA|blue[1]~2_combout ) ) ) ) # ( !\VGA|blue[5]~26_combout  & ( \VGA|blue[5]~13_combout  & ( 
// ((\VGA|blue[1]~4_combout  & ((!\SW[1]~input_o ) # (\SW[0]~input_o )))) # (\VGA|blue[1]~2_combout ) ) ) ) # ( \VGA|blue[5]~26_combout  & ( !\VGA|blue[5]~13_combout  & ( ((\VGA|blue[1]~4_combout  & ((!\SW[1]~input_o ) # (\SW[0]~input_o )))) # 
// (\VGA|blue[1]~2_combout ) ) ) ) # ( !\VGA|blue[5]~26_combout  & ( !\VGA|blue[5]~13_combout  & ( ((\VGA|blue[1]~4_combout  & (!\SW[1]~input_o  $ (\SW[0]~input_o )))) # (\VGA|blue[1]~2_combout ) ) ) )

	.dataa(!\VGA|blue[1]~2_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\VGA|blue[1]~4_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\VGA|blue[5]~26_combout ),
	.dataf(!\VGA|blue[5]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[5]~14 .extended_lut = "off";
defparam \VGA|blue[5]~14 .lut_mask = 64'h5D575D5F5D5F5D5F;
defparam \VGA|blue[5]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y51_N18
cyclonev_lcell_comb \VGA|blue[6]~15 (
// Equation(s):
// \VGA|blue[6]~15_combout  = ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])) ) )

	.dataa(gnd),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[6]~15 .extended_lut = "off";
defparam \VGA|blue[6]~15 .lut_mask = 64'h0030000000300000;
defparam \VGA|blue[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y51_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80F7FFFFFFFFFFFFFFFFFFFFE071FFFFFFFFFFFFFFFFFFFFFC0FEFFFFFFFFFFFFFFFFFFFFF81F0FFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF03FF3FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "FE03BFBFFFFFFFFFFFFFFFFFFFE07B1BFFFFFFFFFFFFFFFFFFFC07B03FFFFFFFFFFFFFFFFFFFC07A7BFFFFFFFFFFFFFFFFFFFC0730FFFFFFFFFFFFFFFFFFFFC02FFFFFFFFFFFFFFFFFFFFFFC03E7FFFFFFFFFFFFFFFFFFFFC07EAFFFFFFFFFFFFFFFFFFFFC0FF4FFFFFFFFFFFFFFFFFFFFC0FF1FFFFFFFFFFFFFFFFFFFFE1FEFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE1FFFE0FFFFFFFFFFFFFFFFFFE1FFE0013FFFFF007FFFFFFFFE3FE000017FFFEFF9FFFFFFFFE3FC000001FFFDFFE7FFFFFF000100000007FFBFFF3FFFFFF000070004007FF7FFD9FFFFFF00000109F700FF7FFFCFFFFFF000000FF8021707FFFE7FFFFE007FCFFF0003";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "CF3FFFBFFFFFE01FFEB7C0007B19FFFB3FFFFE03FFEF0400C6D127FFFDFFFFF07FFFFF807E14167FFFDFFFFF07FFE7F01FE3076FFFFEFFFFF07FFE0103FEA02EFFF7EFFFFF03FFEFE0FFF01EEFFFAEFFFFF01FFD7E0FFE837FFFFD57FFFFFCFFB5603FF037E03CD77FFFFFF9E7C60BFC06F0C8E477FFFFFFB3FE41BEE06E41E7477FFFFFFBFF3B1F880EC5F67563FFFFFFBFFEE381C0EA8F03563FFFFFFBFFDA48181F2044357BFFFFFFBFFA08ED00F44AD257BFFFFFFBFFBE1EF00D01C96CBBFFFFFFFFE73B8B00D71537EBBFFFFFFDFAF81EF00D7E2E668BFFFFFFFFE2DBFD81F5FBC3ABBFFFFFFFFBFFF19C1FAF309A7BFFFFFFCFE27F7480E8AC15AE3FFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "FFF87F8EFEE406F010D6F3FFFFFC03F46FFD08E1CD7D4F7FFFFFC01FADFFE8A0FE800DF7FFFFF800DAFFF703FFE243FF7FFFFF800373BFACFFFE003FE7FFFFF8002C7FE61FFFE8A7FEFFFFFF001F137201FFFDE8FFCFFFFFF007FD80003FFFDE3FFDFFFFFE01FF7FF005FFFBEFFFBFFFFFE03FDDFE00EFFF5EFFF3FFFFFF83E7D7E00C7FCBF3FE7FFFFFF03FF7FE01F3F0FFC79FFFFFFF47FF77E01BC07FFF07FFFFFFFDFFFEFE037FFFFFFFFFFFFFFFFFFFAFE03FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFF15FFFFFFFFFFFFFFFFFFFFE7F3BFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X23_Y51_N48
cyclonev_lcell_comb \VGA|blue[6]~22 (
// Equation(s):
// \VGA|blue[6]~22_combout  = ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout )))))) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout )))))) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datag(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[6]~22 .extended_lut = "on";
defparam \VGA|blue[6]~22 .lut_mask = 64'h084C0808084C4C4C;
defparam \VGA|blue[6]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y53_N33
cyclonev_lcell_comb \VGA|blue[6]~16 (
// Equation(s):
// \VGA|blue[6]~16_combout  = ( \VGA|blue[6]~15_combout  & ( \VGA|blue[6]~22_combout  & ( ((\VGA|blue[1]~4_combout  & ((!\SW[1]~input_o ) # (\SW[0]~input_o )))) # (\VGA|blue[1]~2_combout ) ) ) ) # ( !\VGA|blue[6]~15_combout  & ( \VGA|blue[6]~22_combout  & ( 
// ((\VGA|blue[1]~4_combout  & ((!\SW[1]~input_o ) # (\SW[0]~input_o )))) # (\VGA|blue[1]~2_combout ) ) ) ) # ( \VGA|blue[6]~15_combout  & ( !\VGA|blue[6]~22_combout  & ( ((\VGA|blue[1]~4_combout  & ((!\SW[1]~input_o ) # (\SW[0]~input_o )))) # 
// (\VGA|blue[1]~2_combout ) ) ) ) # ( !\VGA|blue[6]~15_combout  & ( !\VGA|blue[6]~22_combout  & ( ((\VGA|blue[1]~4_combout  & (!\SW[1]~input_o  $ (\SW[0]~input_o )))) # (\VGA|blue[1]~2_combout ) ) ) )

	.dataa(!\VGA|blue[1]~2_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\VGA|blue[1]~4_combout ),
	.datae(!\VGA|blue[6]~15_combout ),
	.dataf(!\VGA|blue[6]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[6]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[6]~16 .extended_lut = "off";
defparam \VGA|blue[6]~16 .lut_mask = 64'h55D755DF55DF55DF;
defparam \VGA|blue[6]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y51_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y47_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFE0000000FFFFFFDFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFE07F801FFFFFFFFFFFFFFFFFF07FFFC0FFFFFFFFFFFFFFFFFF57FFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFF7FFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFF07BFFFFE3FFFFFFFFFFFFFFFF007FFFF83FFFFFFFFFFFFFFFF80FFFFE03FFFFFFFFFFFFFFFF00FFFFC0FFFFFFFFFFFFFFFFF01FFFF81FFFFFFDFFFFFFFFFE01FFFF03FFFFFFFFFFFFFFFFC01FFFE07FFFFFFFFFFFFFFFF811FFFE07FFFFFFFFFFFFFFCC013FFFC0FFFFFFFFFFFFFFFC0004FFFC0FFFFFFFFFFFFFFFC0011FFF80FFFFFFFFFFFFFFFC0025F7F80FFFFFFFFFFFFFFFC005771381FFFFFFFFFFFFFFFC0041E1381FFFFFFFFFFFFFFFC010447781FFF8FFFFFFFFFFFE0507E1381FFF9FFFFFFFFFFFE01D240380FFFFFFFFFFFFFFFE04000E780FFFFFFFFFFFFFFFF01D808BC0FFFFFFFFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFF8071011E0FEFFFFFFFFFFFFFFC001002F07FFFFFFFFFFFFFFFE0520017DFFFF7FFFFFFFFFFFF250008FFFFFCFFFFFFFFFFFFFC044053FFFFFFFFFFFFFFFFFFF38019FFFFFFFFFFFFFFFFFFFFEC8DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFF7FFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X23_Y51_N3
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1])) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout )))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y53_N36
cyclonev_lcell_comb \VGA|blue[7]~18 (
// Equation(s):
// \VGA|blue[7]~18_combout  = ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (((!\SW[1]~input_o  & ((!\SW[0]~input_o ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ))) # (\SW[1]~input_o  & 
// ((\SW[0]~input_o ))))) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]))))) # (\SW[1]~input_o  & ((((\SW[0]~input_o ))))) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\SW[1]~input_o ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\SW[0]~input_o ),
	.datag(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[7]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[7]~18 .extended_lut = "on";
defparam \VGA|blue[7]~18 .lut_mask = 64'hFF00FF000FFF20FF;
defparam \VGA|blue[7]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y53_N30
cyclonev_lcell_comb \VGA|blue[7]~17 (
// Equation(s):
// \VGA|blue[7]~17_combout  = ( \VGA|always0~6_combout  & ( \VGA|blue[7]~18_combout  & ( \VGA|always0~11_combout  ) ) ) # ( !\VGA|always0~6_combout  & ( \VGA|blue[7]~18_combout  & ( (!\VGA|always0~21_combout  & ((\VGA|blue~8_combout ) # 
// (\VGA|blue[3]~9_combout ))) ) ) ) # ( !\VGA|always0~6_combout  & ( !\VGA|blue[7]~18_combout  & ( (!\VGA|always0~21_combout  & ((\VGA|blue~8_combout ) # (\VGA|blue[3]~9_combout ))) ) ) )

	.dataa(!\VGA|always0~11_combout ),
	.datab(!\VGA|blue[3]~9_combout ),
	.datac(!\VGA|blue~8_combout ),
	.datad(!\VGA|always0~21_combout ),
	.datae(!\VGA|always0~6_combout ),
	.dataf(!\VGA|blue[7]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[7]~17 .extended_lut = "off";
defparam \VGA|blue[7]~17 .lut_mask = 64'h3F0000003F005555;
defparam \VGA|blue[7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X8_Y78_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
