

================================================================
== Vivado HLS Report for 'dense_mult_3lyr_2'
================================================================
* Date:           Fri Aug 19 15:50:47 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ii_1
* Solution:       example_par_4
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.221 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5| 25.000 ns | 25.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.80>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_9_V_read_3 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_9_V_read)" [./example.h:344]   --->   Operation 7 'read' 'data_9_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_8_V_read_3 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_8_V_read)" [./example.h:344]   --->   Operation 8 'read' 'data_8_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_7_V_read_6 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_7_V_read)" [./example.h:344]   --->   Operation 9 'read' 'data_7_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_6_V_read_6 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_6_V_read)" [./example.h:344]   --->   Operation 10 'read' 'data_6_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_5_V_read_8 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_5_V_read)" [./example.h:344]   --->   Operation 11 'read' 'data_5_V_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_4_V_read_9 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_4_V_read)" [./example.h:344]   --->   Operation 12 'read' 'data_4_V_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_3_V_read_9 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_3_V_read)" [./example.h:344]   --->   Operation 13 'read' 'data_3_V_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_2_V_read_9 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_2_V_read)" [./example.h:344]   --->   Operation 14 'read' 'data_2_V_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_1_V_read_9 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_1_V_read)" [./example.h:344]   --->   Operation 15 'read' 'data_1_V_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_0_V_read_9 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_0_V_read)" [./example.h:344]   --->   Operation 16 'read' 'data_0_V_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.80ns)   --->   "%call_ret9 = call fastcc { i14, i14, i14, i14, i14, i14, i14, i14 } @dense_resource.0.0.3(i14 %data_0_V_read_9, i14 %data_1_V_read_9, i14 %data_2_V_read_9, i14 %data_3_V_read_9, i14 %data_4_V_read_9, i14 %data_5_V_read_8, i14 %data_6_V_read_6, i14 %data_7_V_read_6, i14 %data_8_V_read_3, i14 %data_9_V_read_3)" [./example.h:344]   --->   Operation 17 'call' 'call_ret9' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.09>
ST_2 : Operation 18 [1/2] (2.12ns)   --->   "%call_ret9 = call fastcc { i14, i14, i14, i14, i14, i14, i14, i14 } @dense_resource.0.0.3(i14 %data_0_V_read_9, i14 %data_1_V_read_9, i14 %data_2_V_read_9, i14 %data_3_V_read_9, i14 %data_4_V_read_9, i14 %data_5_V_read_8, i14 %data_6_V_read_6, i14 %data_7_V_read_6, i14 %data_8_V_read_3, i14 %data_9_V_read_3)" [./example.h:344]   --->   Operation 18 'call' 'call_ret9' <Predicate = true> <Delay = 2.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%data0_logits_0_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret9, 0" [./example.h:344]   --->   Operation 19 'extractvalue' 'data0_logits_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%data0_logits_1_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret9, 1" [./example.h:344]   --->   Operation 20 'extractvalue' 'data0_logits_1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%data0_logits_2_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret9, 2" [./example.h:344]   --->   Operation 21 'extractvalue' 'data0_logits_2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%data0_logits_3_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret9, 3" [./example.h:344]   --->   Operation 22 'extractvalue' 'data0_logits_3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%data0_logits_4_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret9, 4" [./example.h:344]   --->   Operation 23 'extractvalue' 'data0_logits_4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%data0_logits_5_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret9, 5" [./example.h:344]   --->   Operation 24 'extractvalue' 'data0_logits_5_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%data0_logits_6_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret9, 6" [./example.h:344]   --->   Operation 25 'extractvalue' 'data0_logits_6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%data0_logits_7_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret9, 7" [./example.h:344]   --->   Operation 26 'extractvalue' 'data0_logits_7_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.97ns)   --->   "%call_ret1 = call fastcc { i14, i14, i14, i14, i14, i14, i14, i14 } @relu(i14 %data0_logits_0_V, i14 %data0_logits_1_V, i14 %data0_logits_2_V, i14 %data0_logits_3_V, i14 %data0_logits_4_V, i14 %data0_logits_5_V, i14 %data0_logits_6_V, i14 %data0_logits_7_V)" [./example.h:358]   --->   Operation 27 'call' 'call_ret1' <Predicate = true> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%data0_0_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret1, 0" [./example.h:358]   --->   Operation 28 'extractvalue' 'data0_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%data0_1_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret1, 1" [./example.h:358]   --->   Operation 29 'extractvalue' 'data0_1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%data0_2_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret1, 2" [./example.h:358]   --->   Operation 30 'extractvalue' 'data0_2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%data0_3_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret1, 3" [./example.h:358]   --->   Operation 31 'extractvalue' 'data0_3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%data0_4_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret1, 4" [./example.h:358]   --->   Operation 32 'extractvalue' 'data0_4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%data0_5_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret1, 5" [./example.h:358]   --->   Operation 33 'extractvalue' 'data0_5_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%data0_6_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret1, 6" [./example.h:358]   --->   Operation 34 'extractvalue' 'data0_6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%data0_7_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret1, 7" [./example.h:358]   --->   Operation 35 'extractvalue' 'data0_7_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.80>
ST_3 : Operation 36 [2/2] (3.80ns)   --->   "%call_ret2 = call fastcc { i14, i14, i14, i14, i14, i14, i14, i14 } @dense_resource.0.0(i14 %data0_0_V, i14 %data0_1_V, i14 %data0_2_V, i14 %data0_3_V, i14 %data0_4_V, i14 %data0_5_V, i14 %data0_6_V, i14 %data0_7_V)" [./example.h:358]   --->   Operation 36 'call' 'call_ret2' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.80>
ST_4 : Operation 37 [1/2] (3.80ns)   --->   "%call_ret2 = call fastcc { i14, i14, i14, i14, i14, i14, i14, i14 } @dense_resource.0.0(i14 %data0_0_V, i14 %data0_1_V, i14 %data0_2_V, i14 %data0_3_V, i14 %data0_4_V, i14 %data0_5_V, i14 %data0_6_V, i14 %data0_7_V)" [./example.h:358]   --->   Operation 37 'call' 'call_ret2' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%data1_logits_0_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret2, 0" [./example.h:358]   --->   Operation 38 'extractvalue' 'data1_logits_0_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%data1_logits_1_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret2, 1" [./example.h:358]   --->   Operation 39 'extractvalue' 'data1_logits_1_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%data1_logits_2_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret2, 2" [./example.h:358]   --->   Operation 40 'extractvalue' 'data1_logits_2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%data1_logits_3_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret2, 3" [./example.h:358]   --->   Operation 41 'extractvalue' 'data1_logits_3_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%data1_logits_4_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret2, 4" [./example.h:358]   --->   Operation 42 'extractvalue' 'data1_logits_4_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%data1_logits_5_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret2, 5" [./example.h:358]   --->   Operation 43 'extractvalue' 'data1_logits_5_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%data1_logits_6_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret2, 6" [./example.h:358]   --->   Operation 44 'extractvalue' 'data1_logits_6_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%data1_logits_7_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret2, 7" [./example.h:358]   --->   Operation 45 'extractvalue' 'data1_logits_7_V' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.22>
ST_5 : Operation 46 [1/1] (0.97ns)   --->   "%call_ret = call fastcc { i14, i14, i14, i14, i14, i14, i14, i14 } @relu(i14 %data1_logits_0_V, i14 %data1_logits_1_V, i14 %data1_logits_2_V, i14 %data1_logits_3_V, i14 %data1_logits_4_V, i14 %data1_logits_5_V, i14 %data1_logits_6_V, i14 %data1_logits_7_V)" [./example.h:367]   --->   Operation 46 'call' 'call_ret' <Predicate = true> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%data1_0_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 0" [./example.h:367]   --->   Operation 47 'extractvalue' 'data1_0_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%data1_1_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 1" [./example.h:367]   --->   Operation 48 'extractvalue' 'data1_1_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%data1_2_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 2" [./example.h:367]   --->   Operation 49 'extractvalue' 'data1_2_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%data1_3_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 3" [./example.h:367]   --->   Operation 50 'extractvalue' 'data1_3_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%data1_4_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 4" [./example.h:367]   --->   Operation 51 'extractvalue' 'data1_4_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%data1_5_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 5" [./example.h:367]   --->   Operation 52 'extractvalue' 'data1_5_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%data1_6_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 6" [./example.h:367]   --->   Operation 53 'extractvalue' 'data1_6_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%data1_7_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 7" [./example.h:367]   --->   Operation 54 'extractvalue' 'data1_7_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %data1_0_V to i20" [./example.h:142->./example.h:267]   --->   Operation 55 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i20 %sext_ln1118, 26" [./example.h:142->./example.h:267]   --->   Operation 56 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 57 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i13 %trunc_ln to i14" [./example.h:142->./example.h:267]   --->   Operation 58 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1118_219 = sext i14 %data1_1_V to i21" [./example.h:142->./example.h:267]   --->   Operation 59 'sext' 'sext_ln1118_219' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_122 = mul i21 %sext_ln1118_219, -54" [./example.h:142->./example.h:267]   --->   Operation 60 'mul' 'mul_ln1118_122' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_122, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 61 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1118_220 = sext i14 %data1_2_V to i21" [./example.h:142->./example.h:267]   --->   Operation 62 'sext' 'sext_ln1118_220' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_123 = mul i21 %sext_ln1118_220, -99" [./example.h:142->./example.h:267]   --->   Operation 63 'mul' 'mul_ln1118_123' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln708_193 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_123, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 64 'partselect' 'trunc_ln708_193' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1118_221 = sext i14 %data1_3_V to i21" [./example.h:142->./example.h:267]   --->   Operation 65 'sext' 'sext_ln1118_221' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_124 = mul i21 %sext_ln1118_221, 57" [./example.h:142->./example.h:267]   --->   Operation 66 'mul' 'mul_ln1118_124' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln708_194 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_124, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 67 'partselect' 'trunc_ln708_194' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1118_222 = sext i14 %data1_4_V to i21" [./example.h:142->./example.h:267]   --->   Operation 68 'sext' 'sext_ln1118_222' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %data1_4_V, i7 0)" [./example.h:142->./example.h:267]   --->   Operation 69 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i21 0, %shl_ln" [./example.h:142->./example.h:267]   --->   Operation 70 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln1118_102 = sub i21 %sub_ln1118, %sext_ln1118_222" [./example.h:142->./example.h:267]   --->   Operation 71 'sub' 'sub_ln1118_102' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln708_195 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_102, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 72 'partselect' 'trunc_ln708_195' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1118_223 = sext i14 %data1_5_V to i21" [./example.h:142->./example.h:267]   --->   Operation 73 'sext' 'sext_ln1118_223' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_125 = mul i21 %sext_ln1118_223, -53" [./example.h:142->./example.h:267]   --->   Operation 74 'mul' 'mul_ln1118_125' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln708_196 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_125, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 75 'partselect' 'trunc_ln708_196' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1118_224 = sext i14 %data1_6_V to i19" [./example.h:142->./example.h:267]   --->   Operation 76 'sext' 'sext_ln1118_224' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.90ns)   --->   "%mul_ln1118_126 = mul i19 %sext_ln1118_224, -13" [./example.h:142->./example.h:267]   --->   Operation 77 'mul' 'mul_ln1118_126' <Predicate = true> <Delay = 1.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %mul_ln1118_126, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 78 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1118_227 = sext i12 %tmp to i13" [./example.h:142->./example.h:267]   --->   Operation 79 'sext' 'sext_ln1118_227' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1118_225 = sext i14 %data1_7_V to i18" [./example.h:142->./example.h:267]   --->   Operation 80 'sext' 'sext_ln1118_225' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data1_7_V, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 81 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1118_226 = sext i17 %shl_ln1118_s to i18" [./example.h:142->./example.h:267]   --->   Operation 82 'sext' 'sext_ln1118_226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.59ns)   --->   "%add_ln1118 = add i18 %sext_ln1118_226, %sext_ln1118_225" [./example.h:142->./example.h:267]   --->   Operation 83 'add' 'add_ln1118' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_46 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %add_ln1118, i32 7, i32 17)" [./example.h:267]   --->   Operation 84 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i11 %tmp_46 to i12" [./example.h:267]   --->   Operation 85 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.55ns)   --->   "%add_ln703 = add i14 %sext_ln708, %trunc_ln708_s" [./example.h:267]   --->   Operation 86 'add' 'add_ln703' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.55ns)   --->   "%add_ln703_285 = add i14 %trunc_ln708_193, %trunc_ln708_194" [./example.h:267]   --->   Operation 87 'add' 'add_ln703_285' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_287 = add i14 %trunc_ln708_195, %trunc_ln708_196" [./example.h:267]   --->   Operation 88 'add' 'add_ln703_287' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.53ns)   --->   "%add_ln703_288 = add i12 %sext_ln703, -31" [./example.h:267]   --->   Operation 89 'add' 'add_ln703_288' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln703_38 = sext i12 %add_ln703_288 to i13" [./example.h:267]   --->   Operation 90 'sext' 'sext_ln703_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.52ns)   --->   "%add_ln703_289 = add i13 %sext_ln703_38, %sext_ln1118_227" [./example.h:267]   --->   Operation 91 'add' 'add_ln703_289' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln703_39 = sext i13 %add_ln703_289 to i14" [./example.h:267]   --->   Operation 92 'sext' 'sext_ln703_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_290 = add i14 %sext_ln703_39, %add_ln703_287" [./example.h:267]   --->   Operation 93 'add' 'add_ln703_290' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.71>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_286 = add i14 %add_ln703_285, %add_ln703" [./example.h:267]   --->   Operation 94 'add' 'add_ln703_286' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 95 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_291 = add i14 %add_ln703_290, %add_ln703_286" [./example.h:267]   --->   Operation 95 'add' 'add_ln703_291' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "ret i14 %add_ln703_291" [./example.h:370]   --->   Operation 96 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.8ns
The critical path consists of the following:
	wire read on port 'data_9_V_read' (./example.h:344) [11]  (0 ns)
	'call' operation ('call_ret9', ./example.h:344) to 'dense_resource.0.0.3' [21]  (3.8 ns)

 <State 2>: 3.1ns
The critical path consists of the following:
	'call' operation ('call_ret9', ./example.h:344) to 'dense_resource.0.0.3' [21]  (2.12 ns)
	'call' operation ('call_ret1', ./example.h:358) to 'relu' [30]  (0.973 ns)

 <State 3>: 3.8ns
The critical path consists of the following:
	'call' operation ('call_ret2', ./example.h:358) to 'dense_resource.0.0' [39]  (3.8 ns)

 <State 4>: 3.8ns
The critical path consists of the following:
	'call' operation ('call_ret2', ./example.h:358) to 'dense_resource.0.0' [39]  (3.8 ns)

 <State 5>: 4.22ns
The critical path consists of the following:
	'call' operation ('call_ret', ./example.h:367) to 'relu' [48]  (0.973 ns)
	'mul' operation of DSP[76] ('mul_ln1118_125', ./example.h:142->./example.h:267) [76]  (2.53 ns)
	'add' operation ('add_ln703_287', ./example.h:267) [91]  (0 ns)
	'add' operation ('add_ln703_290', ./example.h:267) [96]  (0.716 ns)

 <State 6>: 0.716ns
The critical path consists of the following:
	'add' operation ('add_ln703_286', ./example.h:267) [90]  (0 ns)
	'add' operation ('res.V', ./example.h:267) [97]  (0.716 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
