// Seed: 3656259355
module module_0 (
    input tri0 id_0,
    input tri  id_1,
    input tri1 id_2,
    input wor  id_3
);
  assign id_5 = id_5 ? (1) : id_1 - "" ? id_5 : 1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input tri id_0,
    input wor id_1
);
  assign id_3 = id_1;
  wire id_4;
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_0
  );
  assign modCall_1.type_7 = 0;
endmodule
module module_2;
  wire id_2;
  wire id_3;
  wire id_4;
  id_5(
      .id_0(id_1), .id_1(1'b0), .id_2(1 == id_1), .id_3(1 + 1)
  );
  wire id_6;
endmodule
