# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../src/hdl/ALU.vhd" \
"../../../../src/hdl/Mux_2T1.vhd" \
"../../../../src/hdl/Mux_4T1_2bits.vhd" \
"../../../../src/hdl/fullAdder.vhd" \
"../../../../src/hdl/subtrator.vhd" \
"../../../../src/hdl/ALU_tb.vhd" \

# Do not sort compile order
nosort
