<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsSEISelLowering.cpp source code [llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsSEISelLowering.cpp.html'>MipsSEISelLowering.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MipsSEISelLowering.cpp - MipsSE DAG Lowering Interface -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// Subclass of MipsTargetLowering specialized for mips32/64.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="MipsSEISelLowering.h.html">"MipsSEISelLowering.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MipsMachineFunction.h.html">"MipsMachineFunction.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="MipsRegisterInfo.h.html">"MipsRegisterInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MipsSubtarget.h.html">"MipsSubtarget.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/APInt.h.html">"llvm/ADT/APInt.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/Triple.h.html">"llvm/ADT/Triple.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/CallingConvLower.h.html">"llvm/CodeGen/CallingConvLower.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/ISDOpcodes.h.html">"llvm/CodeGen/ISDOpcodes.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAG.h.html">"llvm/CodeGen/SelectionDAG.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html">"llvm/CodeGen/SelectionDAGNodes.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/ValueTypes.h.html">"llvm/CodeGen/ValueTypes.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/IR/DiagnosticInfo.h.html">"llvm/IR/DiagnosticInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/IR/Intrinsics.h.html">"llvm/IR/Intrinsics.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "mips-isel"</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="56">56</th><td><dfn class="tu decl def" id="UseMipsTailCalls" title='UseMipsTailCalls' data-type='cl::opt&lt;bool&gt;' data-ref="UseMipsTailCalls">UseMipsTailCalls</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"mips-tail-calls"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="57">57</th><td>                    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"MIPS: permit tail calls."</q>), <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>));</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="NoDPLoadStore" title='NoDPLoadStore' data-type='cl::opt&lt;bool&gt;' data-ref="NoDPLoadStore">NoDPLoadStore</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"mno-ldc1-sdc1"</q>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="60">60</th><td>                                   <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Expand double precision loads and "</q></td></tr>
<tr><th id="61">61</th><td>                                            <q>"stores to their single precision "</q></td></tr>
<tr><th id="62">62</th><td>                                            <q>"counterparts"</q>));</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZN4llvm20MipsSETargetLoweringC1ERKNS_17MipsTargetMachineERKNS_13MipsSubtargetE" title='llvm::MipsSETargetLowering::MipsSETargetLowering' data-ref="_ZN4llvm20MipsSETargetLoweringC1ERKNS_17MipsTargetMachineERKNS_13MipsSubtargetE">MipsSETargetLowering</dfn>(<em>const</em> <a class="type" href="Mips.h.html#llvm::MipsTargetMachine" title='llvm::MipsTargetMachine' data-ref="llvm::MipsTargetMachine">MipsTargetMachine</a> &amp;<dfn class="local col7 decl" id="107TM" title='TM' data-type='const llvm::MipsTargetMachine &amp;' data-ref="107TM">TM</dfn>,</td></tr>
<tr><th id="65">65</th><td>                                           <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col8 decl" id="108STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="108STI">STI</dfn>)</td></tr>
<tr><th id="66">66</th><td>    : <a class="type" href="MipsISelLowering.h.html#llvm::MipsTargetLowering" title='llvm::MipsTargetLowering' data-ref="llvm::MipsTargetLowering">MipsTargetLowering</a><a class="ref" href="MipsISelLowering.h.html#_ZN4llvm18MipsTargetLoweringC1ERKNS_17MipsTargetMachineERKNS_13MipsSubtargetE" title='llvm::MipsTargetLowering::MipsTargetLowering' data-ref="_ZN4llvm18MipsTargetLoweringC1ERKNS_17MipsTargetMachineERKNS_13MipsSubtargetE">(</a><a class="local col7 ref" href="#107TM" title='TM' data-ref="107TM">TM</a>, <a class="local col8 ref" href="#108STI" title='STI' data-ref="108STI">STI</a>) {</td></tr>
<tr><th id="67">67</th><td>  <i>// Set up the register classes</i></td></tr>
<tr><th id="68">68</th><td>  addRegisterClass(MVT::i32, &amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>);</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <b>if</b> (Subtarget.isGP64bit())</td></tr>
<tr><th id="71">71</th><td>    addRegisterClass(MVT::i64, &amp;Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span>);</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <b>if</b> (<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6hasDSPEv" title='llvm::MipsSubtarget::hasDSP' data-ref="_ZNK4llvm13MipsSubtarget6hasDSPEv">hasDSP</a>() || <a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6hasMSAEv" title='llvm::MipsSubtarget::hasMSA' data-ref="_ZNK4llvm13MipsSubtarget6hasMSAEv">hasMSA</a>()) {</td></tr>
<tr><th id="74">74</th><td>    <i>// Expand all truncating stores and extending loads.</i></td></tr>
<tr><th id="75">75</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="109VT0" title='VT0' data-type='llvm::MVT' data-ref="109VT0">VT0</dfn> : <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVT17vector_valuetypesEv" title='llvm::MVT::vector_valuetypes' data-ref="_ZN4llvm3MVT17vector_valuetypesEv">vector_valuetypes</a>()) {</td></tr>
<tr><th id="76">76</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col0 decl" id="110VT1" title='VT1' data-type='llvm::MVT' data-ref="110VT1">VT1</dfn> : <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVT17vector_valuetypesEv" title='llvm::MVT::vector_valuetypes' data-ref="_ZN4llvm3MVT17vector_valuetypesEv">vector_valuetypes</a>()) {</td></tr>
<tr><th id="77">77</th><td>        <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setTruncStoreAction' data-ref="_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE">setTruncStoreAction</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#109VT0" title='VT0' data-ref="109VT0">VT0</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#110VT1" title='VT1' data-ref="110VT1">VT1</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="78">78</th><td>        <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setLoadExtAction' data-ref="_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE">setLoadExtAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::SEXTLOAD" title='llvm::ISD::LoadExtType::SEXTLOAD' data-ref="llvm::ISD::LoadExtType::SEXTLOAD">SEXTLOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#109VT0" title='VT0' data-ref="109VT0">VT0</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#110VT1" title='VT1' data-ref="110VT1">VT1</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="79">79</th><td>        <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setLoadExtAction' data-ref="_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE">setLoadExtAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::ZEXTLOAD" title='llvm::ISD::LoadExtType::ZEXTLOAD' data-ref="llvm::ISD::LoadExtType::ZEXTLOAD">ZEXTLOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#109VT0" title='VT0' data-ref="109VT0">VT0</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#110VT1" title='VT1' data-ref="110VT1">VT1</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="80">80</th><td>        <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setLoadExtAction' data-ref="_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE">setLoadExtAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::EXTLOAD" title='llvm::ISD::LoadExtType::EXTLOAD' data-ref="llvm::ISD::LoadExtType::EXTLOAD">EXTLOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#109VT0" title='VT0' data-ref="109VT0">VT0</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#110VT1" title='VT1' data-ref="110VT1">VT1</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="81">81</th><td>      }</td></tr>
<tr><th id="82">82</th><td>    }</td></tr>
<tr><th id="83">83</th><td>  }</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <b>if</b> (<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6hasDSPEv" title='llvm::MipsSubtarget::hasDSP' data-ref="_ZNK4llvm13MipsSubtarget6hasDSPEv">hasDSP</a>()) {</td></tr>
<tr><th id="86">86</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType" title='llvm::MVT::SimpleValueType' data-ref="llvm::MVT::SimpleValueType">SimpleValueType</a> <dfn class="local col1 decl" id="111VecTys" title='VecTys' data-type='MVT::SimpleValueType [2]' data-ref="111VecTys">VecTys</dfn>[<var>2</var>] = {<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i8" title='llvm::MVT::SimpleValueType::v4i8' data-ref="llvm::MVT::SimpleValueType::v4i8">v4i8</a>};</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="112i" title='i' data-type='unsigned int' data-ref="112i">i</dfn> = <var>0</var>; <a class="local col2 ref" href="#112i" title='i' data-ref="112i">i</a> &lt; <a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm14array_lengthofERAT0__T_" title='llvm::array_lengthof' data-ref="_ZN4llvm14array_lengthofERAT0__T_">array_lengthof</a>(<span class='refarg'><a class="local col1 ref" href="#111VecTys" title='VecTys' data-ref="111VecTys">VecTys</a></span>); ++<a class="local col2 ref" href="#112i" title='i' data-ref="112i">i</a>) {</td></tr>
<tr><th id="89">89</th><td>      addRegisterClass(VecTys[i], &amp;Mips::<span class='error' title="no member named &apos;DSPRRegClass&apos; in namespace &apos;llvm::Mips&apos;">DSPRRegClass</span>);</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>      <i>// Expand all builtin opcodes.</i></td></tr>
<tr><th id="92">92</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="113Opc" title='Opc' data-type='unsigned int' data-ref="113Opc">Opc</dfn> = <var>0</var>; <a class="local col3 ref" href="#113Opc" title='Opc' data-ref="113Opc">Opc</a> &lt; <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILTIN_OP_END" title='llvm::ISD::NodeType::BUILTIN_OP_END' data-ref="llvm::ISD::NodeType::BUILTIN_OP_END">BUILTIN_OP_END</a>; ++<a class="local col3 ref" href="#113Opc" title='Opc' data-ref="113Opc">Opc</a>)</td></tr>
<tr><th id="93">93</th><td>        <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<a class="local col3 ref" href="#113Opc" title='Opc' data-ref="113Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col1 ref" href="#111VecTys" title='VecTys' data-ref="111VecTys">VecTys</a>[<a class="local col2 ref" href="#112i" title='i' data-ref="112i">i</a>], <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>      <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col1 ref" href="#111VecTys" title='VecTys' data-ref="111VecTys">VecTys</a>[<a class="local col2 ref" href="#112i" title='i' data-ref="112i">i</a>], <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="96">96</th><td>      <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col1 ref" href="#111VecTys" title='VecTys' data-ref="111VecTys">VecTys</a>[<a class="local col2 ref" href="#112i" title='i' data-ref="112i">i</a>], <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="97">97</th><td>      <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col1 ref" href="#111VecTys" title='VecTys' data-ref="111VecTys">VecTys</a>[<a class="local col2 ref" href="#112i" title='i' data-ref="112i">i</a>], <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="98">98</th><td>      <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col1 ref" href="#111VecTys" title='VecTys' data-ref="111VecTys">VecTys</a>[<a class="local col2 ref" href="#112i" title='i' data-ref="112i">i</a>], <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="99">99</th><td>      <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col1 ref" href="#111VecTys" title='VecTys' data-ref="111VecTys">VecTys</a>[<a class="local col2 ref" href="#112i" title='i' data-ref="112i">i</a>], <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="100">100</th><td>    }</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>);</td></tr>
<tr><th id="103">103</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRA" title='llvm::ISD::NodeType::SRA' data-ref="llvm::ISD::NodeType::SRA">SRA</a>);</td></tr>
<tr><th id="104">104</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>);</td></tr>
<tr><th id="105">105</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a>);</td></tr>
<tr><th id="106">106</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::VSELECT" title='llvm::ISD::NodeType::VSELECT' data-ref="llvm::ISD::NodeType::VSELECT">VSELECT</a>);</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>    <b>if</b> (<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11hasMips32r2Ev" title='llvm::MipsSubtarget::hasMips32r2' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r2Ev">hasMips32r2</a>()) {</td></tr>
<tr><th id="109">109</th><td>      <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADDC" title='llvm::ISD::NodeType::ADDC' data-ref="llvm::ISD::NodeType::ADDC">ADDC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="110">110</th><td>      <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADDE" title='llvm::ISD::NodeType::ADDE' data-ref="llvm::ISD::NodeType::ADDE">ADDE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="111">111</th><td>    }</td></tr>
<tr><th id="112">112</th><td>  }</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <b>if</b> (<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget8hasDSPR2Ev" title='llvm::MipsSubtarget::hasDSPR2' data-ref="_ZNK4llvm13MipsSubtarget8hasDSPR2Ev">hasDSPR2</a>())</td></tr>
<tr><th id="115">115</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <b>if</b> (<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6hasMSAEv" title='llvm::MipsSubtarget::hasMSA' data-ref="_ZNK4llvm13MipsSubtarget6hasMSAEv">hasMSA</a>()) {</td></tr>
<tr><th id="118">118</th><td>    addMSAIntType(MVT::v16i8, &amp;Mips::<span class='error' title="no member named &apos;MSA128BRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128BRegClass</span>);</td></tr>
<tr><th id="119">119</th><td>    addMSAIntType(MVT::v8i16, &amp;Mips::<span class='error' title="no member named &apos;MSA128HRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128HRegClass</span>);</td></tr>
<tr><th id="120">120</th><td>    addMSAIntType(MVT::v4i32, &amp;Mips::<span class='error' title="no member named &apos;MSA128WRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128WRegClass</span>);</td></tr>
<tr><th id="121">121</th><td>    addMSAIntType(MVT::v2i64, &amp;Mips::<span class='error' title="no member named &apos;MSA128DRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128DRegClass</span>);</td></tr>
<tr><th id="122">122</th><td>    addMSAFloatType(MVT::v8f16, &amp;Mips::<span class='error' title="no member named &apos;MSA128HRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128HRegClass</span>);</td></tr>
<tr><th id="123">123</th><td>    addMSAFloatType(MVT::v4f32, &amp;Mips::<span class='error' title="no member named &apos;MSA128WRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128WRegClass</span>);</td></tr>
<tr><th id="124">124</th><td>    addMSAFloatType(MVT::v2f64, &amp;Mips::<span class='error' title="no member named &apos;MSA128DRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128DRegClass</span>);</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>    <i>// f16 is a storage-only type, always promote it to f32.</i></td></tr>
<tr><th id="127">127</th><td>    addRegisterClass(MVT::f16, &amp;Mips::<span class='error' title="no member named &apos;MSA128HRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128HRegClass</span>);</td></tr>
<tr><th id="128">128</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="129">129</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BR_CC" title='llvm::ISD::NodeType::BR_CC' data-ref="llvm::ISD::NodeType::BR_CC">BR_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="130">130</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT_CC" title='llvm::ISD::NodeType::SELECT_CC' data-ref="llvm::ISD::NodeType::SELECT_CC">SELECT_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="131">131</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="132">132</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FADD" title='llvm::ISD::NodeType::FADD' data-ref="llvm::ISD::NodeType::FADD">FADD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="133">133</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSUB" title='llvm::ISD::NodeType::FSUB' data-ref="llvm::ISD::NodeType::FSUB">FSUB</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="134">134</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="135">135</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FDIV" title='llvm::ISD::NodeType::FDIV' data-ref="llvm::ISD::NodeType::FDIV">FDIV</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="136">136</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FREM" title='llvm::ISD::NodeType::FREM' data-ref="llvm::ISD::NodeType::FREM">FREM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="137">137</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMA" title='llvm::ISD::NodeType::FMA' data-ref="llvm::ISD::NodeType::FMA">FMA</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="138">138</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FNEG" title='llvm::ISD::NodeType::FNEG' data-ref="llvm::ISD::NodeType::FNEG">FNEG</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="139">139</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FABS" title='llvm::ISD::NodeType::FABS' data-ref="llvm::ISD::NodeType::FABS">FABS</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="140">140</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCEIL" title='llvm::ISD::NodeType::FCEIL' data-ref="llvm::ISD::NodeType::FCEIL">FCEIL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="141">141</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCOPYSIGN" title='llvm::ISD::NodeType::FCOPYSIGN' data-ref="llvm::ISD::NodeType::FCOPYSIGN">FCOPYSIGN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="142">142</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCOS" title='llvm::ISD::NodeType::FCOS' data-ref="llvm::ISD::NodeType::FCOS">FCOS</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="143">143</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_EXTEND" title='llvm::ISD::NodeType::FP_EXTEND' data-ref="llvm::ISD::NodeType::FP_EXTEND">FP_EXTEND</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="144">144</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FFLOOR" title='llvm::ISD::NodeType::FFLOOR' data-ref="llvm::ISD::NodeType::FFLOOR">FFLOOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="145">145</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FNEARBYINT" title='llvm::ISD::NodeType::FNEARBYINT' data-ref="llvm::ISD::NodeType::FNEARBYINT">FNEARBYINT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="146">146</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FPOW" title='llvm::ISD::NodeType::FPOW' data-ref="llvm::ISD::NodeType::FPOW">FPOW</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="147">147</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FPOWI" title='llvm::ISD::NodeType::FPOWI' data-ref="llvm::ISD::NodeType::FPOWI">FPOWI</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="148">148</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FRINT" title='llvm::ISD::NodeType::FRINT' data-ref="llvm::ISD::NodeType::FRINT">FRINT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="149">149</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSIN" title='llvm::ISD::NodeType::FSIN' data-ref="llvm::ISD::NodeType::FSIN">FSIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="150">150</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSINCOS" title='llvm::ISD::NodeType::FSINCOS' data-ref="llvm::ISD::NodeType::FSINCOS">FSINCOS</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="151">151</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSQRT" title='llvm::ISD::NodeType::FSQRT' data-ref="llvm::ISD::NodeType::FSQRT">FSQRT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="152">152</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FEXP" title='llvm::ISD::NodeType::FEXP' data-ref="llvm::ISD::NodeType::FEXP">FEXP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="153">153</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FEXP2" title='llvm::ISD::NodeType::FEXP2' data-ref="llvm::ISD::NodeType::FEXP2">FEXP2</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="154">154</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FLOG" title='llvm::ISD::NodeType::FLOG' data-ref="llvm::ISD::NodeType::FLOG">FLOG</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="155">155</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FLOG2" title='llvm::ISD::NodeType::FLOG2' data-ref="llvm::ISD::NodeType::FLOG2">FLOG2</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="156">156</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FLOG10" title='llvm::ISD::NodeType::FLOG10' data-ref="llvm::ISD::NodeType::FLOG10">FLOG10</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="157">157</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FROUND" title='llvm::ISD::NodeType::FROUND' data-ref="llvm::ISD::NodeType::FROUND">FROUND</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="158">158</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FTRUNC" title='llvm::ISD::NodeType::FTRUNC' data-ref="llvm::ISD::NodeType::FTRUNC">FTRUNC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="159">159</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM" title='llvm::ISD::NodeType::FMINNUM' data-ref="llvm::ISD::NodeType::FMINNUM">FMINNUM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="160">160</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM" title='llvm::ISD::NodeType::FMAXNUM' data-ref="llvm::ISD::NodeType::FMAXNUM">FMAXNUM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="161">161</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINIMUM" title='llvm::ISD::NodeType::FMINIMUM' data-ref="llvm::ISD::NodeType::FMINIMUM">FMINIMUM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="162">162</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXIMUM" title='llvm::ISD::NodeType::FMAXIMUM' data-ref="llvm::ISD::NodeType::FMAXIMUM">FMAXIMUM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>);</td></tr>
<tr><th id="165">165</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>);</td></tr>
<tr><th id="166">166</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRA" title='llvm::ISD::NodeType::SRA' data-ref="llvm::ISD::NodeType::SRA">SRA</a>);</td></tr>
<tr><th id="167">167</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::VSELECT" title='llvm::ISD::NodeType::VSELECT' data-ref="llvm::ISD::NodeType::VSELECT">VSELECT</a>);</td></tr>
<tr><th id="168">168</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::XOR" title='llvm::ISD::NodeType::XOR' data-ref="llvm::ISD::NodeType::XOR">XOR</a>);</td></tr>
<tr><th id="169">169</th><td>  }</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <b>if</b> (!<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget12useSoftFloatEv" title='llvm::MipsSubtarget::useSoftFloat' data-ref="_ZNK4llvm13MipsSubtarget12useSoftFloatEv">useSoftFloat</a>()) {</td></tr>
<tr><th id="172">172</th><td>    addRegisterClass(MVT::f32, &amp;Mips::<span class='error' title="no member named &apos;FGR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">FGR32RegClass</span>);</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>    <i>// When dealing with single precision only, use libcalls</i></td></tr>
<tr><th id="175">175</th><td>    <b>if</b> (!<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget13isSingleFloatEv" title='llvm::MipsSubtarget::isSingleFloat' data-ref="_ZNK4llvm13MipsSubtarget13isSingleFloatEv">isSingleFloat</a>()) {</td></tr>
<tr><th id="176">176</th><td>      <b>if</b> (Subtarget.isFP64bit())</td></tr>
<tr><th id="177">177</th><td>        addRegisterClass(MVT::f64, &amp;Mips::<span class='error' title="no member named &apos;FGR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">FGR64RegClass</span>);</td></tr>
<tr><th id="178">178</th><td>      <b>else</b></td></tr>
<tr><th id="179">179</th><td>        addRegisterClass(MVT::f64, &amp;Mips::<span class='error' title="no member named &apos;AFGR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">AFGR64RegClass</span>);</td></tr>
<tr><th id="180">180</th><td>    }</td></tr>
<tr><th id="181">181</th><td>  }</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <b>if</b> (<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget7isCheriEv" title='llvm::MipsSubtarget::isCheri' data-ref="_ZNK4llvm13MipsSubtarget7isCheriEv">isCheri</a>()) {</td></tr>
<tr><th id="184">184</th><td>    <i>// This crashes: addRegisterClass(CapType, &amp;Mips::CheriRegsAllRegClass);</i></td></tr>
<tr><th id="185">185</th><td>    addRegisterClass(CapType, &amp;Mips::<span class='error' title="no member named &apos;CheriGPRRegClass&apos; in namespace &apos;llvm::Mips&apos;">CheriGPRRegClass</span>);</td></tr>
<tr><th id="186">186</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setTruncStoreAction' data-ref="_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE">setTruncStoreAction</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="187">187</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setTruncStoreAction' data-ref="_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE">setTruncStoreAction</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="188">188</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setLoadExtAction' data-ref="_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE">setLoadExtAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::EXTLOAD" title='llvm::ISD::LoadExtType::EXTLOAD' data-ref="llvm::ISD::LoadExtType::EXTLOAD">EXTLOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="189">189</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setLoadExtAction' data-ref="_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE">setLoadExtAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::SEXTLOAD" title='llvm::ISD::LoadExtType::SEXTLOAD' data-ref="llvm::ISD::LoadExtType::SEXTLOAD">SEXTLOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="190">190</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setLoadExtAction' data-ref="_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE">setLoadExtAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::ZEXTLOAD" title='llvm::ISD::LoadExtType::ZEXTLOAD' data-ref="llvm::ISD::LoadExtType::ZEXTLOAD">ZEXTLOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="191">191</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setLoadExtAction' data-ref="_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE">setLoadExtAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::EXTLOAD" title='llvm::ISD::LoadExtType::EXTLOAD' data-ref="llvm::ISD::LoadExtType::EXTLOAD">EXTLOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="192">192</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setLoadExtAction' data-ref="_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE">setLoadExtAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::SEXTLOAD" title='llvm::ISD::LoadExtType::SEXTLOAD' data-ref="llvm::ISD::LoadExtType::SEXTLOAD">SEXTLOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="193">193</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setLoadExtAction' data-ref="_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE">setLoadExtAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::ZEXTLOAD" title='llvm::ISD::LoadExtType::ZEXTLOAD' data-ref="llvm::ISD::LoadExtType::ZEXTLOAD">ZEXTLOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="194">194</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setLoadExtAction' data-ref="_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE">setLoadExtAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::EXTLOAD" title='llvm::ISD::LoadExtType::EXTLOAD' data-ref="llvm::ISD::LoadExtType::EXTLOAD">EXTLOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="195">195</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setLoadExtAction' data-ref="_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE">setLoadExtAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::SEXTLOAD" title='llvm::ISD::LoadExtType::SEXTLOAD' data-ref="llvm::ISD::LoadExtType::SEXTLOAD">SEXTLOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="196">196</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setLoadExtAction' data-ref="_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE">setLoadExtAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::ZEXTLOAD" title='llvm::ISD::LoadExtType::ZEXTLOAD' data-ref="llvm::ISD::LoadExtType::ZEXTLOAD">ZEXTLOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="197">197</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setLoadExtAction' data-ref="_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE">setLoadExtAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::EXTLOAD" title='llvm::ISD::LoadExtType::EXTLOAD' data-ref="llvm::ISD::LoadExtType::EXTLOAD">EXTLOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="198">198</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setLoadExtAction' data-ref="_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE">setLoadExtAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::SEXTLOAD" title='llvm::ISD::LoadExtType::SEXTLOAD' data-ref="llvm::ISD::LoadExtType::SEXTLOAD">SEXTLOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="199">199</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setLoadExtAction' data-ref="_ZN4llvm18TargetLoweringBase16setLoadExtActionEjNS_3MVTES1_NS0_14LegalizeActionE">setLoadExtAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::ZEXTLOAD" title='llvm::ISD::LoadExtType::ZEXTLOAD' data-ref="llvm::ISD::LoadExtType::ZEXTLOAD">ZEXTLOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="200">200</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::CapType" title='llvm::TargetLoweringBase::CapType' data-ref="llvm::TargetLoweringBase::CapType">CapType</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="201">201</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::CapType" title='llvm::TargetLoweringBase::CapType' data-ref="llvm::TargetLoweringBase::CapType">CapType</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="202">202</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT_CC" title='llvm::ISD::NodeType::SELECT_CC' data-ref="llvm::ISD::NodeType::SELECT_CC">SELECT_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::CapType" title='llvm::TargetLoweringBase::CapType' data-ref="llvm::TargetLoweringBase::CapType">CapType</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="203">203</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BR_CC" title='llvm::ISD::NodeType::BR_CC' data-ref="llvm::ISD::NodeType::BR_CC">BR_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::CapType" title='llvm::TargetLoweringBase::CapType' data-ref="llvm::TargetLoweringBase::CapType">CapType</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="204">204</th><td>  } <b>else</b></td></tr>
<tr><th id="205">205</th><td>    addRegisterClass(CapType, &amp;Mips::<span class='error' title="no member named &apos;FakeCheriRegsRegClass&apos; in namespace &apos;llvm::Mips&apos;">FakeCheriRegsRegClass</span>);</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMUL_LOHI" title='llvm::ISD::NodeType::SMUL_LOHI' data-ref="llvm::ISD::NodeType::SMUL_LOHI">SMUL_LOHI</a>,          <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="208">208</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMUL_LOHI" title='llvm::ISD::NodeType::UMUL_LOHI' data-ref="llvm::ISD::NodeType::UMUL_LOHI">UMUL_LOHI</a>,          <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="209">209</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MULHS" title='llvm::ISD::NodeType::MULHS' data-ref="llvm::ISD::NodeType::MULHS">MULHS</a>,              <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="210">210</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MULHU" title='llvm::ISD::NodeType::MULHU' data-ref="llvm::ISD::NodeType::MULHU">MULHU</a>,              <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <b>if</b> (<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9hasCnMipsEv" title='llvm::MipsSubtarget::hasCnMips' data-ref="_ZNK4llvm13MipsSubtarget9hasCnMipsEv">hasCnMips</a>())</td></tr>
<tr><th id="213">213</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a>,              <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="214">214</th><td>  <b>else</b> <b>if</b> (<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isGP64bitEv" title='llvm::MipsSubtarget::isGP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isGP64bitEv">isGP64bit</a>())</td></tr>
<tr><th id="215">215</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a>,              <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <b>if</b> (<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isGP64bitEv" title='llvm::MipsSubtarget::isGP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isGP64bitEv">isGP64bit</a>()) {</td></tr>
<tr><th id="218">218</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMUL_LOHI" title='llvm::ISD::NodeType::SMUL_LOHI' data-ref="llvm::ISD::NodeType::SMUL_LOHI">SMUL_LOHI</a>,        <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="219">219</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMUL_LOHI" title='llvm::ISD::NodeType::UMUL_LOHI' data-ref="llvm::ISD::NodeType::UMUL_LOHI">UMUL_LOHI</a>,        <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="220">220</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MULHS" title='llvm::ISD::NodeType::MULHS' data-ref="llvm::ISD::NodeType::MULHS">MULHS</a>,            <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="221">221</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MULHU" title='llvm::ISD::NodeType::MULHU' data-ref="llvm::ISD::NodeType::MULHU">MULHU</a>,            <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="222">222</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SDIVREM" title='llvm::ISD::NodeType::SDIVREM' data-ref="llvm::ISD::NodeType::SDIVREM">SDIVREM</a>,          <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="223">223</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UDIVREM" title='llvm::ISD::NodeType::UDIVREM' data-ref="llvm::ISD::NodeType::UDIVREM">UDIVREM</a>,          <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="224">224</th><td>  }</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_WO_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_WO_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_WO_CHAIN">INTRINSIC_WO_CHAIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="227">227</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_W_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a>,  <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SDIVREM" title='llvm::ISD::NodeType::SDIVREM' data-ref="llvm::ISD::NodeType::SDIVREM">SDIVREM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="230">230</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UDIVREM" title='llvm::ISD::NodeType::UDIVREM' data-ref="llvm::ISD::NodeType::UDIVREM">UDIVREM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="231">231</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_FENCE" title='llvm::ISD::NodeType::ATOMIC_FENCE' data-ref="llvm::ISD::NodeType::ATOMIC_FENCE">ATOMIC_FENCE</a>,       <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="232">232</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>,               <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="233">233</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>,              <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a>);</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_WO_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_WO_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_WO_CHAIN">INTRINSIC_WO_CHAIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="238">238</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_W_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="239">239</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_VOID" title='llvm::ISD::NodeType::INTRINSIC_VOID' data-ref="llvm::ISD::NodeType::INTRINSIC_VOID">INTRINSIC_VOID</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <b>if</b> (<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11hasMips32r2Ev" title='llvm::MipsSubtarget::hasMips32r2' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r2Ev">hasMips32r2</a>() &amp;&amp; !<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget12useSoftFloatEv" title='llvm::MipsSubtarget::useSoftFloat' data-ref="_ZNK4llvm13MipsSubtarget12useSoftFloatEv">useSoftFloat</a>() &amp;&amp;</td></tr>
<tr><th id="242">242</th><td>      !<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9hasMips64Ev" title='llvm::MipsSubtarget::hasMips64' data-ref="_ZNK4llvm13MipsSubtarget9hasMips64Ev">hasMips64</a>()) {</td></tr>
<tr><th id="243">243</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="244">244</th><td>  }</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#NoDPLoadStore" title='NoDPLoadStore' data-use='m' data-ref="NoDPLoadStore">NoDPLoadStore</a>) {</td></tr>
<tr><th id="247">247</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="248">248</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="249">249</th><td>  }</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <b>if</b> (<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11hasMips32r6Ev" title='llvm::MipsSubtarget::hasMips32r6' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r6Ev">hasMips32r6</a>()) {</td></tr>
<tr><th id="252">252</th><td>    <i>// MIPS32r6 replaces the accumulator-based multiplies with a three register</i></td></tr>
<tr><th id="253">253</th><td><i>    // instruction</i></td></tr>
<tr><th id="254">254</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMUL_LOHI" title='llvm::ISD::NodeType::SMUL_LOHI' data-ref="llvm::ISD::NodeType::SMUL_LOHI">SMUL_LOHI</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="255">255</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMUL_LOHI" title='llvm::ISD::NodeType::UMUL_LOHI' data-ref="llvm::ISD::NodeType::UMUL_LOHI">UMUL_LOHI</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="256">256</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="257">257</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MULHS" title='llvm::ISD::NodeType::MULHS' data-ref="llvm::ISD::NodeType::MULHS">MULHS</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="258">258</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MULHU" title='llvm::ISD::NodeType::MULHU' data-ref="llvm::ISD::NodeType::MULHU">MULHU</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>    <i>// MIPS32r6 replaces the accumulator-based division/remainder with separate</i></td></tr>
<tr><th id="261">261</th><td><i>    // three register division and remainder instructions.</i></td></tr>
<tr><th id="262">262</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SDIVREM" title='llvm::ISD::NodeType::SDIVREM' data-ref="llvm::ISD::NodeType::SDIVREM">SDIVREM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="263">263</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UDIVREM" title='llvm::ISD::NodeType::UDIVREM' data-ref="llvm::ISD::NodeType::UDIVREM">UDIVREM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="264">264</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SDIV" title='llvm::ISD::NodeType::SDIV' data-ref="llvm::ISD::NodeType::SDIV">SDIV</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="265">265</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UDIV" title='llvm::ISD::NodeType::UDIV' data-ref="llvm::ISD::NodeType::UDIV">UDIV</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="266">266</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SREM" title='llvm::ISD::NodeType::SREM' data-ref="llvm::ISD::NodeType::SREM">SREM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="267">267</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UREM" title='llvm::ISD::NodeType::UREM' data-ref="llvm::ISD::NodeType::UREM">UREM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>    <i>// MIPS32r6 replaces conditional moves with an equivalent that removes the</i></td></tr>
<tr><th id="270">270</th><td><i>    // need for three GPR read ports.</i></td></tr>
<tr><th id="271">271</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="272">272</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="273">273</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT_CC" title='llvm::ISD::NodeType::SELECT_CC' data-ref="llvm::ISD::NodeType::SELECT_CC">SELECT_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="276">276</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="277">277</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT_CC" title='llvm::ISD::NodeType::SELECT_CC' data-ref="llvm::ISD::NodeType::SELECT_CC">SELECT_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.isFP64bit() &amp;&amp; &quot;FR=1 is required for MIPS32r6&quot;) ? void (0) : __assert_fail (&quot;Subtarget.isFP64bit() &amp;&amp; \&quot;FR=1 is required for MIPS32r6\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 279, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isFP64bitEv" title='llvm::MipsSubtarget::isFP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isFP64bitEv">isFP64bit</a>() &amp;&amp; <q>"FR=1 is required for MIPS32r6"</q>);</td></tr>
<tr><th id="280">280</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="281">281</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="282">282</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT_CC" title='llvm::ISD::NodeType::SELECT_CC' data-ref="llvm::ISD::NodeType::SELECT_CC">SELECT_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BRCOND" title='llvm::ISD::NodeType::BRCOND' data-ref="llvm::ISD::NodeType::BRCOND">BRCOND</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>    <i>// Floating point &gt; and &gt;= are supported via &lt; and &lt;=</i></td></tr>
<tr><th id="287">287</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setCondCodeAction' data-ref="_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE">setCondCodeAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETOGE" title='llvm::ISD::CondCode::SETOGE' data-ref="llvm::ISD::CondCode::SETOGE">SETOGE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="288">288</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setCondCodeAction' data-ref="_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE">setCondCodeAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETOGT" title='llvm::ISD::CondCode::SETOGT' data-ref="llvm::ISD::CondCode::SETOGT">SETOGT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="289">289</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setCondCodeAction' data-ref="_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE">setCondCodeAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETUGE" title='llvm::ISD::CondCode::SETUGE' data-ref="llvm::ISD::CondCode::SETUGE">SETUGE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="290">290</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setCondCodeAction' data-ref="_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE">setCondCodeAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETUGT" title='llvm::ISD::CondCode::SETUGT' data-ref="llvm::ISD::CondCode::SETUGT">SETUGT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setCondCodeAction' data-ref="_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE">setCondCodeAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETOGE" title='llvm::ISD::CondCode::SETOGE' data-ref="llvm::ISD::CondCode::SETOGE">SETOGE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="293">293</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setCondCodeAction' data-ref="_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE">setCondCodeAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETOGT" title='llvm::ISD::CondCode::SETOGT' data-ref="llvm::ISD::CondCode::SETOGT">SETOGT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="294">294</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setCondCodeAction' data-ref="_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE">setCondCodeAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETUGE" title='llvm::ISD::CondCode::SETUGE' data-ref="llvm::ISD::CondCode::SETUGE">SETUGE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="295">295</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setCondCodeAction' data-ref="_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE">setCondCodeAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETUGT" title='llvm::ISD::CondCode::SETUGT' data-ref="llvm::ISD::CondCode::SETUGT">SETUGT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="296">296</th><td>  }</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>  <b>if</b> (<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11hasMips64r6Ev" title='llvm::MipsSubtarget::hasMips64r6' data-ref="_ZNK4llvm13MipsSubtarget11hasMips64r6Ev">hasMips64r6</a>()) {</td></tr>
<tr><th id="299">299</th><td>    <i>// FIXME: we should really do some smarter expanding</i></td></tr>
<tr><th id="300">300</th><td><i>    // MIPS64r6 replaces the accumulator-based multiplies with a three register</i></td></tr>
<tr><th id="301">301</th><td><i>    // instruction</i></td></tr>
<tr><th id="302">302</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMUL_LOHI" title='llvm::ISD::NodeType::SMUL_LOHI' data-ref="llvm::ISD::NodeType::SMUL_LOHI">SMUL_LOHI</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="303">303</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMUL_LOHI" title='llvm::ISD::NodeType::UMUL_LOHI' data-ref="llvm::ISD::NodeType::UMUL_LOHI">UMUL_LOHI</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="304">304</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="305">305</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MULHS" title='llvm::ISD::NodeType::MULHS' data-ref="llvm::ISD::NodeType::MULHS">MULHS</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="306">306</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MULHU" title='llvm::ISD::NodeType::MULHU' data-ref="llvm::ISD::NodeType::MULHU">MULHU</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>    <i>// MIPS32r6 replaces the accumulator-based division/remainder with separate</i></td></tr>
<tr><th id="309">309</th><td><i>    // three register division and remainder instructions.</i></td></tr>
<tr><th id="310">310</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SDIVREM" title='llvm::ISD::NodeType::SDIVREM' data-ref="llvm::ISD::NodeType::SDIVREM">SDIVREM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="311">311</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UDIVREM" title='llvm::ISD::NodeType::UDIVREM' data-ref="llvm::ISD::NodeType::UDIVREM">UDIVREM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="312">312</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SDIV" title='llvm::ISD::NodeType::SDIV' data-ref="llvm::ISD::NodeType::SDIV">SDIV</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="313">313</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UDIV" title='llvm::ISD::NodeType::UDIV' data-ref="llvm::ISD::NodeType::UDIV">UDIV</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="314">314</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SREM" title='llvm::ISD::NodeType::SREM' data-ref="llvm::ISD::NodeType::SREM">SREM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="315">315</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UREM" title='llvm::ISD::NodeType::UREM' data-ref="llvm::ISD::NodeType::UREM">UREM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>    <i>// MIPS64r6 replaces conditional moves with an equivalent that removes the</i></td></tr>
<tr><th id="318">318</th><td><i>    // need for three GPR read ports.</i></td></tr>
<tr><th id="319">319</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="320">320</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="321">321</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT_CC" title='llvm::ISD::NodeType::SELECT_CC' data-ref="llvm::ISD::NodeType::SELECT_CC">SELECT_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="322">322</th><td>  }</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>  computeRegisterProperties(<span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::MipsRegisterInfo *&apos;">Subtarget</span>.getRegisterInfo());</td></tr>
<tr><th id="325">325</th><td>}</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td><em>const</em> <a class="type" href="MipsISelLowering.h.html#llvm::MipsTargetLowering" title='llvm::MipsTargetLowering' data-ref="llvm::MipsTargetLowering">MipsTargetLowering</a> *</td></tr>
<tr><th id="328">328</th><td><span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm26createMipsSETargetLoweringERKNS_17MipsTargetMachineERKNS_13MipsSubtargetE" title='llvm::createMipsSETargetLowering' data-ref="_ZN4llvm26createMipsSETargetLoweringERKNS_17MipsTargetMachineERKNS_13MipsSubtargetE">createMipsSETargetLowering</dfn>(<em>const</em> <a class="type" href="Mips.h.html#llvm::MipsTargetMachine" title='llvm::MipsTargetMachine' data-ref="llvm::MipsTargetMachine">MipsTargetMachine</a> &amp;<dfn class="local col4 decl" id="114TM" title='TM' data-type='const llvm::MipsTargetMachine &amp;' data-ref="114TM">TM</dfn>,</td></tr>
<tr><th id="329">329</th><td>                                 <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col5 decl" id="115STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="115STI">STI</dfn>) {</td></tr>
<tr><th id="330">330</th><td>  <b>return</b> <b>new</b> <a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a><a class="ref" href="#_ZN4llvm20MipsSETargetLoweringC1ERKNS_17MipsTargetMachineERKNS_13MipsSubtargetE" title='llvm::MipsSETargetLowering::MipsSETargetLowering' data-ref="_ZN4llvm20MipsSETargetLoweringC1ERKNS_17MipsTargetMachineERKNS_13MipsSubtargetE">(</a><a class="local col4 ref" href="#114TM" title='TM' data-ref="114TM">TM</a>, <a class="local col5 ref" href="#115STI" title='STI' data-ref="115STI">STI</a>);</td></tr>
<tr><th id="331">331</th><td>}</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm20MipsSETargetLowering21getExceptionPointerASEv" title='llvm::MipsSETargetLowering::getExceptionPointerAS' data-ref="_ZNK4llvm20MipsSETargetLowering21getExceptionPointerASEv">getExceptionPointerAS</dfn>() <em>const</em> {</td></tr>
<tr><th id="334">334</th><td>  <b>return</b> <a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget18isABI_CheriPureCapEv" title='llvm::MipsSubtarget::isABI_CheriPureCap' data-ref="_ZNK4llvm13MipsSubtarget18isABI_CheriPureCapEv">isABI_CheriPureCap</a>() ? <var>200</var> : <var>0</var>;</td></tr>
<tr><th id="335">335</th><td>}</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="338">338</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm20MipsSETargetLowering17getRepRegClassForENS_3MVTE" title='llvm::MipsSETargetLowering::getRepRegClassFor' data-ref="_ZNK4llvm20MipsSETargetLowering17getRepRegClassForENS_3MVTE">getRepRegClassFor</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="116VT" title='VT' data-type='llvm::MVT' data-ref="116VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="339">339</th><td>  <b>if</b> (VT == MVT::Untyped)</td></tr>
<tr><th id="340">340</th><td>    <b>return</b> Subtarget.hasDSP() ? &amp;Mips::<span class='error' title="no member named &apos;ACC64DSPRegClass&apos; in namespace &apos;llvm::Mips&apos;">ACC64DSPRegClass</span> : &amp;Mips::<span class='error' title="no member named &apos;ACC64RegClass&apos; in namespace &apos;llvm::Mips&apos;">ACC64RegClass</span>;</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase17getRepRegClassForENS_3MVTE" title='llvm::TargetLoweringBase::getRepRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase17getRepRegClassForENS_3MVTE">getRepRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#116VT" title='VT' data-ref="116VT">VT</a>);</td></tr>
<tr><th id="343">343</th><td>}</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><i>// Enable MSA support for the given integer type and Register class.</i></td></tr>
<tr><th id="346">346</th><td><em>void</em> <a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::</td></tr>
<tr><th id="347">347</th><td><dfn class="decl def" id="_ZN4llvm20MipsSETargetLowering13addMSAIntTypeENS_3MVT15SimpleValueTypeEPKNS_19TargetRegisterClassE" title='llvm::MipsSETargetLowering::addMSAIntType' data-ref="_ZN4llvm20MipsSETargetLowering13addMSAIntTypeENS_3MVT15SimpleValueTypeEPKNS_19TargetRegisterClassE">addMSAIntType</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType" title='llvm::MVT::SimpleValueType' data-ref="llvm::MVT::SimpleValueType">SimpleValueType</a> <dfn class="local col7 decl" id="117Ty" title='Ty' data-type='MVT::SimpleValueType' data-ref="117Ty">Ty</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="118RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="118RC">RC</dfn>) {</td></tr>
<tr><th id="348">348</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase16addRegisterClassENS_3MVTEPKNS_19TargetRegisterClassE" title='llvm::TargetLoweringBase::addRegisterClass' data-ref="_ZN4llvm18TargetLoweringBase16addRegisterClassENS_3MVTEPKNS_19TargetRegisterClassE">addRegisterClass</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="local col8 ref" href="#118RC" title='RC' data-ref="118RC">RC</a>);</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>  <i>// Expand all builtin opcodes.</i></td></tr>
<tr><th id="351">351</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="119Opc" title='Opc' data-type='unsigned int' data-ref="119Opc">Opc</dfn> = <var>0</var>; <a class="local col9 ref" href="#119Opc" title='Opc' data-ref="119Opc">Opc</a> &lt; <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILTIN_OP_END" title='llvm::ISD::NodeType::BUILTIN_OP_END' data-ref="llvm::ISD::NodeType::BUILTIN_OP_END">BUILTIN_OP_END</a>; ++<a class="local col9 ref" href="#119Opc" title='Opc' data-ref="119Opc">Opc</a>)</td></tr>
<tr><th id="352">352</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<a class="local col9 ref" href="#119Opc" title='Opc' data-ref="119Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="355">355</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="356">356</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="357">357</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="358">358</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="359">359</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILD_VECTOR" title='llvm::ISD::NodeType::BUILD_VECTOR' data-ref="llvm::ISD::NodeType::BUILD_VECTOR">BUILD_VECTOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="362">362</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="363">363</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CTLZ" title='llvm::ISD::NodeType::CTLZ' data-ref="llvm::ISD::NodeType::CTLZ">CTLZ</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="364">364</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CTPOP" title='llvm::ISD::NodeType::CTPOP' data-ref="llvm::ISD::NodeType::CTPOP">CTPOP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="365">365</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="366">366</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="367">367</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SDIV" title='llvm::ISD::NodeType::SDIV' data-ref="llvm::ISD::NodeType::SDIV">SDIV</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="368">368</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SREM" title='llvm::ISD::NodeType::SREM' data-ref="llvm::ISD::NodeType::SREM">SREM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="369">369</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="370">370</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRA" title='llvm::ISD::NodeType::SRA' data-ref="llvm::ISD::NodeType::SRA">SRA</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="371">371</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="372">372</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="373">373</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMAX" title='llvm::ISD::NodeType::SMAX' data-ref="llvm::ISD::NodeType::SMAX">SMAX</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="374">374</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMIN" title='llvm::ISD::NodeType::SMIN' data-ref="llvm::ISD::NodeType::SMIN">SMIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="375">375</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UDIV" title='llvm::ISD::NodeType::UDIV' data-ref="llvm::ISD::NodeType::UDIV">UDIV</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="376">376</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UREM" title='llvm::ISD::NodeType::UREM' data-ref="llvm::ISD::NodeType::UREM">UREM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="377">377</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMAX" title='llvm::ISD::NodeType::UMAX' data-ref="llvm::ISD::NodeType::UMAX">UMAX</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="378">378</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMIN" title='llvm::ISD::NodeType::UMIN' data-ref="llvm::ISD::NodeType::UMIN">UMIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="379">379</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::VECTOR_SHUFFLE" title='llvm::ISD::NodeType::VECTOR_SHUFFLE' data-ref="llvm::ISD::NodeType::VECTOR_SHUFFLE">VECTOR_SHUFFLE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="380">380</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::VSELECT" title='llvm::ISD::NodeType::VSELECT' data-ref="llvm::ISD::NodeType::VSELECT">VSELECT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="381">381</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::XOR" title='llvm::ISD::NodeType::XOR' data-ref="llvm::ISD::NodeType::XOR">XOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <b>if</b> (<a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a>) {</td></tr>
<tr><th id="384">384</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_TO_SINT" title='llvm::ISD::NodeType::FP_TO_SINT' data-ref="llvm::ISD::NodeType::FP_TO_SINT">FP_TO_SINT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="385">385</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_TO_UINT" title='llvm::ISD::NodeType::FP_TO_UINT' data-ref="llvm::ISD::NodeType::FP_TO_UINT">FP_TO_UINT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="386">386</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SINT_TO_FP" title='llvm::ISD::NodeType::SINT_TO_FP' data-ref="llvm::ISD::NodeType::SINT_TO_FP">SINT_TO_FP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="387">387</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UINT_TO_FP" title='llvm::ISD::NodeType::UINT_TO_FP' data-ref="llvm::ISD::NodeType::UINT_TO_FP">UINT_TO_FP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="388">388</th><td>  }</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="391">391</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setCondCodeAction' data-ref="_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE">setCondCodeAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETNE" title='llvm::ISD::CondCode::SETNE' data-ref="llvm::ISD::CondCode::SETNE">SETNE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="392">392</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setCondCodeAction' data-ref="_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE">setCondCodeAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETGE" title='llvm::ISD::CondCode::SETGE' data-ref="llvm::ISD::CondCode::SETGE">SETGE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="393">393</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setCondCodeAction' data-ref="_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE">setCondCodeAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETGT" title='llvm::ISD::CondCode::SETGT' data-ref="llvm::ISD::CondCode::SETGT">SETGT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="394">394</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setCondCodeAction' data-ref="_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE">setCondCodeAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETUGE" title='llvm::ISD::CondCode::SETUGE' data-ref="llvm::ISD::CondCode::SETUGE">SETUGE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="395">395</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setCondCodeAction' data-ref="_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE">setCondCodeAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETUGT" title='llvm::ISD::CondCode::SETUGT' data-ref="llvm::ISD::CondCode::SETUGT">SETUGT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#117Ty" title='Ty' data-ref="117Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="396">396</th><td>}</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><i>// Enable MSA support for the given floating-point type and Register class.</i></td></tr>
<tr><th id="399">399</th><td><em>void</em> <a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::</td></tr>
<tr><th id="400">400</th><td><dfn class="decl def" id="_ZN4llvm20MipsSETargetLowering15addMSAFloatTypeENS_3MVT15SimpleValueTypeEPKNS_19TargetRegisterClassE" title='llvm::MipsSETargetLowering::addMSAFloatType' data-ref="_ZN4llvm20MipsSETargetLowering15addMSAFloatTypeENS_3MVT15SimpleValueTypeEPKNS_19TargetRegisterClassE">addMSAFloatType</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType" title='llvm::MVT::SimpleValueType' data-ref="llvm::MVT::SimpleValueType">SimpleValueType</a> <dfn class="local col0 decl" id="120Ty" title='Ty' data-type='MVT::SimpleValueType' data-ref="120Ty">Ty</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="121RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="121RC">RC</dfn>) {</td></tr>
<tr><th id="401">401</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase16addRegisterClassENS_3MVTEPKNS_19TargetRegisterClassE" title='llvm::TargetLoweringBase::addRegisterClass' data-ref="_ZN4llvm18TargetLoweringBase16addRegisterClassENS_3MVTEPKNS_19TargetRegisterClassE">addRegisterClass</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="local col1 ref" href="#121RC" title='RC' data-ref="121RC">RC</a>);</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>  <i>// Expand all builtin opcodes.</i></td></tr>
<tr><th id="404">404</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="122Opc" title='Opc' data-type='unsigned int' data-ref="122Opc">Opc</dfn> = <var>0</var>; <a class="local col2 ref" href="#122Opc" title='Opc' data-ref="122Opc">Opc</a> &lt; <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILTIN_OP_END" title='llvm::ISD::NodeType::BUILTIN_OP_END' data-ref="llvm::ISD::NodeType::BUILTIN_OP_END">BUILTIN_OP_END</a>; ++<a class="local col2 ref" href="#122Opc" title='Opc' data-ref="122Opc">Opc</a>)</td></tr>
<tr><th id="405">405</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<a class="local col2 ref" href="#122Opc" title='Opc' data-ref="122Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="408">408</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="409">409</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="410">410</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="411">411</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="412">412</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILD_VECTOR" title='llvm::ISD::NodeType::BUILD_VECTOR' data-ref="llvm::ISD::NodeType::BUILD_VECTOR">BUILD_VECTOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <b>if</b> (<a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a> != <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="415">415</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FABS" title='llvm::ISD::NodeType::FABS' data-ref="llvm::ISD::NodeType::FABS">FABS</a>,  <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="416">416</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FADD" title='llvm::ISD::NodeType::FADD' data-ref="llvm::ISD::NodeType::FADD">FADD</a>,  <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="417">417</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FDIV" title='llvm::ISD::NodeType::FDIV' data-ref="llvm::ISD::NodeType::FDIV">FDIV</a>,  <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="418">418</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FEXP2" title='llvm::ISD::NodeType::FEXP2' data-ref="llvm::ISD::NodeType::FEXP2">FEXP2</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="419">419</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FLOG2" title='llvm::ISD::NodeType::FLOG2' data-ref="llvm::ISD::NodeType::FLOG2">FLOG2</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="420">420</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMA" title='llvm::ISD::NodeType::FMA' data-ref="llvm::ISD::NodeType::FMA">FMA</a>,   <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="421">421</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a>,  <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="422">422</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FRINT" title='llvm::ISD::NodeType::FRINT' data-ref="llvm::ISD::NodeType::FRINT">FRINT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="423">423</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSQRT" title='llvm::ISD::NodeType::FSQRT' data-ref="llvm::ISD::NodeType::FSQRT">FSQRT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="424">424</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSUB" title='llvm::ISD::NodeType::FSUB' data-ref="llvm::ISD::NodeType::FSUB">FSUB</a>,  <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="425">425</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::VSELECT" title='llvm::ISD::NodeType::VSELECT' data-ref="llvm::ISD::NodeType::VSELECT">VSELECT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="428">428</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setCondCodeAction' data-ref="_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE">setCondCodeAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETOGE" title='llvm::ISD::CondCode::SETOGE' data-ref="llvm::ISD::CondCode::SETOGE">SETOGE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="429">429</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setCondCodeAction' data-ref="_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE">setCondCodeAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETOGT" title='llvm::ISD::CondCode::SETOGT' data-ref="llvm::ISD::CondCode::SETOGT">SETOGT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="430">430</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setCondCodeAction' data-ref="_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE">setCondCodeAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETUGE" title='llvm::ISD::CondCode::SETUGE' data-ref="llvm::ISD::CondCode::SETUGE">SETUGE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="431">431</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setCondCodeAction' data-ref="_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE">setCondCodeAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETUGT" title='llvm::ISD::CondCode::SETUGT' data-ref="llvm::ISD::CondCode::SETUGT">SETUGT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="432">432</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setCondCodeAction' data-ref="_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE">setCondCodeAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETGE" title='llvm::ISD::CondCode::SETGE' data-ref="llvm::ISD::CondCode::SETGE">SETGE</a>,  <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="433">433</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setCondCodeAction' data-ref="_ZN4llvm18TargetLoweringBase17setCondCodeActionENS_3ISD8CondCodeENS_3MVTENS0_14LegalizeActionE">setCondCodeAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETGT" title='llvm::ISD::CondCode::SETGT' data-ref="llvm::ISD::CondCode::SETGT">SETGT</a>,  <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="434">434</th><td>  }</td></tr>
<tr><th id="435">435</th><td>}</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering11lowerSELECTENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerSELECT' data-ref="_ZNK4llvm20MipsSETargetLowering11lowerSELECTENS_7SDValueERNS_12SelectionDAGE">lowerSELECT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="123Op" title='Op' data-type='llvm::SDValue' data-ref="123Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="124DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="124DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="438">438</th><td>  <b>if</b>(!<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11hasMips32r6Ev" title='llvm::MipsSubtarget::hasMips32r6' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r6Ev">hasMips32r6</a>())</td></tr>
<tr><th id="439">439</th><td>    <b>return</b> <a class="type" href="MipsISelLowering.h.html#llvm::MipsTargetLowering" title='llvm::MipsTargetLowering' data-ref="llvm::MipsTargetLowering">MipsTargetLowering</a>::<a class="virtual member" href="MipsISelLowering.h.html#_ZNK4llvm18MipsTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsTargetLowering::LowerOperation' data-ref="_ZNK4llvm18MipsTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE">LowerOperation</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#123Op" title='Op' data-ref="123Op">Op</a>, <span class='refarg'><a class="local col4 ref" href="#124DAG" title='DAG' data-ref="124DAG">DAG</a></span>);</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="125ResTy" title='ResTy' data-type='llvm::EVT' data-ref="125ResTy">ResTy</dfn> = <a class="local col3 ref" href="#123Op" title='Op' data-ref="123Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="442">442</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col6 decl" id="126DL" title='DL' data-type='llvm::SDLoc' data-ref="126DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#123Op" title='Op' data-ref="123Op">Op</a>);</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <i>// Although MTC1_D64 takes an i32 and writes an f64, the upper 32 bits of the</i></td></tr>
<tr><th id="445">445</th><td><i>  // floating point register are undefined. Not really an issue as sel.d, which</i></td></tr>
<tr><th id="446">446</th><td><i>  // is produced from an FSELECT node, only looks at bit 0.</i></td></tr>
<tr><th id="447">447</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="127Tmp" title='Tmp' data-type='llvm::SDValue' data-ref="127Tmp">Tmp</dfn> = <a class="local col4 ref" href="#124DAG" title='DAG' data-ref="124DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::MTC1_D64" title='llvm::MipsISD::NodeType::MTC1_D64' data-ref="llvm::MipsISD::NodeType::MTC1_D64">MTC1_D64</a>, <a class="local col6 ref" href="#126DL" title='DL' data-ref="126DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#123Op" title='Op' data-ref="123Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="448">448</th><td>  <b>return</b> <a class="local col4 ref" href="#124DAG" title='DAG' data-ref="124DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::FSELECT" title='llvm::MipsISD::NodeType::FSELECT' data-ref="llvm::MipsISD::NodeType::FSELECT">FSELECT</a>, <a class="local col6 ref" href="#126DL" title='DL' data-ref="126DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#125ResTy" title='ResTy' data-ref="125ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#127Tmp" title='Tmp' data-ref="127Tmp">Tmp</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#123Op" title='Op' data-ref="123Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>),</td></tr>
<tr><th id="449">449</th><td>                     <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#123Op" title='Op' data-ref="123Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="450">450</th><td>}</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><em>bool</em> <a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm20MipsSETargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb" title='llvm::MipsSETargetLowering::allowsMisalignedMemoryAccesses' data-ref="_ZNK4llvm20MipsSETargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb">allowsMisalignedMemoryAccesses</dfn>(</td></tr>
<tr><th id="453">453</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="128VT" title='VT' data-type='llvm::EVT' data-ref="128VT">VT</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="129AS" title='AS' data-type='unsigned int' data-ref="129AS">AS</dfn>, <em>unsigned</em>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a>, <em>bool</em> *<dfn class="local col0 decl" id="130Fast" title='Fast' data-type='bool *' data-ref="130Fast">Fast</dfn>) <em>const</em> {</td></tr>
<tr><th id="454">454</th><td>  <i>// capabilities must be aligned</i></td></tr>
<tr><th id="455">455</th><td>  <b>if</b> (<a class="local col8 ref" href="#128VT" title='VT' data-ref="128VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT12isFatPointerEv" title='llvm::EVT::isFatPointer' data-ref="_ZNK4llvm3EVT12isFatPointerEv">isFatPointer</a>())</td></tr>
<tr><th id="456">456</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType" title='llvm::MVT::SimpleValueType' data-ref="llvm::MVT::SimpleValueType">SimpleValueType</a> <dfn class="local col1 decl" id="131SVT" title='SVT' data-type='MVT::SimpleValueType' data-ref="131SVT">SVT</dfn> = <a class="local col8 ref" href="#128VT" title='VT' data-ref="128VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>;</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>  <b>if</b> (<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget29systemSupportsUnalignedAccessEj" title='llvm::MipsSubtarget::systemSupportsUnalignedAccess' data-ref="_ZNK4llvm13MipsSubtarget29systemSupportsUnalignedAccessEj">systemSupportsUnalignedAccess</a>(<a class="local col9 ref" href="#129AS" title='AS' data-ref="129AS">AS</a>)) {</td></tr>
<tr><th id="461">461</th><td>    <i>// MIPS32r6/MIPS64r6 is required to support unaligned access. It's</i></td></tr>
<tr><th id="462">462</th><td><i>    // implementation defined whether this is handled by hardware, software, or</i></td></tr>
<tr><th id="463">463</th><td><i>    // a hybrid of the two but it's expected that most implementations will</i></td></tr>
<tr><th id="464">464</th><td><i>    // handle the majority of cases in hardware.</i></td></tr>
<tr><th id="465">465</th><td>    <b>if</b> (<a class="local col0 ref" href="#130Fast" title='Fast' data-ref="130Fast">Fast</a>) {</td></tr>
<tr><th id="466">466</th><td>      <i>// CHERI used to support unaligned loads and stores within a cache-line</i></td></tr>
<tr><th id="467">467</th><td><i>      // but now it is emulated in the OS instead.</i></td></tr>
<tr><th id="468">468</th><td>      <b>if</b> (<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget7isCheriEv" title='llvm::MipsSubtarget::isCheri' data-ref="_ZNK4llvm13MipsSubtarget7isCheriEv">isCheri</a>())</td></tr>
<tr><th id="469">469</th><td>        *<a class="local col0 ref" href="#130Fast" title='Fast' data-ref="130Fast">Fast</a> = <b>false</b>;</td></tr>
<tr><th id="470">470</th><td>      <b>else</b></td></tr>
<tr><th id="471">471</th><td>        *<a class="local col0 ref" href="#130Fast" title='Fast' data-ref="130Fast">Fast</a> = <b>true</b>;</td></tr>
<tr><th id="472">472</th><td>    }</td></tr>
<tr><th id="473">473</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="474">474</th><td>  }</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td>  <b>switch</b> (<a class="local col1 ref" href="#131SVT" title='SVT' data-ref="131SVT">SVT</a>) {</td></tr>
<tr><th id="477">477</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>: <i>// LDL/LDR/SDL/SDR</i></td></tr>
<tr><th id="478">478</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>: <i>// LWL/LWR/SWL/SWR</i></td></tr>
<tr><th id="479">479</th><td>    <b>if</b> (<a class="local col0 ref" href="#130Fast" title='Fast' data-ref="130Fast">Fast</a>)</td></tr>
<tr><th id="480">480</th><td>      *<a class="local col0 ref" href="#130Fast" title='Fast' data-ref="130Fast">Fast</a> = <b>true</b>;</td></tr>
<tr><th id="481">481</th><td>    <b>return</b> <a class="local col9 ref" href="#129AS" title='AS' data-ref="129AS">AS</a> == <var>0</var>;</td></tr>
<tr><th id="482">482</th><td>  <b>default</b>:</td></tr>
<tr><th id="483">483</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="484">484</th><td>  }</td></tr>
<tr><th id="485">485</th><td>}</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm20MipsSETargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::LowerOperation' data-ref="_ZNK4llvm20MipsSETargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE">LowerOperation</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="132Op" title='Op' data-type='llvm::SDValue' data-ref="132Op">Op</dfn>,</td></tr>
<tr><th id="488">488</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="133DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="133DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="489">489</th><td>  <b>switch</b>(<a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="490">490</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>:  <b>return</b> <a class="member" href="#_ZNK4llvm20MipsSETargetLowering9lowerLOADENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerLOAD' data-ref="_ZNK4llvm20MipsSETargetLowering9lowerLOADENS_7SDValueERNS_12SelectionDAGE">lowerLOAD</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>, <span class='refarg'><a class="local col3 ref" href="#133DAG" title='DAG' data-ref="133DAG">DAG</a></span>);</td></tr>
<tr><th id="491">491</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>: <b>return</b> <a class="member" href="#_ZNK4llvm20MipsSETargetLowering10lowerSTOREENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerSTORE' data-ref="_ZNK4llvm20MipsSETargetLowering10lowerSTOREENS_7SDValueERNS_12SelectionDAGE">lowerSTORE</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>, <span class='refarg'><a class="local col3 ref" href="#133DAG" title='DAG' data-ref="133DAG">DAG</a></span>);</td></tr>
<tr><th id="492">492</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMUL_LOHI" title='llvm::ISD::NodeType::SMUL_LOHI' data-ref="llvm::ISD::NodeType::SMUL_LOHI">SMUL_LOHI</a>: <b>return</b> <a class="member" href="#_ZNK4llvm20MipsSETargetLowering11lowerMulDivENS_7SDValueEjbbRNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerMulDiv' data-ref="_ZNK4llvm20MipsSETargetLowering11lowerMulDivENS_7SDValueEjbbRNS_12SelectionDAGE">lowerMulDiv</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>, <span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::Mult" title='llvm::MipsISD::NodeType::Mult' data-ref="llvm::MipsISD::NodeType::Mult">Mult</a>, <b>true</b>, <b>true</b>, <span class='refarg'><a class="local col3 ref" href="#133DAG" title='DAG' data-ref="133DAG">DAG</a></span>);</td></tr>
<tr><th id="493">493</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMUL_LOHI" title='llvm::ISD::NodeType::UMUL_LOHI' data-ref="llvm::ISD::NodeType::UMUL_LOHI">UMUL_LOHI</a>: <b>return</b> <a class="member" href="#_ZNK4llvm20MipsSETargetLowering11lowerMulDivENS_7SDValueEjbbRNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerMulDiv' data-ref="_ZNK4llvm20MipsSETargetLowering11lowerMulDivENS_7SDValueEjbbRNS_12SelectionDAGE">lowerMulDiv</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>, <span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::Multu" title='llvm::MipsISD::NodeType::Multu' data-ref="llvm::MipsISD::NodeType::Multu">Multu</a>, <b>true</b>, <b>true</b>, <span class='refarg'><a class="local col3 ref" href="#133DAG" title='DAG' data-ref="133DAG">DAG</a></span>);</td></tr>
<tr><th id="494">494</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MULHS" title='llvm::ISD::NodeType::MULHS' data-ref="llvm::ISD::NodeType::MULHS">MULHS</a>:     <b>return</b> <a class="member" href="#_ZNK4llvm20MipsSETargetLowering11lowerMulDivENS_7SDValueEjbbRNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerMulDiv' data-ref="_ZNK4llvm20MipsSETargetLowering11lowerMulDivENS_7SDValueEjbbRNS_12SelectionDAGE">lowerMulDiv</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>, <span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::Mult" title='llvm::MipsISD::NodeType::Mult' data-ref="llvm::MipsISD::NodeType::Mult">Mult</a>, <b>false</b>, <b>true</b>, <span class='refarg'><a class="local col3 ref" href="#133DAG" title='DAG' data-ref="133DAG">DAG</a></span>);</td></tr>
<tr><th id="495">495</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MULHU" title='llvm::ISD::NodeType::MULHU' data-ref="llvm::ISD::NodeType::MULHU">MULHU</a>:     <b>return</b> <a class="member" href="#_ZNK4llvm20MipsSETargetLowering11lowerMulDivENS_7SDValueEjbbRNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerMulDiv' data-ref="_ZNK4llvm20MipsSETargetLowering11lowerMulDivENS_7SDValueEjbbRNS_12SelectionDAGE">lowerMulDiv</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>, <span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::Multu" title='llvm::MipsISD::NodeType::Multu' data-ref="llvm::MipsISD::NodeType::Multu">Multu</a>, <b>false</b>, <b>true</b>, <span class='refarg'><a class="local col3 ref" href="#133DAG" title='DAG' data-ref="133DAG">DAG</a></span>);</td></tr>
<tr><th id="496">496</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a>:       <b>return</b> <a class="member" href="#_ZNK4llvm20MipsSETargetLowering11lowerMulDivENS_7SDValueEjbbRNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerMulDiv' data-ref="_ZNK4llvm20MipsSETargetLowering11lowerMulDivENS_7SDValueEjbbRNS_12SelectionDAGE">lowerMulDiv</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>, <span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::Mult" title='llvm::MipsISD::NodeType::Mult' data-ref="llvm::MipsISD::NodeType::Mult">Mult</a>, <b>true</b>, <b>false</b>, <span class='refarg'><a class="local col3 ref" href="#133DAG" title='DAG' data-ref="133DAG">DAG</a></span>);</td></tr>
<tr><th id="497">497</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SDIVREM" title='llvm::ISD::NodeType::SDIVREM' data-ref="llvm::ISD::NodeType::SDIVREM">SDIVREM</a>:   <b>return</b> <a class="member" href="#_ZNK4llvm20MipsSETargetLowering11lowerMulDivENS_7SDValueEjbbRNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerMulDiv' data-ref="_ZNK4llvm20MipsSETargetLowering11lowerMulDivENS_7SDValueEjbbRNS_12SelectionDAGE">lowerMulDiv</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>, <span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::DivRem" title='llvm::MipsISD::NodeType::DivRem' data-ref="llvm::MipsISD::NodeType::DivRem">DivRem</a>, <b>true</b>, <b>true</b>, <span class='refarg'><a class="local col3 ref" href="#133DAG" title='DAG' data-ref="133DAG">DAG</a></span>);</td></tr>
<tr><th id="498">498</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UDIVREM" title='llvm::ISD::NodeType::UDIVREM' data-ref="llvm::ISD::NodeType::UDIVREM">UDIVREM</a>:   <b>return</b> <a class="member" href="#_ZNK4llvm20MipsSETargetLowering11lowerMulDivENS_7SDValueEjbbRNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerMulDiv' data-ref="_ZNK4llvm20MipsSETargetLowering11lowerMulDivENS_7SDValueEjbbRNS_12SelectionDAGE">lowerMulDiv</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>, <span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::DivRemU" title='llvm::MipsISD::NodeType::DivRemU' data-ref="llvm::MipsISD::NodeType::DivRemU">DivRemU</a>, <b>true</b>, <b>true</b>,</td></tr>
<tr><th id="499">499</th><td>                                          <span class='refarg'><a class="local col3 ref" href="#133DAG" title='DAG' data-ref="133DAG">DAG</a></span>);</td></tr>
<tr><th id="500">500</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_WO_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_WO_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_WO_CHAIN">INTRINSIC_WO_CHAIN</a>: <b>return</b> <a class="member" href="#_ZNK4llvm20MipsSETargetLowering23lowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerINTRINSIC_WO_CHAIN' data-ref="_ZNK4llvm20MipsSETargetLowering23lowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE">lowerINTRINSIC_WO_CHAIN</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>, <span class='refarg'><a class="local col3 ref" href="#133DAG" title='DAG' data-ref="133DAG">DAG</a></span>);</td></tr>
<tr><th id="501">501</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_W_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a>:  <b>return</b> <a class="member" href="#_ZNK4llvm20MipsSETargetLowering22lowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerINTRINSIC_W_CHAIN' data-ref="_ZNK4llvm20MipsSETargetLowering22lowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE">lowerINTRINSIC_W_CHAIN</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>, <span class='refarg'><a class="local col3 ref" href="#133DAG" title='DAG' data-ref="133DAG">DAG</a></span>);</td></tr>
<tr><th id="502">502</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_VOID" title='llvm::ISD::NodeType::INTRINSIC_VOID' data-ref="llvm::ISD::NodeType::INTRINSIC_VOID">INTRINSIC_VOID</a>:     <b>return</b> <a class="member" href="#_ZNK4llvm20MipsSETargetLowering19lowerINTRINSIC_VOIDENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerINTRINSIC_VOID' data-ref="_ZNK4llvm20MipsSETargetLowering19lowerINTRINSIC_VOIDENS_7SDValueERNS_12SelectionDAGE">lowerINTRINSIC_VOID</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>, <span class='refarg'><a class="local col3 ref" href="#133DAG" title='DAG' data-ref="133DAG">DAG</a></span>);</td></tr>
<tr><th id="503">503</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>: <b>return</b> <a class="member" href="#_ZNK4llvm20MipsSETargetLowering23lowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerEXTRACT_VECTOR_ELT' data-ref="_ZNK4llvm20MipsSETargetLowering23lowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE">lowerEXTRACT_VECTOR_ELT</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>, <span class='refarg'><a class="local col3 ref" href="#133DAG" title='DAG' data-ref="133DAG">DAG</a></span>);</td></tr>
<tr><th id="504">504</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILD_VECTOR" title='llvm::ISD::NodeType::BUILD_VECTOR' data-ref="llvm::ISD::NodeType::BUILD_VECTOR">BUILD_VECTOR</a>:       <b>return</b> <a class="member" href="#_ZNK4llvm20MipsSETargetLowering17lowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerBUILD_VECTOR' data-ref="_ZNK4llvm20MipsSETargetLowering17lowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE">lowerBUILD_VECTOR</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>, <span class='refarg'><a class="local col3 ref" href="#133DAG" title='DAG' data-ref="133DAG">DAG</a></span>);</td></tr>
<tr><th id="505">505</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::VECTOR_SHUFFLE" title='llvm::ISD::NodeType::VECTOR_SHUFFLE' data-ref="llvm::ISD::NodeType::VECTOR_SHUFFLE">VECTOR_SHUFFLE</a>:     <b>return</b> <a class="member" href="#_ZNK4llvm20MipsSETargetLowering19lowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerVECTOR_SHUFFLE' data-ref="_ZNK4llvm20MipsSETargetLowering19lowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE">lowerVECTOR_SHUFFLE</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>, <span class='refarg'><a class="local col3 ref" href="#133DAG" title='DAG' data-ref="133DAG">DAG</a></span>);</td></tr>
<tr><th id="506">506</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>:             <b>return</b> <a class="member" href="#_ZNK4llvm20MipsSETargetLowering11lowerSELECTENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerSELECT' data-ref="_ZNK4llvm20MipsSETargetLowering11lowerSELECTENS_7SDValueERNS_12SelectionDAGE">lowerSELECT</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>, <span class='refarg'><a class="local col3 ref" href="#133DAG" title='DAG' data-ref="133DAG">DAG</a></span>);</td></tr>
<tr><th id="507">507</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>:            <b>return</b> <a class="member" href="#_ZNK4llvm20MipsSETargetLowering12lowerBITCASTENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerBITCAST' data-ref="_ZNK4llvm20MipsSETargetLowering12lowerBITCASTENS_7SDValueERNS_12SelectionDAGE">lowerBITCAST</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>, <span class='refarg'><a class="local col3 ref" href="#133DAG" title='DAG' data-ref="133DAG">DAG</a></span>);</td></tr>
<tr><th id="508">508</th><td>  }</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>  <b>return</b> <a class="type" href="MipsISelLowering.h.html#llvm::MipsTargetLowering" title='llvm::MipsTargetLowering' data-ref="llvm::MipsTargetLowering">MipsTargetLowering</a>::<a class="virtual member" href="MipsISelLowering.h.html#_ZNK4llvm18MipsTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsTargetLowering::LowerOperation' data-ref="_ZNK4llvm18MipsTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE">LowerOperation</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>, <span class='refarg'><a class="local col3 ref" href="#133DAG" title='DAG' data-ref="133DAG">DAG</a></span>);</td></tr>
<tr><th id="511">511</th><td>}</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><i  data-doc="_ZL17performANDCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">// Fold zero extensions into MipsISD::VEXTRACT_[SZ]EXT_ELT</i></td></tr>
<tr><th id="514">514</th><td><i  data-doc="_ZL17performANDCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">//</i></td></tr>
<tr><th id="515">515</th><td><i  data-doc="_ZL17performANDCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">// Performs the following transformations:</i></td></tr>
<tr><th id="516">516</th><td><i  data-doc="_ZL17performANDCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">// - Changes MipsISD::VEXTRACT_[SZ]EXT_ELT to zero extension if its</i></td></tr>
<tr><th id="517">517</th><td><i  data-doc="_ZL17performANDCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">//   sign/zero-extension is completely overwritten by the new one performed by</i></td></tr>
<tr><th id="518">518</th><td><i  data-doc="_ZL17performANDCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">//   the ISD::AND.</i></td></tr>
<tr><th id="519">519</th><td><i  data-doc="_ZL17performANDCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">// - Removes redundant zero extensions performed by an ISD::AND.</i></td></tr>
<tr><th id="520">520</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL17performANDCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE" title='performANDCombine' data-type='llvm::SDValue performANDCombine(llvm::SDNode * N, llvm::SelectionDAG &amp; DAG, TargetLowering::DAGCombinerInfo &amp; DCI, const llvm::MipsSubtarget &amp; Subtarget)' data-ref="_ZL17performANDCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">performANDCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="134N" title='N' data-type='llvm::SDNode *' data-ref="134N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="135DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="135DAG">DAG</dfn>,</td></tr>
<tr><th id="521">521</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col6 decl" id="136DCI" title='DCI' data-type='TargetLowering::DAGCombinerInfo &amp;' data-ref="136DCI">DCI</dfn>,</td></tr>
<tr><th id="522">522</th><td>                                 <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col7 decl" id="137Subtarget" title='Subtarget' data-type='const llvm::MipsSubtarget &amp;' data-ref="137Subtarget">Subtarget</dfn>) {</td></tr>
<tr><th id="523">523</th><td>  <b>if</b> (!<a class="local col7 ref" href="#137Subtarget" title='Subtarget' data-ref="137Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6hasMSAEv" title='llvm::MipsSubtarget::hasMSA' data-ref="_ZNK4llvm13MipsSubtarget6hasMSAEv">hasMSA</a>())</td></tr>
<tr><th id="524">524</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="138Op0" title='Op0' data-type='llvm::SDValue' data-ref="138Op0">Op0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#134N" title='N' data-ref="134N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="527">527</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="139Op1" title='Op1' data-type='llvm::SDValue' data-ref="139Op1">Op1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#134N" title='N' data-ref="134N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="528">528</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="140Op0Opcode" title='Op0Opcode' data-type='unsigned int' data-ref="140Op0Opcode">Op0Opcode</dfn> = <a class="local col8 ref" href="#138Op0" title='Op0' data-ref="138Op0">Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <i>// (and (MipsVExtract[SZ]Ext $a, $b, $c), imm:$d)</i></td></tr>
<tr><th id="531">531</th><td><i>  // where $d + 1 == 2^n and n == 32</i></td></tr>
<tr><th id="532">532</th><td><i>  // or    $d + 1 == 2^n and n &lt;= 32 and ZExt</i></td></tr>
<tr><th id="533">533</th><td><i>  // -&gt; (MipsVExtractZExt $a, $b, $c)</i></td></tr>
<tr><th id="534">534</th><td>  <b>if</b> (<a class="local col0 ref" href="#140Op0Opcode" title='Op0Opcode' data-ref="140Op0Opcode">Op0Opcode</a> == <span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::VEXTRACT_SEXT_ELT" title='llvm::MipsISD::NodeType::VEXTRACT_SEXT_ELT' data-ref="llvm::MipsISD::NodeType::VEXTRACT_SEXT_ELT">VEXTRACT_SEXT_ELT</a> ||</td></tr>
<tr><th id="535">535</th><td>      <a class="local col0 ref" href="#140Op0Opcode" title='Op0Opcode' data-ref="140Op0Opcode">Op0Opcode</a> == <span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::VEXTRACT_ZEXT_ELT" title='llvm::MipsISD::NodeType::VEXTRACT_ZEXT_ELT' data-ref="llvm::MipsISD::NodeType::VEXTRACT_ZEXT_ELT">VEXTRACT_ZEXT_ELT</a>) {</td></tr>
<tr><th id="536">536</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col1 decl" id="141Mask" title='Mask' data-type='llvm::ConstantSDNode *' data-ref="141Mask">Mask</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col9 ref" href="#139Op1" title='Op1' data-ref="139Op1">Op1</a></span>);</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>    <b>if</b> (!<a class="local col1 ref" href="#141Mask" title='Mask' data-ref="141Mask">Mask</a>)</td></tr>
<tr><th id="539">539</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col2 decl" id="142Log2IfPositive" title='Log2IfPositive' data-type='int32_t' data-ref="142Log2IfPositive">Log2IfPositive</dfn> = (<a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col1 ref" href="#141Mask" title='Mask' data-ref="141Mask">Mask</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode13getAPIntValueEv" title='llvm::ConstantSDNode::getAPIntValue' data-ref="_ZNK4llvm14ConstantSDNode13getAPIntValueEv">getAPIntValue</a>() <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmplENS_5APIntEm" title='llvm::operator+' data-ref="_ZN4llvmplENS_5APIntEm">+</a> <var>1</var>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt13exactLogBase2Ev" title='llvm::APInt::exactLogBase2' data-ref="_ZNK4llvm5APInt13exactLogBase2Ev">exactLogBase2</a>();</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>    <b>if</b> (<a class="local col2 ref" href="#142Log2IfPositive" title='Log2IfPositive' data-ref="142Log2IfPositive">Log2IfPositive</a> &lt;= <var>0</var>)</td></tr>
<tr><th id="544">544</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>); <i>// Mask+1 is not a power of 2</i></td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="143Op0Op2" title='Op0Op2' data-type='llvm::SDValue' data-ref="143Op0Op2">Op0Op2</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#138Op0" title='Op0' data-ref="138Op0">Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="547">547</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="144ExtendTy" title='ExtendTy' data-type='llvm::EVT' data-ref="144ExtendTy">ExtendTy</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::VTSDNode" title='llvm::VTSDNode' data-ref="llvm::VTSDNode">VTSDNode</a>&gt;(<span class='refarg'><a class="local col3 ref" href="#143Op0Op2" title='Op0Op2' data-ref="143Op0Op2">Op0Op2</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm8VTSDNode5getVTEv" title='llvm::VTSDNode::getVT' data-ref="_ZNK4llvm8VTSDNode5getVTEv">getVT</a>();</td></tr>
<tr><th id="548">548</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="145ExtendTySize" title='ExtendTySize' data-type='unsigned int' data-ref="145ExtendTySize">ExtendTySize</dfn> = <a class="local col4 ref" href="#144ExtendTy" title='ExtendTy' data-ref="144ExtendTy">ExtendTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="549">549</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="146Log2" title='Log2' data-type='unsigned int' data-ref="146Log2">Log2</dfn> = <a class="local col2 ref" href="#142Log2IfPositive" title='Log2IfPositive' data-ref="142Log2IfPositive">Log2IfPositive</a>;</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>    <b>if</b> ((<a class="local col0 ref" href="#140Op0Opcode" title='Op0Opcode' data-ref="140Op0Opcode">Op0Opcode</a> == <span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::VEXTRACT_ZEXT_ELT" title='llvm::MipsISD::NodeType::VEXTRACT_ZEXT_ELT' data-ref="llvm::MipsISD::NodeType::VEXTRACT_ZEXT_ELT">VEXTRACT_ZEXT_ELT</a> &amp;&amp; <a class="local col6 ref" href="#146Log2" title='Log2' data-ref="146Log2">Log2</a> &gt;= <a class="local col5 ref" href="#145ExtendTySize" title='ExtendTySize' data-ref="145ExtendTySize">ExtendTySize</a>) ||</td></tr>
<tr><th id="552">552</th><td>        <a class="local col6 ref" href="#146Log2" title='Log2' data-ref="146Log2">Log2</a> == <a class="local col5 ref" href="#145ExtendTySize" title='ExtendTySize' data-ref="145ExtendTySize">ExtendTySize</a>) {</td></tr>
<tr><th id="553">553</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="147Ops" title='Ops' data-type='llvm::SDValue [3]' data-ref="147Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#138Op0" title='Op0' data-ref="138Op0">Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#138Op0" title='Op0' data-ref="138Op0">Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#143Op0Op2" title='Op0Op2' data-ref="143Op0Op2">Op0Op2</a> };</td></tr>
<tr><th id="554">554</th><td>      <b>return</b> <a class="local col5 ref" href="#135DAG" title='DAG' data-ref="135DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::VEXTRACT_ZEXT_ELT" title='llvm::MipsISD::NodeType::VEXTRACT_ZEXT_ELT' data-ref="llvm::MipsISD::NodeType::VEXTRACT_ZEXT_ELT">VEXTRACT_ZEXT_ELT</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#138Op0" title='Op0' data-ref="138Op0">Op0</a>),</td></tr>
<tr><th id="555">555</th><td>                         <a class="local col8 ref" href="#138Op0" title='Op0' data-ref="138Op0">Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getVTListEv" title='llvm::SDNode::getVTList' data-ref="_ZNK4llvm6SDNode9getVTListEv">getVTList</a>(),</td></tr>
<tr><th id="556">556</th><td>                         <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefEPKT_m" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefEPKT_m">makeArrayRef</a>(<a class="local col7 ref" href="#147Ops" title='Ops' data-ref="147Ops">Ops</a>, <a class="local col8 ref" href="#138Op0" title='Op0' data-ref="138Op0">Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>()));</td></tr>
<tr><th id="557">557</th><td>    }</td></tr>
<tr><th id="558">558</th><td>  }</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="561">561</th><td>}</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td><i  data-doc="_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb">// Determine if the specified node is a constant vector splat.</i></td></tr>
<tr><th id="564">564</th><td><i  data-doc="_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb">//</i></td></tr>
<tr><th id="565">565</th><td><i  data-doc="_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb">// Returns true and sets Imm if:</i></td></tr>
<tr><th id="566">566</th><td><i  data-doc="_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb">// * N is a ISD::BUILD_VECTOR representing a constant splat</i></td></tr>
<tr><th id="567">567</th><td><i  data-doc="_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb">//</i></td></tr>
<tr><th id="568">568</th><td><i  data-doc="_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb">// This function is quite similar to MipsSEDAGToDAGISel::selectVSplat. The</i></td></tr>
<tr><th id="569">569</th><td><i  data-doc="_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb">// differences are that it assumes the MSA has already been checked and the</i></td></tr>
<tr><th id="570">570</th><td><i  data-doc="_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb">// arbitrary requirement for a maximum of 32-bit integers isn't applied (and</i></td></tr>
<tr><th id="571">571</th><td><i  data-doc="_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb">// must not be in order for binsri.d to be selectable).</i></td></tr>
<tr><th id="572">572</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb" title='isVSplat' data-type='bool isVSplat(llvm::SDValue N, llvm::APInt &amp; Imm, bool IsLittleEndian)' data-ref="_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb">isVSplat</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="148N" title='N' data-type='llvm::SDValue' data-ref="148N">N</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col9 decl" id="149Imm" title='Imm' data-type='llvm::APInt &amp;' data-ref="149Imm">Imm</dfn>, <em>bool</em> <dfn class="local col0 decl" id="150IsLittleEndian" title='IsLittleEndian' data-type='bool' data-ref="150IsLittleEndian">IsLittleEndian</dfn>) {</td></tr>
<tr><th id="573">573</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BuildVectorSDNode" title='llvm::BuildVectorSDNode' data-ref="llvm::BuildVectorSDNode">BuildVectorSDNode</a> *<dfn class="local col1 decl" id="151Node" title='Node' data-type='llvm::BuildVectorSDNode *' data-ref="151Node">Node</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BuildVectorSDNode" title='llvm::BuildVectorSDNode' data-ref="llvm::BuildVectorSDNode">BuildVectorSDNode</a>&gt;(<a class="local col8 ref" href="#148N" title='N' data-ref="148N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>  <b>if</b> (!<a class="local col1 ref" href="#151Node" title='Node' data-ref="151Node">Node</a>)</td></tr>
<tr><th id="576">576</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ev" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ev"></a><dfn class="local col2 decl" id="152SplatValue" title='SplatValue' data-type='llvm::APInt' data-ref="152SplatValue">SplatValue</dfn>, <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ev" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ev"></a><dfn class="local col3 decl" id="153SplatUndef" title='SplatUndef' data-type='llvm::APInt' data-ref="153SplatUndef">SplatUndef</dfn>;</td></tr>
<tr><th id="579">579</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="154SplatBitSize" title='SplatBitSize' data-type='unsigned int' data-ref="154SplatBitSize">SplatBitSize</dfn>;</td></tr>
<tr><th id="580">580</th><td>  <em>bool</em> <dfn class="local col5 decl" id="155HasAnyUndefs" title='HasAnyUndefs' data-type='bool' data-ref="155HasAnyUndefs">HasAnyUndefs</dfn>;</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td>  <b>if</b> (!<a class="local col1 ref" href="#151Node" title='Node' data-ref="151Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm17BuildVectorSDNode15isConstantSplatERNS_5APIntES2_RjRbjb" title='llvm::BuildVectorSDNode::isConstantSplat' data-ref="_ZNK4llvm17BuildVectorSDNode15isConstantSplatERNS_5APIntES2_RjRbjb">isConstantSplat</a>(<span class='refarg'><a class="local col2 ref" href="#152SplatValue" title='SplatValue' data-ref="152SplatValue">SplatValue</a></span>, <span class='refarg'><a class="local col3 ref" href="#153SplatUndef" title='SplatUndef' data-ref="153SplatUndef">SplatUndef</a></span>, <span class='refarg'><a class="local col4 ref" href="#154SplatBitSize" title='SplatBitSize' data-ref="154SplatBitSize">SplatBitSize</a></span>, <span class='refarg'><a class="local col5 ref" href="#155HasAnyUndefs" title='HasAnyUndefs' data-ref="155HasAnyUndefs">HasAnyUndefs</a></span>,</td></tr>
<tr><th id="583">583</th><td>                             <var>8</var>, !<a class="local col0 ref" href="#150IsLittleEndian" title='IsLittleEndian' data-ref="150IsLittleEndian">IsLittleEndian</a>))</td></tr>
<tr><th id="584">584</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>  <a class="local col9 ref" href="#149Imm" title='Imm' data-ref="149Imm">Imm</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaSERKS0_" title='llvm::APInt::operator=' data-ref="_ZN4llvm5APIntaSERKS0_">=</a> <a class="local col2 ref" href="#152SplatValue" title='SplatValue' data-ref="152SplatValue">SplatValue</a>;</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="589">589</th><td>}</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td><i  data-doc="_ZL15isVectorAllOnesN4llvm7SDValueE">// Test whether the given node is an all-ones build_vector.</i></td></tr>
<tr><th id="592">592</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15isVectorAllOnesN4llvm7SDValueE" title='isVectorAllOnes' data-type='bool isVectorAllOnes(llvm::SDValue N)' data-ref="_ZL15isVectorAllOnesN4llvm7SDValueE">isVectorAllOnes</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="156N" title='N' data-type='llvm::SDValue' data-ref="156N">N</dfn>) {</td></tr>
<tr><th id="593">593</th><td>  <i>// Look through bitcasts. Endianness doesn't matter because we are looking</i></td></tr>
<tr><th id="594">594</th><td><i>  // for an all-ones value.</i></td></tr>
<tr><th id="595">595</th><td>  <b>if</b> (<a class="local col6 ref" href="#156N" title='N' data-ref="156N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>)</td></tr>
<tr><th id="596">596</th><td>    <a class="local col6 ref" href="#156N" title='N' data-ref="156N">N</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#156N" title='N' data-ref="156N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BuildVectorSDNode" title='llvm::BuildVectorSDNode' data-ref="llvm::BuildVectorSDNode">BuildVectorSDNode</a> *<dfn class="local col7 decl" id="157BVN" title='BVN' data-type='llvm::BuildVectorSDNode *' data-ref="157BVN">BVN</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BuildVectorSDNode" title='llvm::BuildVectorSDNode' data-ref="llvm::BuildVectorSDNode">BuildVectorSDNode</a>&gt;(<span class='refarg'><a class="local col6 ref" href="#156N" title='N' data-ref="156N">N</a></span>);</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>  <b>if</b> (!<a class="local col7 ref" href="#157BVN" title='BVN' data-ref="157BVN">BVN</a>)</td></tr>
<tr><th id="601">601</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ev" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ev"></a><dfn class="local col8 decl" id="158SplatValue" title='SplatValue' data-type='llvm::APInt' data-ref="158SplatValue">SplatValue</dfn>, <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ev" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ev"></a><dfn class="local col9 decl" id="159SplatUndef" title='SplatUndef' data-type='llvm::APInt' data-ref="159SplatUndef">SplatUndef</dfn>;</td></tr>
<tr><th id="604">604</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="160SplatBitSize" title='SplatBitSize' data-type='unsigned int' data-ref="160SplatBitSize">SplatBitSize</dfn>;</td></tr>
<tr><th id="605">605</th><td>  <em>bool</em> <dfn class="local col1 decl" id="161HasAnyUndefs" title='HasAnyUndefs' data-type='bool' data-ref="161HasAnyUndefs">HasAnyUndefs</dfn>;</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>  <i>// Endianness doesn't matter in this context because we are looking for</i></td></tr>
<tr><th id="608">608</th><td><i>  // an all-ones value.</i></td></tr>
<tr><th id="609">609</th><td>  <b>if</b> (<a class="local col7 ref" href="#157BVN" title='BVN' data-ref="157BVN">BVN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm17BuildVectorSDNode15isConstantSplatERNS_5APIntES2_RjRbjb" title='llvm::BuildVectorSDNode::isConstantSplat' data-ref="_ZNK4llvm17BuildVectorSDNode15isConstantSplatERNS_5APIntES2_RjRbjb">isConstantSplat</a>(<span class='refarg'><a class="local col8 ref" href="#158SplatValue" title='SplatValue' data-ref="158SplatValue">SplatValue</a></span>, <span class='refarg'><a class="local col9 ref" href="#159SplatUndef" title='SplatUndef' data-ref="159SplatUndef">SplatUndef</a></span>, <span class='refarg'><a class="local col0 ref" href="#160SplatBitSize" title='SplatBitSize' data-ref="160SplatBitSize">SplatBitSize</a></span>, <span class='refarg'><a class="local col1 ref" href="#161HasAnyUndefs" title='HasAnyUndefs' data-ref="161HasAnyUndefs">HasAnyUndefs</a></span>))</td></tr>
<tr><th id="610">610</th><td>    <b>return</b> <a class="local col8 ref" href="#158SplatValue" title='SplatValue' data-ref="158SplatValue">SplatValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt14isAllOnesValueEv" title='llvm::APInt::isAllOnesValue' data-ref="_ZNK4llvm5APInt14isAllOnesValueEv">isAllOnesValue</a>();</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="613">613</th><td>}</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td><i  data-doc="_ZL16isBitwiseInverseN4llvm7SDValueES0_">// Test whether N is the bitwise inverse of OfNode.</i></td></tr>
<tr><th id="616">616</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16isBitwiseInverseN4llvm7SDValueES0_" title='isBitwiseInverse' data-type='bool isBitwiseInverse(llvm::SDValue N, llvm::SDValue OfNode)' data-ref="_ZL16isBitwiseInverseN4llvm7SDValueES0_">isBitwiseInverse</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="162N" title='N' data-type='llvm::SDValue' data-ref="162N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="163OfNode" title='OfNode' data-type='llvm::SDValue' data-ref="163OfNode">OfNode</dfn>) {</td></tr>
<tr><th id="617">617</th><td>  <b>if</b> (<a class="local col2 ref" href="#162N" title='N' data-ref="162N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::XOR" title='llvm::ISD::NodeType::XOR' data-ref="llvm::ISD::NodeType::XOR">XOR</a>)</td></tr>
<tr><th id="618">618</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL15isVectorAllOnesN4llvm7SDValueE" title='isVectorAllOnes' data-use='c' data-ref="_ZL15isVectorAllOnesN4llvm7SDValueE">isVectorAllOnes</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#162N" title='N' data-ref="162N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>)))</td></tr>
<tr><th id="621">621</th><td>    <b>return</b> <a class="local col2 ref" href="#162N" title='N' data-ref="162N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>) <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col3 ref" href="#163OfNode" title='OfNode' data-ref="163OfNode">OfNode</a>;</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL15isVectorAllOnesN4llvm7SDValueE" title='isVectorAllOnes' data-use='c' data-ref="_ZL15isVectorAllOnesN4llvm7SDValueE">isVectorAllOnes</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#162N" title='N' data-ref="162N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>)))</td></tr>
<tr><th id="624">624</th><td>    <b>return</b> <a class="local col2 ref" href="#162N" title='N' data-ref="162N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>) <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col3 ref" href="#163OfNode" title='OfNode' data-ref="163OfNode">OfNode</a>;</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="627">627</th><td>}</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td><i  data-doc="_ZL16performORCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">// Perform combines where ISD::OR is the root node.</i></td></tr>
<tr><th id="630">630</th><td><i  data-doc="_ZL16performORCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">//</i></td></tr>
<tr><th id="631">631</th><td><i  data-doc="_ZL16performORCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">// Performs the following transformations:</i></td></tr>
<tr><th id="632">632</th><td><i  data-doc="_ZL16performORCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">// - (or (and $a, $mask), (and $b, $inv_mask)) =&gt; (vselect $mask, $a, $b)</i></td></tr>
<tr><th id="633">633</th><td><i  data-doc="_ZL16performORCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">//   where $inv_mask is the bitwise inverse of $mask and the 'or' has a 128-bit</i></td></tr>
<tr><th id="634">634</th><td><i  data-doc="_ZL16performORCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">//   vector type.</i></td></tr>
<tr><th id="635">635</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL16performORCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE" title='performORCombine' data-type='llvm::SDValue performORCombine(llvm::SDNode * N, llvm::SelectionDAG &amp; DAG, TargetLowering::DAGCombinerInfo &amp; DCI, const llvm::MipsSubtarget &amp; Subtarget)' data-ref="_ZL16performORCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">performORCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="164N" title='N' data-type='llvm::SDNode *' data-ref="164N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="165DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="165DAG">DAG</dfn>,</td></tr>
<tr><th id="636">636</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col6 decl" id="166DCI" title='DCI' data-type='TargetLowering::DAGCombinerInfo &amp;' data-ref="166DCI">DCI</dfn>,</td></tr>
<tr><th id="637">637</th><td>                                <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col7 decl" id="167Subtarget" title='Subtarget' data-type='const llvm::MipsSubtarget &amp;' data-ref="167Subtarget">Subtarget</dfn>) {</td></tr>
<tr><th id="638">638</th><td>  <b>if</b> (!<a class="local col7 ref" href="#167Subtarget" title='Subtarget' data-ref="167Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6hasMSAEv" title='llvm::MipsSubtarget::hasMSA' data-ref="_ZNK4llvm13MipsSubtarget6hasMSAEv">hasMSA</a>())</td></tr>
<tr><th id="639">639</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="168Ty" title='Ty' data-type='llvm::EVT' data-ref="168Ty">Ty</dfn> = <a class="local col4 ref" href="#164N" title='N' data-ref="164N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>  <b>if</b> (!<a class="local col8 ref" href="#168Ty" title='Ty' data-ref="168Ty">Ty</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT14is128BitVectorEv" title='llvm::EVT::is128BitVector' data-ref="_ZNK4llvm3EVT14is128BitVectorEv">is128BitVector</a>())</td></tr>
<tr><th id="644">644</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="169Op0" title='Op0' data-type='llvm::SDValue' data-ref="169Op0">Op0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#164N" title='N' data-ref="164N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="647">647</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="170Op1" title='Op1' data-type='llvm::SDValue' data-ref="170Op1">Op1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#164N" title='N' data-ref="164N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>  <b>if</b> (<a class="local col9 ref" href="#169Op0" title='Op0' data-ref="169Op0">Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a> &amp;&amp; <a class="local col0 ref" href="#170Op1" title='Op1' data-ref="170Op1">Op1</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>) {</td></tr>
<tr><th id="650">650</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="171Op0Op0" title='Op0Op0' data-type='llvm::SDValue' data-ref="171Op0Op0">Op0Op0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#169Op0" title='Op0' data-ref="169Op0">Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="651">651</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="172Op0Op1" title='Op0Op1' data-type='llvm::SDValue' data-ref="172Op0Op1">Op0Op1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#169Op0" title='Op0' data-ref="169Op0">Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="652">652</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="173Op1Op0" title='Op1Op0' data-type='llvm::SDValue' data-ref="173Op1Op0">Op1Op0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#170Op1" title='Op1' data-ref="170Op1">Op1</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="653">653</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="174Op1Op1" title='Op1Op1' data-type='llvm::SDValue' data-ref="174Op1Op1">Op1Op1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#170Op1" title='Op1' data-ref="170Op1">Op1</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="654">654</th><td>    <em>bool</em> <dfn class="local col5 decl" id="175IsLittleEndian" title='IsLittleEndian' data-type='bool' data-ref="175IsLittleEndian">IsLittleEndian</dfn> = !<a class="local col7 ref" href="#167Subtarget" title='Subtarget' data-ref="167Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget8isLittleEv" title='llvm::MipsSubtarget::isLittle' data-ref="_ZNK4llvm13MipsSubtarget8isLittleEv">isLittle</a>();</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col6 decl" id="176IfSet" title='IfSet' data-type='llvm::SDValue' data-ref="176IfSet">IfSet</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col7 decl" id="177IfClr" title='IfClr' data-type='llvm::SDValue' data-ref="177IfClr">IfClr</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col8 decl" id="178Cond" title='Cond' data-type='llvm::SDValue' data-ref="178Cond">Cond</dfn>;</td></tr>
<tr><th id="657">657</th><td>    <em>bool</em> <dfn class="local col9 decl" id="179IsConstantMask" title='IsConstantMask' data-type='bool' data-ref="179IsConstantMask">IsConstantMask</dfn> = <b>false</b>;</td></tr>
<tr><th id="658">658</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ev" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ev"></a><dfn class="local col0 decl" id="180Mask" title='Mask' data-type='llvm::APInt' data-ref="180Mask">Mask</dfn>, <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ev" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ev"></a><dfn class="local col1 decl" id="181InvMask" title='InvMask' data-type='llvm::APInt' data-ref="181InvMask">InvMask</dfn>;</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>    <i>// If Op0Op0 is an appropriate mask, try to find it's inverse in either</i></td></tr>
<tr><th id="661">661</th><td><i>    // Op1Op0, or Op1Op1. Keep track of the Cond, IfSet, and IfClr nodes, while</i></td></tr>
<tr><th id="662">662</th><td><i>    // looking.</i></td></tr>
<tr><th id="663">663</th><td><i>    // IfClr will be set if we find a valid match.</i></td></tr>
<tr><th id="664">664</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb" title='isVSplat' data-use='c' data-ref="_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb">isVSplat</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#171Op0Op0" title='Op0Op0' data-ref="171Op0Op0">Op0Op0</a>, <span class='refarg'><a class="local col0 ref" href="#180Mask" title='Mask' data-ref="180Mask">Mask</a></span>, <a class="local col5 ref" href="#175IsLittleEndian" title='IsLittleEndian' data-ref="175IsLittleEndian">IsLittleEndian</a>)) {</td></tr>
<tr><th id="665">665</th><td>      <a class="local col8 ref" href="#178Cond" title='Cond' data-ref="178Cond">Cond</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#171Op0Op0" title='Op0Op0' data-ref="171Op0Op0">Op0Op0</a>;</td></tr>
<tr><th id="666">666</th><td>      <a class="local col6 ref" href="#176IfSet" title='IfSet' data-ref="176IfSet">IfSet</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#172Op0Op1" title='Op0Op1' data-ref="172Op0Op1">Op0Op1</a>;</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb" title='isVSplat' data-use='c' data-ref="_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb">isVSplat</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#173Op1Op0" title='Op1Op0' data-ref="173Op1Op0">Op1Op0</a>, <span class='refarg'><a class="local col1 ref" href="#181InvMask" title='InvMask' data-ref="181InvMask">InvMask</a></span>, <a class="local col5 ref" href="#175IsLittleEndian" title='IsLittleEndian' data-ref="175IsLittleEndian">IsLittleEndian</a>) &amp;&amp;</td></tr>
<tr><th id="669">669</th><td>          <a class="local col0 ref" href="#180Mask" title='Mask' data-ref="180Mask">Mask</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() == <a class="local col1 ref" href="#181InvMask" title='InvMask' data-ref="181InvMask">InvMask</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() &amp;&amp; <a class="local col0 ref" href="#180Mask" title='Mask' data-ref="180Mask">Mask</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqERKS0_" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqERKS0_">==</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmcoENS_5APIntE" title='llvm::operator~' data-ref="_ZN4llvmcoENS_5APIntE">~</a><a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col1 ref" href="#181InvMask" title='InvMask' data-ref="181InvMask">InvMask</a>)</td></tr>
<tr><th id="670">670</th><td>        <a class="local col7 ref" href="#177IfClr" title='IfClr' data-ref="177IfClr">IfClr</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#174Op1Op1" title='Op1Op1' data-ref="174Op1Op1">Op1Op1</a>;</td></tr>
<tr><th id="671">671</th><td>      <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb" title='isVSplat' data-use='c' data-ref="_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb">isVSplat</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#174Op1Op1" title='Op1Op1' data-ref="174Op1Op1">Op1Op1</a>, <span class='refarg'><a class="local col1 ref" href="#181InvMask" title='InvMask' data-ref="181InvMask">InvMask</a></span>, <a class="local col5 ref" href="#175IsLittleEndian" title='IsLittleEndian' data-ref="175IsLittleEndian">IsLittleEndian</a>) &amp;&amp;</td></tr>
<tr><th id="672">672</th><td>               <a class="local col0 ref" href="#180Mask" title='Mask' data-ref="180Mask">Mask</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() == <a class="local col1 ref" href="#181InvMask" title='InvMask' data-ref="181InvMask">InvMask</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() &amp;&amp; <a class="local col0 ref" href="#180Mask" title='Mask' data-ref="180Mask">Mask</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqERKS0_" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqERKS0_">==</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmcoENS_5APIntE" title='llvm::operator~' data-ref="_ZN4llvmcoENS_5APIntE">~</a><a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col1 ref" href="#181InvMask" title='InvMask' data-ref="181InvMask">InvMask</a>)</td></tr>
<tr><th id="673">673</th><td>        <a class="local col7 ref" href="#177IfClr" title='IfClr' data-ref="177IfClr">IfClr</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#173Op1Op0" title='Op1Op0' data-ref="173Op1Op0">Op1Op0</a>;</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td>      <a class="local col9 ref" href="#179IsConstantMask" title='IsConstantMask' data-ref="179IsConstantMask">IsConstantMask</a> = <b>true</b>;</td></tr>
<tr><th id="676">676</th><td>    }</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td>    <i>// If IfClr is not yet set, and Op0Op1 is an appropriate mask, try the same</i></td></tr>
<tr><th id="679">679</th><td><i>    // thing again using this mask.</i></td></tr>
<tr><th id="680">680</th><td><i>    // IfClr will be set if we find a valid match.</i></td></tr>
<tr><th id="681">681</th><td>    <b>if</b> (!<a class="local col7 ref" href="#177IfClr" title='IfClr' data-ref="177IfClr">IfClr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>() &amp;&amp; <a class="tu ref" href="#_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb" title='isVSplat' data-use='c' data-ref="_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb">isVSplat</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#172Op0Op1" title='Op0Op1' data-ref="172Op0Op1">Op0Op1</a>, <span class='refarg'><a class="local col0 ref" href="#180Mask" title='Mask' data-ref="180Mask">Mask</a></span>, <a class="local col5 ref" href="#175IsLittleEndian" title='IsLittleEndian' data-ref="175IsLittleEndian">IsLittleEndian</a>)) {</td></tr>
<tr><th id="682">682</th><td>      <a class="local col8 ref" href="#178Cond" title='Cond' data-ref="178Cond">Cond</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#172Op0Op1" title='Op0Op1' data-ref="172Op0Op1">Op0Op1</a>;</td></tr>
<tr><th id="683">683</th><td>      <a class="local col6 ref" href="#176IfSet" title='IfSet' data-ref="176IfSet">IfSet</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#171Op0Op0" title='Op0Op0' data-ref="171Op0Op0">Op0Op0</a>;</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb" title='isVSplat' data-use='c' data-ref="_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb">isVSplat</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#173Op1Op0" title='Op1Op0' data-ref="173Op1Op0">Op1Op0</a>, <span class='refarg'><a class="local col1 ref" href="#181InvMask" title='InvMask' data-ref="181InvMask">InvMask</a></span>, <a class="local col5 ref" href="#175IsLittleEndian" title='IsLittleEndian' data-ref="175IsLittleEndian">IsLittleEndian</a>) &amp;&amp;</td></tr>
<tr><th id="686">686</th><td>          <a class="local col0 ref" href="#180Mask" title='Mask' data-ref="180Mask">Mask</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() == <a class="local col1 ref" href="#181InvMask" title='InvMask' data-ref="181InvMask">InvMask</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() &amp;&amp; <a class="local col0 ref" href="#180Mask" title='Mask' data-ref="180Mask">Mask</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqERKS0_" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqERKS0_">==</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmcoENS_5APIntE" title='llvm::operator~' data-ref="_ZN4llvmcoENS_5APIntE">~</a><a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col1 ref" href="#181InvMask" title='InvMask' data-ref="181InvMask">InvMask</a>)</td></tr>
<tr><th id="687">687</th><td>        <a class="local col7 ref" href="#177IfClr" title='IfClr' data-ref="177IfClr">IfClr</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#174Op1Op1" title='Op1Op1' data-ref="174Op1Op1">Op1Op1</a>;</td></tr>
<tr><th id="688">688</th><td>      <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb" title='isVSplat' data-use='c' data-ref="_ZL8isVSplatN4llvm7SDValueERNS_5APIntEb">isVSplat</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#174Op1Op1" title='Op1Op1' data-ref="174Op1Op1">Op1Op1</a>, <span class='refarg'><a class="local col1 ref" href="#181InvMask" title='InvMask' data-ref="181InvMask">InvMask</a></span>, <a class="local col5 ref" href="#175IsLittleEndian" title='IsLittleEndian' data-ref="175IsLittleEndian">IsLittleEndian</a>) &amp;&amp;</td></tr>
<tr><th id="689">689</th><td>               <a class="local col0 ref" href="#180Mask" title='Mask' data-ref="180Mask">Mask</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() == <a class="local col1 ref" href="#181InvMask" title='InvMask' data-ref="181InvMask">InvMask</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() &amp;&amp; <a class="local col0 ref" href="#180Mask" title='Mask' data-ref="180Mask">Mask</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqERKS0_" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqERKS0_">==</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmcoENS_5APIntE" title='llvm::operator~' data-ref="_ZN4llvmcoENS_5APIntE">~</a><a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col1 ref" href="#181InvMask" title='InvMask' data-ref="181InvMask">InvMask</a>)</td></tr>
<tr><th id="690">690</th><td>        <a class="local col7 ref" href="#177IfClr" title='IfClr' data-ref="177IfClr">IfClr</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#173Op1Op0" title='Op1Op0' data-ref="173Op1Op0">Op1Op0</a>;</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td>      <a class="local col9 ref" href="#179IsConstantMask" title='IsConstantMask' data-ref="179IsConstantMask">IsConstantMask</a> = <b>true</b>;</td></tr>
<tr><th id="693">693</th><td>    }</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>    <i>// If IfClr is not yet set, try looking for a non-constant match.</i></td></tr>
<tr><th id="696">696</th><td><i>    // IfClr will be set if we find a valid match amongst the eight</i></td></tr>
<tr><th id="697">697</th><td><i>    // possibilities.</i></td></tr>
<tr><th id="698">698</th><td>    <b>if</b> (!<a class="local col7 ref" href="#177IfClr" title='IfClr' data-ref="177IfClr">IfClr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()) {</td></tr>
<tr><th id="699">699</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL16isBitwiseInverseN4llvm7SDValueES0_" title='isBitwiseInverse' data-use='c' data-ref="_ZL16isBitwiseInverseN4llvm7SDValueES0_">isBitwiseInverse</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#171Op0Op0" title='Op0Op0' data-ref="171Op0Op0">Op0Op0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#173Op1Op0" title='Op1Op0' data-ref="173Op1Op0">Op1Op0</a>)) {</td></tr>
<tr><th id="700">700</th><td>        <a class="local col8 ref" href="#178Cond" title='Cond' data-ref="178Cond">Cond</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#173Op1Op0" title='Op1Op0' data-ref="173Op1Op0">Op1Op0</a>;</td></tr>
<tr><th id="701">701</th><td>        <a class="local col6 ref" href="#176IfSet" title='IfSet' data-ref="176IfSet">IfSet</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#174Op1Op1" title='Op1Op1' data-ref="174Op1Op1">Op1Op1</a>;</td></tr>
<tr><th id="702">702</th><td>        <a class="local col7 ref" href="#177IfClr" title='IfClr' data-ref="177IfClr">IfClr</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#172Op0Op1" title='Op0Op1' data-ref="172Op0Op1">Op0Op1</a>;</td></tr>
<tr><th id="703">703</th><td>      } <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL16isBitwiseInverseN4llvm7SDValueES0_" title='isBitwiseInverse' data-use='c' data-ref="_ZL16isBitwiseInverseN4llvm7SDValueES0_">isBitwiseInverse</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#172Op0Op1" title='Op0Op1' data-ref="172Op0Op1">Op0Op1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#173Op1Op0" title='Op1Op0' data-ref="173Op1Op0">Op1Op0</a>)) {</td></tr>
<tr><th id="704">704</th><td>        <a class="local col8 ref" href="#178Cond" title='Cond' data-ref="178Cond">Cond</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#173Op1Op0" title='Op1Op0' data-ref="173Op1Op0">Op1Op0</a>;</td></tr>
<tr><th id="705">705</th><td>        <a class="local col6 ref" href="#176IfSet" title='IfSet' data-ref="176IfSet">IfSet</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#174Op1Op1" title='Op1Op1' data-ref="174Op1Op1">Op1Op1</a>;</td></tr>
<tr><th id="706">706</th><td>        <a class="local col7 ref" href="#177IfClr" title='IfClr' data-ref="177IfClr">IfClr</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#171Op0Op0" title='Op0Op0' data-ref="171Op0Op0">Op0Op0</a>;</td></tr>
<tr><th id="707">707</th><td>      } <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL16isBitwiseInverseN4llvm7SDValueES0_" title='isBitwiseInverse' data-use='c' data-ref="_ZL16isBitwiseInverseN4llvm7SDValueES0_">isBitwiseInverse</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#171Op0Op0" title='Op0Op0' data-ref="171Op0Op0">Op0Op0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#174Op1Op1" title='Op1Op1' data-ref="174Op1Op1">Op1Op1</a>)) {</td></tr>
<tr><th id="708">708</th><td>        <a class="local col8 ref" href="#178Cond" title='Cond' data-ref="178Cond">Cond</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#174Op1Op1" title='Op1Op1' data-ref="174Op1Op1">Op1Op1</a>;</td></tr>
<tr><th id="709">709</th><td>        <a class="local col6 ref" href="#176IfSet" title='IfSet' data-ref="176IfSet">IfSet</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#173Op1Op0" title='Op1Op0' data-ref="173Op1Op0">Op1Op0</a>;</td></tr>
<tr><th id="710">710</th><td>        <a class="local col7 ref" href="#177IfClr" title='IfClr' data-ref="177IfClr">IfClr</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#172Op0Op1" title='Op0Op1' data-ref="172Op0Op1">Op0Op1</a>;</td></tr>
<tr><th id="711">711</th><td>      } <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL16isBitwiseInverseN4llvm7SDValueES0_" title='isBitwiseInverse' data-use='c' data-ref="_ZL16isBitwiseInverseN4llvm7SDValueES0_">isBitwiseInverse</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#172Op0Op1" title='Op0Op1' data-ref="172Op0Op1">Op0Op1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#174Op1Op1" title='Op1Op1' data-ref="174Op1Op1">Op1Op1</a>)) {</td></tr>
<tr><th id="712">712</th><td>        <a class="local col8 ref" href="#178Cond" title='Cond' data-ref="178Cond">Cond</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#174Op1Op1" title='Op1Op1' data-ref="174Op1Op1">Op1Op1</a>;</td></tr>
<tr><th id="713">713</th><td>        <a class="local col6 ref" href="#176IfSet" title='IfSet' data-ref="176IfSet">IfSet</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#173Op1Op0" title='Op1Op0' data-ref="173Op1Op0">Op1Op0</a>;</td></tr>
<tr><th id="714">714</th><td>        <a class="local col7 ref" href="#177IfClr" title='IfClr' data-ref="177IfClr">IfClr</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#171Op0Op0" title='Op0Op0' data-ref="171Op0Op0">Op0Op0</a>;</td></tr>
<tr><th id="715">715</th><td>      } <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL16isBitwiseInverseN4llvm7SDValueES0_" title='isBitwiseInverse' data-use='c' data-ref="_ZL16isBitwiseInverseN4llvm7SDValueES0_">isBitwiseInverse</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#173Op1Op0" title='Op1Op0' data-ref="173Op1Op0">Op1Op0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#171Op0Op0" title='Op0Op0' data-ref="171Op0Op0">Op0Op0</a>)) {</td></tr>
<tr><th id="716">716</th><td>        <a class="local col8 ref" href="#178Cond" title='Cond' data-ref="178Cond">Cond</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#171Op0Op0" title='Op0Op0' data-ref="171Op0Op0">Op0Op0</a>;</td></tr>
<tr><th id="717">717</th><td>        <a class="local col6 ref" href="#176IfSet" title='IfSet' data-ref="176IfSet">IfSet</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#172Op0Op1" title='Op0Op1' data-ref="172Op0Op1">Op0Op1</a>;</td></tr>
<tr><th id="718">718</th><td>        <a class="local col7 ref" href="#177IfClr" title='IfClr' data-ref="177IfClr">IfClr</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#174Op1Op1" title='Op1Op1' data-ref="174Op1Op1">Op1Op1</a>;</td></tr>
<tr><th id="719">719</th><td>      } <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL16isBitwiseInverseN4llvm7SDValueES0_" title='isBitwiseInverse' data-use='c' data-ref="_ZL16isBitwiseInverseN4llvm7SDValueES0_">isBitwiseInverse</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#174Op1Op1" title='Op1Op1' data-ref="174Op1Op1">Op1Op1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#171Op0Op0" title='Op0Op0' data-ref="171Op0Op0">Op0Op0</a>)) {</td></tr>
<tr><th id="720">720</th><td>        <a class="local col8 ref" href="#178Cond" title='Cond' data-ref="178Cond">Cond</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#171Op0Op0" title='Op0Op0' data-ref="171Op0Op0">Op0Op0</a>;</td></tr>
<tr><th id="721">721</th><td>        <a class="local col6 ref" href="#176IfSet" title='IfSet' data-ref="176IfSet">IfSet</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#172Op0Op1" title='Op0Op1' data-ref="172Op0Op1">Op0Op1</a>;</td></tr>
<tr><th id="722">722</th><td>        <a class="local col7 ref" href="#177IfClr" title='IfClr' data-ref="177IfClr">IfClr</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#173Op1Op0" title='Op1Op0' data-ref="173Op1Op0">Op1Op0</a>;</td></tr>
<tr><th id="723">723</th><td>      } <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL16isBitwiseInverseN4llvm7SDValueES0_" title='isBitwiseInverse' data-use='c' data-ref="_ZL16isBitwiseInverseN4llvm7SDValueES0_">isBitwiseInverse</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#173Op1Op0" title='Op1Op0' data-ref="173Op1Op0">Op1Op0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#172Op0Op1" title='Op0Op1' data-ref="172Op0Op1">Op0Op1</a>)) {</td></tr>
<tr><th id="724">724</th><td>        <a class="local col8 ref" href="#178Cond" title='Cond' data-ref="178Cond">Cond</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#172Op0Op1" title='Op0Op1' data-ref="172Op0Op1">Op0Op1</a>;</td></tr>
<tr><th id="725">725</th><td>        <a class="local col6 ref" href="#176IfSet" title='IfSet' data-ref="176IfSet">IfSet</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#171Op0Op0" title='Op0Op0' data-ref="171Op0Op0">Op0Op0</a>;</td></tr>
<tr><th id="726">726</th><td>        <a class="local col7 ref" href="#177IfClr" title='IfClr' data-ref="177IfClr">IfClr</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#174Op1Op1" title='Op1Op1' data-ref="174Op1Op1">Op1Op1</a>;</td></tr>
<tr><th id="727">727</th><td>      } <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL16isBitwiseInverseN4llvm7SDValueES0_" title='isBitwiseInverse' data-use='c' data-ref="_ZL16isBitwiseInverseN4llvm7SDValueES0_">isBitwiseInverse</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#174Op1Op1" title='Op1Op1' data-ref="174Op1Op1">Op1Op1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#172Op0Op1" title='Op0Op1' data-ref="172Op0Op1">Op0Op1</a>)) {</td></tr>
<tr><th id="728">728</th><td>        <a class="local col8 ref" href="#178Cond" title='Cond' data-ref="178Cond">Cond</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#172Op0Op1" title='Op0Op1' data-ref="172Op0Op1">Op0Op1</a>;</td></tr>
<tr><th id="729">729</th><td>        <a class="local col6 ref" href="#176IfSet" title='IfSet' data-ref="176IfSet">IfSet</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#171Op0Op0" title='Op0Op0' data-ref="171Op0Op0">Op0Op0</a>;</td></tr>
<tr><th id="730">730</th><td>        <a class="local col7 ref" href="#177IfClr" title='IfClr' data-ref="177IfClr">IfClr</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#173Op1Op0" title='Op1Op0' data-ref="173Op1Op0">Op1Op0</a>;</td></tr>
<tr><th id="731">731</th><td>      }</td></tr>
<tr><th id="732">732</th><td>    }</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>    <i>// At this point, IfClr will be set if we have a valid match.</i></td></tr>
<tr><th id="735">735</th><td>    <b>if</b> (!<a class="local col7 ref" href="#177IfClr" title='IfClr' data-ref="177IfClr">IfClr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>())</td></tr>
<tr><th id="736">736</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Cond.getNode() &amp;&amp; IfSet.getNode()) ? void (0) : __assert_fail (&quot;Cond.getNode() &amp;&amp; IfSet.getNode()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 738, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#178Cond" title='Cond' data-ref="178Cond">Cond</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>() &amp;&amp; <a class="local col6 ref" href="#176IfSet" title='IfSet' data-ref="176IfSet">IfSet</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>    <i>// Fold degenerate cases.</i></td></tr>
<tr><th id="741">741</th><td>    <b>if</b> (<a class="local col9 ref" href="#179IsConstantMask" title='IsConstantMask' data-ref="179IsConstantMask">IsConstantMask</a>) {</td></tr>
<tr><th id="742">742</th><td>      <b>if</b> (<a class="local col0 ref" href="#180Mask" title='Mask' data-ref="180Mask">Mask</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt14isAllOnesValueEv" title='llvm::APInt::isAllOnesValue' data-ref="_ZNK4llvm5APInt14isAllOnesValueEv">isAllOnesValue</a>())</td></tr>
<tr><th id="743">743</th><td>        <b>return</b> <a class="local col6 ref" href="#176IfSet" title='IfSet' data-ref="176IfSet">IfSet</a>;</td></tr>
<tr><th id="744">744</th><td>      <b>else</b> <b>if</b> (<a class="local col0 ref" href="#180Mask" title='Mask' data-ref="180Mask">Mask</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqEm" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqEm">==</a> <var>0</var>)</td></tr>
<tr><th id="745">745</th><td>        <b>return</b> <a class="local col7 ref" href="#177IfClr" title='IfClr' data-ref="177IfClr">IfClr</a>;</td></tr>
<tr><th id="746">746</th><td>    }</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>    <i>// Transform the DAG into an equivalent VSELECT.</i></td></tr>
<tr><th id="749">749</th><td>    <b>return</b> <a class="local col5 ref" href="#165DAG" title='DAG' data-ref="165DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::VSELECT" title='llvm::ISD::NodeType::VSELECT' data-ref="llvm::ISD::NodeType::VSELECT">VSELECT</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col4 ref" href="#164N" title='N' data-ref="164N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#168Ty" title='Ty' data-ref="168Ty">Ty</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#178Cond" title='Cond' data-ref="178Cond">Cond</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#176IfSet" title='IfSet' data-ref="176IfSet">IfSet</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#177IfClr" title='IfClr' data-ref="177IfClr">IfClr</a>);</td></tr>
<tr><th id="750">750</th><td>  }</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="753">753</th><td>}</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL34shouldTransformMulToShiftsAddsSubsN4llvm5APIntENS_3EVTERNS_12SelectionDAGERKNS_13MipsSubtargetE" title='shouldTransformMulToShiftsAddsSubs' data-type='bool shouldTransformMulToShiftsAddsSubs(llvm::APInt C, llvm::EVT VT, llvm::SelectionDAG &amp; DAG, const llvm::MipsSubtarget &amp; Subtarget)' data-ref="_ZL34shouldTransformMulToShiftsAddsSubsN4llvm5APIntENS_3EVTERNS_12SelectionDAGERKNS_13MipsSubtargetE">shouldTransformMulToShiftsAddsSubs</dfn>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col2 decl" id="182C" title='C' data-type='llvm::APInt' data-ref="182C">C</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="183VT" title='VT' data-type='llvm::EVT' data-ref="183VT">VT</dfn>,</td></tr>
<tr><th id="756">756</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="184DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="184DAG">DAG</dfn>,</td></tr>
<tr><th id="757">757</th><td>                                               <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col5 decl" id="185Subtarget" title='Subtarget' data-type='const llvm::MipsSubtarget &amp;' data-ref="185Subtarget">Subtarget</dfn>) {</td></tr>
<tr><th id="758">758</th><td>  <i>// Estimate the number of operations the below transform will turn a</i></td></tr>
<tr><th id="759">759</th><td><i>  // constant multiply into. The number is approximately equal to the minimal</i></td></tr>
<tr><th id="760">760</th><td><i>  // number of powers of two that constant can be broken down to by adding</i></td></tr>
<tr><th id="761">761</th><td><i>  // or subtracting them.</i></td></tr>
<tr><th id="762">762</th><td><i>  //</i></td></tr>
<tr><th id="763">763</th><td><i>  // If we have taken more than 12[1] / 8[2] steps to attempt the</i></td></tr>
<tr><th id="764">764</th><td><i>  // optimization for a native sized value, it is more than likely that this</i></td></tr>
<tr><th id="765">765</th><td><i>  // optimization will make things worse.</i></td></tr>
<tr><th id="766">766</th><td><i>  //</i></td></tr>
<tr><th id="767">767</th><td><i>  // [1] MIPS64 requires 6 instructions at most to materialize any constant,</i></td></tr>
<tr><th id="768">768</th><td><i>  //     multiplication requires at least 4 cycles, but another cycle (or two)</i></td></tr>
<tr><th id="769">769</th><td><i>  //     to retrieve the result from the HI/LO registers.</i></td></tr>
<tr><th id="770">770</th><td><i>  //</i></td></tr>
<tr><th id="771">771</th><td><i>  // [2] For MIPS32, more than 8 steps is expensive as the constant could be</i></td></tr>
<tr><th id="772">772</th><td><i>  //     materialized in 2 instructions, multiplication requires at least 4</i></td></tr>
<tr><th id="773">773</th><td><i>  //     cycles, but another cycle (or two) to retrieve the result from the</i></td></tr>
<tr><th id="774">774</th><td><i>  //     HI/LO registers.</i></td></tr>
<tr><th id="775">775</th><td><i>  //</i></td></tr>
<tr><th id="776">776</th><td><i>  // TODO:</i></td></tr>
<tr><th id="777">777</th><td><i>  // - MaxSteps needs to consider the `VT` of the constant for the current</i></td></tr>
<tr><th id="778">778</th><td><i>  //   target.</i></td></tr>
<tr><th id="779">779</th><td><i>  // - Consider to perform this optimization after type legalization.</i></td></tr>
<tr><th id="780">780</th><td><i>  //   That allows to remove a workaround for types not supported natively.</i></td></tr>
<tr><th id="781">781</th><td><i>  // - Take in account `-Os, -Oz` flags because this optimization</i></td></tr>
<tr><th id="782">782</th><td><i>  //   increases code size.</i></td></tr>
<tr><th id="783">783</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="186MaxSteps" title='MaxSteps' data-type='unsigned int' data-ref="186MaxSteps">MaxSteps</dfn> = <a class="local col5 ref" href="#185Subtarget" title='Subtarget' data-ref="185Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isABI_O32Ev" title='llvm::MipsSubtarget::isABI_O32' data-ref="_ZNK4llvm13MipsSubtarget9isABI_O32Ev">isABI_O32</a>() ? <var>8</var> : <var>12</var>;</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a>, <var>16</var>&gt; <dfn class="local col7 decl" id="187WorkStack" title='WorkStack' data-type='SmallVector&lt;llvm::APInt, 16&gt;' data-ref="187WorkStack">WorkStack</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><var>1</var>, <a class="local col2 ref" href="#182C" title='C' data-ref="182C">C</a>);</td></tr>
<tr><th id="786">786</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="188Steps" title='Steps' data-type='unsigned int' data-ref="188Steps">Steps</dfn> = <var>0</var>;</td></tr>
<tr><th id="787">787</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="189BitWidth" title='BitWidth' data-type='unsigned int' data-ref="189BitWidth">BitWidth</dfn> = <a class="local col2 ref" href="#182C" title='C' data-ref="182C">C</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>();</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>  <b>while</b> (!<a class="local col7 ref" href="#187WorkStack" title='WorkStack' data-ref="187WorkStack">WorkStack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="790">790</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col0 decl" id="190Val" title='Val' data-type='llvm::APInt' data-ref="190Val">Val</dfn> = <a class="local col7 ref" href="#187WorkStack" title='WorkStack' data-ref="187WorkStack">WorkStack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td>    <b>if</b> (<a class="local col0 ref" href="#190Val" title='Val' data-ref="190Val">Val</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqEm" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqEm">==</a> <var>0</var> || <a class="local col0 ref" href="#190Val" title='Val' data-ref="190Val">Val</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqEm" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqEm">==</a> <var>1</var>)</td></tr>
<tr><th id="793">793</th><td>      <b>continue</b>;</td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td>    <b>if</b> (<a class="local col8 ref" href="#188Steps" title='Steps' data-ref="188Steps">Steps</a> &gt;= <a class="local col6 ref" href="#186MaxSteps" title='MaxSteps' data-ref="186MaxSteps">MaxSteps</a>)</td></tr>
<tr><th id="796">796</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td>    <b>if</b> (<a class="local col0 ref" href="#190Val" title='Val' data-ref="190Val">Val</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10isPowerOf2Ev" title='llvm::APInt::isPowerOf2' data-ref="_ZNK4llvm5APInt10isPowerOf2Ev">isPowerOf2</a>()) {</td></tr>
<tr><th id="799">799</th><td>      ++<a class="local col8 ref" href="#188Steps" title='Steps' data-ref="188Steps">Steps</a>;</td></tr>
<tr><th id="800">800</th><td>      <b>continue</b>;</td></tr>
<tr><th id="801">801</th><td>    }</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col1 decl" id="191Floor" title='Floor' data-type='llvm::APInt' data-ref="191Floor">Floor</dfn> = <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col9 ref" href="#189BitWidth" title='BitWidth' data-ref="189BitWidth">BitWidth</a>, <var>1</var>) <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APIntlsEj" title='llvm::APInt::operator&lt;&lt;' data-ref="_ZNK4llvm5APIntlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#190Val" title='Val' data-ref="190Val">Val</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt8logBase2Ev" title='llvm::APInt::logBase2' data-ref="_ZNK4llvm5APInt8logBase2Ev">logBase2</a>();</td></tr>
<tr><th id="804">804</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col2 decl" id="192Ceil" title='Ceil' data-type='llvm::APInt' data-ref="192Ceil">Ceil</dfn> = <a class="local col0 ref" href="#190Val" title='Val' data-ref="190Val">Val</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10isNegativeEv" title='llvm::APInt::isNegative' data-ref="_ZNK4llvm5APInt10isNegativeEv">isNegative</a>() ? <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col9 ref" href="#189BitWidth" title='BitWidth' data-ref="189BitWidth">BitWidth</a>, <var>0</var>)</td></tr>
<tr><th id="805">805</th><td>                                  : <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col9 ref" href="#189BitWidth" title='BitWidth' data-ref="189BitWidth">BitWidth</a>, <var>1</var>) <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APIntlsEj" title='llvm::APInt::operator&lt;&lt;' data-ref="_ZNK4llvm5APIntlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#182C" title='C' data-ref="182C">C</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12ceilLogBase2Ev" title='llvm::APInt::ceilLogBase2' data-ref="_ZNK4llvm5APInt12ceilLogBase2Ev">ceilLogBase2</a>();</td></tr>
<tr><th id="806">806</th><td>    <b>if</b> ((<a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col0 ref" href="#190Val" title='Val' data-ref="190Val">Val</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmmiENS_5APIntERKS0_" title='llvm::operator-' data-ref="_ZN4llvmmiENS_5APIntERKS0_">-</a> <a class="local col1 ref" href="#191Floor" title='Floor' data-ref="191Floor">Floor</a>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt3uleERKS0_" title='llvm::APInt::ule' data-ref="_ZNK4llvm5APInt3uleERKS0_">ule</a>(<a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col2 ref" href="#192Ceil" title='Ceil' data-ref="192Ceil">Ceil</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmmiENS_5APIntERKS0_" title='llvm::operator-' data-ref="_ZN4llvmmiENS_5APIntERKS0_">-</a> <a class="local col0 ref" href="#190Val" title='Val' data-ref="190Val">Val</a>)) {</td></tr>
<tr><th id="807">807</th><td>      <a class="local col7 ref" href="#187WorkStack" title='WorkStack' data-ref="187WorkStack">WorkStack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backERKT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backERKT_">push_back</a>(<a class="local col1 ref" href="#191Floor" title='Floor' data-ref="191Floor">Floor</a>);</td></tr>
<tr><th id="808">808</th><td>      <a class="local col7 ref" href="#187WorkStack" title='WorkStack' data-ref="187WorkStack">WorkStack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col0 ref" href="#190Val" title='Val' data-ref="190Val">Val</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmmiENS_5APIntERKS0_" title='llvm::operator-' data-ref="_ZN4llvmmiENS_5APIntERKS0_">-</a> <a class="local col1 ref" href="#191Floor" title='Floor' data-ref="191Floor">Floor</a>);</td></tr>
<tr><th id="809">809</th><td>    } <b>else</b> {</td></tr>
<tr><th id="810">810</th><td>      <a class="local col7 ref" href="#187WorkStack" title='WorkStack' data-ref="187WorkStack">WorkStack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backERKT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#192Ceil" title='Ceil' data-ref="192Ceil">Ceil</a>);</td></tr>
<tr><th id="811">811</th><td>      <a class="local col7 ref" href="#187WorkStack" title='WorkStack' data-ref="187WorkStack">WorkStack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col2 ref" href="#192Ceil" title='Ceil' data-ref="192Ceil">Ceil</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmmiENS_5APIntERKS0_" title='llvm::operator-' data-ref="_ZN4llvmmiENS_5APIntERKS0_">-</a> <a class="local col0 ref" href="#190Val" title='Val' data-ref="190Val">Val</a>);</td></tr>
<tr><th id="812">812</th><td>    }</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td>    ++<a class="local col8 ref" href="#188Steps" title='Steps' data-ref="188Steps">Steps</a>;</td></tr>
<tr><th id="815">815</th><td>  }</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>  <i>// If the value being multiplied is not supported natively, we have to pay</i></td></tr>
<tr><th id="818">818</th><td><i>  // an additional legalization cost, conservatively assume an increase in the</i></td></tr>
<tr><th id="819">819</th><td><i>  // cost of 3 instructions per step. This values for this heuristic were</i></td></tr>
<tr><th id="820">820</th><td><i>  // determined experimentally.</i></td></tr>
<tr><th id="821">821</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="193RegisterSize" title='RegisterSize' data-type='unsigned int' data-ref="193RegisterSize">RegisterSize</dfn> = <a class="local col4 ref" href="#184DAG" title='DAG' data-ref="184DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG21getTargetLoweringInfoEv" title='llvm::SelectionDAG::getTargetLoweringInfo' data-ref="_ZNK4llvm12SelectionDAG21getTargetLoweringInfoEv">getTargetLoweringInfo</a>()</td></tr>
<tr><th id="822">822</th><td>                              .<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase15getRegisterTypeERNS_11LLVMContextENS_3EVTE" title='llvm::TargetLoweringBase::getRegisterType' data-ref="_ZNK4llvm18TargetLoweringBase15getRegisterTypeERNS_11LLVMContextENS_3EVTE">getRegisterType</a>(<span class='refarg'>*<a class="local col4 ref" href="#184DAG" title='DAG' data-ref="184DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#183VT" title='VT' data-ref="183VT">VT</a>)</td></tr>
<tr><th id="823">823</th><td>                              .<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="824">824</th><td>  <a class="local col8 ref" href="#188Steps" title='Steps' data-ref="188Steps">Steps</a> *= (<a class="local col3 ref" href="#183VT" title='VT' data-ref="183VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() != <a class="local col3 ref" href="#193RegisterSize" title='RegisterSize' data-ref="193RegisterSize">RegisterSize</a>) * <var>3</var>;</td></tr>
<tr><th id="825">825</th><td>  <b>if</b> (<a class="local col8 ref" href="#188Steps" title='Steps' data-ref="188Steps">Steps</a> &gt; <var>27</var>)</td></tr>
<tr><th id="826">826</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="829">829</th><td>}</td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL12genConstMultN4llvm7SDValueENS_5APIntERKNS_5SDLocENS_3EVTES5_RNS_12SelectionDAGE" title='genConstMult' data-type='llvm::SDValue genConstMult(llvm::SDValue X, llvm::APInt C, const llvm::SDLoc &amp; DL, llvm::EVT VT, llvm::EVT ShiftTy, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL12genConstMultN4llvm7SDValueENS_5APIntERKNS_5SDLocENS_3EVTES5_RNS_12SelectionDAGE">genConstMult</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="194X" title='X' data-type='llvm::SDValue' data-ref="194X">X</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col5 decl" id="195C" title='C' data-type='llvm::APInt' data-ref="195C">C</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col6 decl" id="196DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="196DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="197VT" title='VT' data-type='llvm::EVT' data-ref="197VT">VT</dfn>,</td></tr>
<tr><th id="832">832</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="198ShiftTy" title='ShiftTy' data-type='llvm::EVT' data-ref="198ShiftTy">ShiftTy</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="199DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="199DAG">DAG</dfn>) {</td></tr>
<tr><th id="833">833</th><td>  <i>// Return 0.</i></td></tr>
<tr><th id="834">834</th><td>  <b>if</b> (<a class="local col5 ref" href="#195C" title='C' data-ref="195C">C</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqEm" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqEm">==</a> <var>0</var>)</td></tr>
<tr><th id="835">835</th><td>    <b>return</b> <a class="local col9 ref" href="#199DAG" title='DAG' data-ref="199DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="local col6 ref" href="#196DL" title='DL' data-ref="196DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#197VT" title='VT' data-ref="197VT">VT</a>);</td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td>  <i>// Return x.</i></td></tr>
<tr><th id="838">838</th><td>  <b>if</b> (<a class="local col5 ref" href="#195C" title='C' data-ref="195C">C</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqEm" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqEm">==</a> <var>1</var>)</td></tr>
<tr><th id="839">839</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col4 ref" href="#194X" title='X' data-ref="194X">X</a>;</td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td>  <i>// If c is power of 2, return (shl x, log2(c)).</i></td></tr>
<tr><th id="842">842</th><td>  <b>if</b> (<a class="local col5 ref" href="#195C" title='C' data-ref="195C">C</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10isPowerOf2Ev" title='llvm::APInt::isPowerOf2' data-ref="_ZNK4llvm5APInt10isPowerOf2Ev">isPowerOf2</a>())</td></tr>
<tr><th id="843">843</th><td>    <b>return</b> <a class="local col9 ref" href="#199DAG" title='DAG' data-ref="199DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>, <a class="local col6 ref" href="#196DL" title='DL' data-ref="196DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#197VT" title='VT' data-ref="197VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#194X" title='X' data-ref="194X">X</a>,</td></tr>
<tr><th id="844">844</th><td>                       <a class="local col9 ref" href="#199DAG" title='DAG' data-ref="199DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col5 ref" href="#195C" title='C' data-ref="195C">C</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt8logBase2Ev" title='llvm::APInt::logBase2' data-ref="_ZNK4llvm5APInt8logBase2Ev">logBase2</a>(), <a class="local col6 ref" href="#196DL" title='DL' data-ref="196DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#198ShiftTy" title='ShiftTy' data-ref="198ShiftTy">ShiftTy</a>));</td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="200BitWidth" title='BitWidth' data-type='unsigned int' data-ref="200BitWidth">BitWidth</dfn> = <a class="local col5 ref" href="#195C" title='C' data-ref="195C">C</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>();</td></tr>
<tr><th id="847">847</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col1 decl" id="201Floor" title='Floor' data-type='llvm::APInt' data-ref="201Floor">Floor</dfn> = <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col0 ref" href="#200BitWidth" title='BitWidth' data-ref="200BitWidth">BitWidth</a>, <var>1</var>) <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APIntlsEj" title='llvm::APInt::operator&lt;&lt;' data-ref="_ZNK4llvm5APIntlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#195C" title='C' data-ref="195C">C</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt8logBase2Ev" title='llvm::APInt::logBase2' data-ref="_ZNK4llvm5APInt8logBase2Ev">logBase2</a>();</td></tr>
<tr><th id="848">848</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col2 decl" id="202Ceil" title='Ceil' data-type='llvm::APInt' data-ref="202Ceil">Ceil</dfn> = <a class="local col5 ref" href="#195C" title='C' data-ref="195C">C</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10isNegativeEv" title='llvm::APInt::isNegative' data-ref="_ZNK4llvm5APInt10isNegativeEv">isNegative</a>() ? <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col0 ref" href="#200BitWidth" title='BitWidth' data-ref="200BitWidth">BitWidth</a>, <var>0</var>) :</td></tr>
<tr><th id="849">849</th><td>                                <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col0 ref" href="#200BitWidth" title='BitWidth' data-ref="200BitWidth">BitWidth</a>, <var>1</var>) <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APIntlsEj" title='llvm::APInt::operator&lt;&lt;' data-ref="_ZNK4llvm5APIntlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#195C" title='C' data-ref="195C">C</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12ceilLogBase2Ev" title='llvm::APInt::ceilLogBase2' data-ref="_ZNK4llvm5APInt12ceilLogBase2Ev">ceilLogBase2</a>();</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>  <i>// If |c - floor_c| &lt;= |c - ceil_c|,</i></td></tr>
<tr><th id="852">852</th><td><i>  // where floor_c = pow(2, floor(log2(c))) and ceil_c = pow(2, ceil(log2(c))),</i></td></tr>
<tr><th id="853">853</th><td><i>  // return (add constMult(x, floor_c), constMult(x, c - floor_c)).</i></td></tr>
<tr><th id="854">854</th><td>  <b>if</b> ((<a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col5 ref" href="#195C" title='C' data-ref="195C">C</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmmiENS_5APIntERKS0_" title='llvm::operator-' data-ref="_ZN4llvmmiENS_5APIntERKS0_">-</a> <a class="local col1 ref" href="#201Floor" title='Floor' data-ref="201Floor">Floor</a>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt3uleERKS0_" title='llvm::APInt::ule' data-ref="_ZNK4llvm5APInt3uleERKS0_">ule</a>(<a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col2 ref" href="#202Ceil" title='Ceil' data-ref="202Ceil">Ceil</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmmiENS_5APIntERKS0_" title='llvm::operator-' data-ref="_ZN4llvmmiENS_5APIntERKS0_">-</a> <a class="local col5 ref" href="#195C" title='C' data-ref="195C">C</a>)) {</td></tr>
<tr><th id="855">855</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="203Op0" title='Op0' data-type='llvm::SDValue' data-ref="203Op0">Op0</dfn> = <a class="tu ref" href="#_ZL12genConstMultN4llvm7SDValueENS_5APIntERKNS_5SDLocENS_3EVTES5_RNS_12SelectionDAGE" title='genConstMult' data-use='c' data-ref="_ZL12genConstMultN4llvm7SDValueENS_5APIntERKNS_5SDLocENS_3EVTES5_RNS_12SelectionDAGE">genConstMult</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#194X" title='X' data-ref="194X">X</a>, <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col1 ref" href="#201Floor" title='Floor' data-ref="201Floor">Floor</a>, <a class="local col6 ref" href="#196DL" title='DL' data-ref="196DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#197VT" title='VT' data-ref="197VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#198ShiftTy" title='ShiftTy' data-ref="198ShiftTy">ShiftTy</a>, <span class='refarg'><a class="local col9 ref" href="#199DAG" title='DAG' data-ref="199DAG">DAG</a></span>);</td></tr>
<tr><th id="856">856</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="204Op1" title='Op1' data-type='llvm::SDValue' data-ref="204Op1">Op1</dfn> = <a class="tu ref" href="#_ZL12genConstMultN4llvm7SDValueENS_5APIntERKNS_5SDLocENS_3EVTES5_RNS_12SelectionDAGE" title='genConstMult' data-use='c' data-ref="_ZL12genConstMultN4llvm7SDValueENS_5APIntERKNS_5SDLocENS_3EVTES5_RNS_12SelectionDAGE">genConstMult</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#194X" title='X' data-ref="194X">X</a>, <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col5 ref" href="#195C" title='C' data-ref="195C">C</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmmiENS_5APIntERKS0_" title='llvm::operator-' data-ref="_ZN4llvmmiENS_5APIntERKS0_">-</a> <a class="local col1 ref" href="#201Floor" title='Floor' data-ref="201Floor">Floor</a>, <a class="local col6 ref" href="#196DL" title='DL' data-ref="196DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#197VT" title='VT' data-ref="197VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#198ShiftTy" title='ShiftTy' data-ref="198ShiftTy">ShiftTy</a>, <span class='refarg'><a class="local col9 ref" href="#199DAG" title='DAG' data-ref="199DAG">DAG</a></span>);</td></tr>
<tr><th id="857">857</th><td>    <b>return</b> <a class="local col9 ref" href="#199DAG" title='DAG' data-ref="199DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>, <a class="local col6 ref" href="#196DL" title='DL' data-ref="196DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#197VT" title='VT' data-ref="197VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#203Op0" title='Op0' data-ref="203Op0">Op0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#204Op1" title='Op1' data-ref="204Op1">Op1</a>);</td></tr>
<tr><th id="858">858</th><td>  }</td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td>  <i>// If |c - floor_c| &gt; |c - ceil_c|,</i></td></tr>
<tr><th id="861">861</th><td><i>  // return (sub constMult(x, ceil_c), constMult(x, ceil_c - c)).</i></td></tr>
<tr><th id="862">862</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="205Op0" title='Op0' data-type='llvm::SDValue' data-ref="205Op0">Op0</dfn> = <a class="tu ref" href="#_ZL12genConstMultN4llvm7SDValueENS_5APIntERKNS_5SDLocENS_3EVTES5_RNS_12SelectionDAGE" title='genConstMult' data-use='c' data-ref="_ZL12genConstMultN4llvm7SDValueENS_5APIntERKNS_5SDLocENS_3EVTES5_RNS_12SelectionDAGE">genConstMult</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#194X" title='X' data-ref="194X">X</a>, <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col2 ref" href="#202Ceil" title='Ceil' data-ref="202Ceil">Ceil</a>, <a class="local col6 ref" href="#196DL" title='DL' data-ref="196DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#197VT" title='VT' data-ref="197VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#198ShiftTy" title='ShiftTy' data-ref="198ShiftTy">ShiftTy</a>, <span class='refarg'><a class="local col9 ref" href="#199DAG" title='DAG' data-ref="199DAG">DAG</a></span>);</td></tr>
<tr><th id="863">863</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="206Op1" title='Op1' data-type='llvm::SDValue' data-ref="206Op1">Op1</dfn> = <a class="tu ref" href="#_ZL12genConstMultN4llvm7SDValueENS_5APIntERKNS_5SDLocENS_3EVTES5_RNS_12SelectionDAGE" title='genConstMult' data-use='c' data-ref="_ZL12genConstMultN4llvm7SDValueENS_5APIntERKNS_5SDLocENS_3EVTES5_RNS_12SelectionDAGE">genConstMult</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#194X" title='X' data-ref="194X">X</a>, <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col2 ref" href="#202Ceil" title='Ceil' data-ref="202Ceil">Ceil</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmmiENS_5APIntERKS0_" title='llvm::operator-' data-ref="_ZN4llvmmiENS_5APIntERKS0_">-</a> <a class="local col5 ref" href="#195C" title='C' data-ref="195C">C</a>, <a class="local col6 ref" href="#196DL" title='DL' data-ref="196DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#197VT" title='VT' data-ref="197VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#198ShiftTy" title='ShiftTy' data-ref="198ShiftTy">ShiftTy</a>, <span class='refarg'><a class="local col9 ref" href="#199DAG" title='DAG' data-ref="199DAG">DAG</a></span>);</td></tr>
<tr><th id="864">864</th><td>  <b>return</b> <a class="local col9 ref" href="#199DAG" title='DAG' data-ref="199DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a>, <a class="local col6 ref" href="#196DL" title='DL' data-ref="196DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#197VT" title='VT' data-ref="197VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#205Op0" title='Op0' data-ref="205Op0">Op0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#206Op1" title='Op1' data-ref="206Op1">Op1</a>);</td></tr>
<tr><th id="865">865</th><td>}</td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL17performMULCombinePN4llvm6SDNodeERNS_12SelectionDAGERKNS_14TargetLowering15DAGCombinerInfoEPKNS_20MipsSETargetLoweringERKNS_13MipsSubtargetE" title='performMULCombine' data-type='llvm::SDValue performMULCombine(llvm::SDNode * N, llvm::SelectionDAG &amp; DAG, const TargetLowering::DAGCombinerInfo &amp; DCI, const llvm::MipsSETargetLowering * TL, const llvm::MipsSubtarget &amp; Subtarget)' data-ref="_ZL17performMULCombinePN4llvm6SDNodeERNS_12SelectionDAGERKNS_14TargetLowering15DAGCombinerInfoEPKNS_20MipsSETargetLoweringERKNS_13MipsSubtargetE">performMULCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="207N" title='N' data-type='llvm::SDNode *' data-ref="207N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="208DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="208DAG">DAG</dfn>,</td></tr>
<tr><th id="868">868</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col9 decl" id="209DCI" title='DCI' data-type='const TargetLowering::DAGCombinerInfo &amp;' data-ref="209DCI">DCI</dfn>,</td></tr>
<tr><th id="869">869</th><td>                                 <em>const</em> <a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a> *<dfn class="local col0 decl" id="210TL" title='TL' data-type='const llvm::MipsSETargetLowering *' data-ref="210TL">TL</dfn>,</td></tr>
<tr><th id="870">870</th><td>                                 <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col1 decl" id="211Subtarget" title='Subtarget' data-type='const llvm::MipsSubtarget &amp;' data-ref="211Subtarget">Subtarget</dfn>) {</td></tr>
<tr><th id="871">871</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="212VT" title='VT' data-type='llvm::EVT' data-ref="212VT">VT</dfn> = <a class="local col7 ref" href="#207N" title='N' data-ref="207N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col3 decl" id="213C" title='C' data-type='llvm::ConstantSDNode *' data-ref="213C"><a class="local col3 ref" href="#213C" title='C' data-ref="213C">C</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#207N" title='N' data-ref="207N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>)))</td></tr>
<tr><th id="874">874</th><td>    <b>if</b> (!<a class="local col2 ref" href="#212VT" title='VT' data-ref="212VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>() &amp;&amp; <a class="tu ref" href="#_ZL34shouldTransformMulToShiftsAddsSubsN4llvm5APIntENS_3EVTERNS_12SelectionDAGERKNS_13MipsSubtargetE" title='shouldTransformMulToShiftsAddsSubs' data-use='c' data-ref="_ZL34shouldTransformMulToShiftsAddsSubsN4llvm5APIntENS_3EVTERNS_12SelectionDAGERKNS_13MipsSubtargetE">shouldTransformMulToShiftsAddsSubs</a>(</td></tr>
<tr><th id="875">875</th><td>                              <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col3 ref" href="#213C" title='C' data-ref="213C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode13getAPIntValueEv" title='llvm::ConstantSDNode::getAPIntValue' data-ref="_ZNK4llvm14ConstantSDNode13getAPIntValueEv">getAPIntValue</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#212VT" title='VT' data-ref="212VT">VT</a>, <span class='refarg'><a class="local col8 ref" href="#208DAG" title='DAG' data-ref="208DAG">DAG</a></span>, <a class="local col1 ref" href="#211Subtarget" title='Subtarget' data-ref="211Subtarget">Subtarget</a>)) {</td></tr>
<tr><th id="876">876</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VT.isInteger()) ? void (0) : __assert_fail (&quot;VT.isInteger()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 876, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#212VT" title='VT' data-ref="212VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT9isIntegerEv" title='llvm::EVT::isInteger' data-ref="_ZNK4llvm3EVT9isIntegerEv">isInteger</a>());</td></tr>
<tr><th id="877">877</th><td>      <b>return</b> <a class="tu ref" href="#_ZL12genConstMultN4llvm7SDValueENS_5APIntERKNS_5SDLocENS_3EVTES5_RNS_12SelectionDAGE" title='genConstMult' data-use='c' data-ref="_ZL12genConstMultN4llvm7SDValueENS_5APIntERKNS_5SDLocENS_3EVTES5_RNS_12SelectionDAGE">genConstMult</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#207N" title='N' data-ref="207N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col3 ref" href="#213C" title='C' data-ref="213C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode13getAPIntValueEv" title='llvm::ConstantSDNode::getAPIntValue' data-ref="_ZNK4llvm14ConstantSDNode13getAPIntValueEv">getAPIntValue</a>(), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col7 ref" href="#207N" title='N' data-ref="207N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#212VT" title='VT' data-ref="212VT">VT</a>,</td></tr>
<tr><th id="878">878</th><td>                          <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col0 ref" href="#210TL" title='TL' data-ref="210TL">TL</a>-&gt;<a class="virtual ref" href="MipsISelLowering.h.html#_ZNK4llvm18MipsTargetLowering22getScalarShiftAmountTyERKNS_10DataLayoutENS_3EVTE" title='llvm::MipsTargetLowering::getScalarShiftAmountTy' data-ref="_ZNK4llvm18MipsTargetLowering22getScalarShiftAmountTyERKNS_10DataLayoutENS_3EVTE">getScalarShiftAmountTy</a>(<a class="local col8 ref" href="#208DAG" title='DAG' data-ref="208DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#212VT" title='VT' data-ref="212VT">VT</a>),</td></tr>
<tr><th id="879">879</th><td>                          <span class='refarg'><a class="local col8 ref" href="#208DAG" title='DAG' data-ref="208DAG">DAG</a></span>);</td></tr>
<tr><th id="880">880</th><td>    }</td></tr>
<tr><th id="881">881</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col7 ref" href="#207N" title='N' data-ref="207N">N</a>, <var>0</var>);</td></tr>
<tr><th id="882">882</th><td>}</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL22performDSPShiftCombinejPN4llvm6SDNodeENS_3EVTERNS_12SelectionDAGERKNS_13MipsSubtargetE" title='performDSPShiftCombine' data-type='llvm::SDValue performDSPShiftCombine(unsigned int Opc, llvm::SDNode * N, llvm::EVT Ty, llvm::SelectionDAG &amp; DAG, const llvm::MipsSubtarget &amp; Subtarget)' data-ref="_ZL22performDSPShiftCombinejPN4llvm6SDNodeENS_3EVTERNS_12SelectionDAGERKNS_13MipsSubtargetE">performDSPShiftCombine</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="214Opc" title='Opc' data-type='unsigned int' data-ref="214Opc">Opc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="215N" title='N' data-type='llvm::SDNode *' data-ref="215N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="216Ty" title='Ty' data-type='llvm::EVT' data-ref="216Ty">Ty</dfn>,</td></tr>
<tr><th id="885">885</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="217DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="217DAG">DAG</dfn>,</td></tr>
<tr><th id="886">886</th><td>                                      <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col8 decl" id="218Subtarget" title='Subtarget' data-type='const llvm::MipsSubtarget &amp;' data-ref="218Subtarget">Subtarget</dfn>) {</td></tr>
<tr><th id="887">887</th><td>  <i>// See if this is a vector splat immediate node.</i></td></tr>
<tr><th id="888">888</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ev" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ev"></a><dfn class="local col9 decl" id="219SplatValue" title='SplatValue' data-type='llvm::APInt' data-ref="219SplatValue">SplatValue</dfn>, <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ev" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ev"></a><dfn class="local col0 decl" id="220SplatUndef" title='SplatUndef' data-type='llvm::APInt' data-ref="220SplatUndef">SplatUndef</dfn>;</td></tr>
<tr><th id="889">889</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="221SplatBitSize" title='SplatBitSize' data-type='unsigned int' data-ref="221SplatBitSize">SplatBitSize</dfn>;</td></tr>
<tr><th id="890">890</th><td>  <em>bool</em> <dfn class="local col2 decl" id="222HasAnyUndefs" title='HasAnyUndefs' data-type='bool' data-ref="222HasAnyUndefs">HasAnyUndefs</dfn>;</td></tr>
<tr><th id="891">891</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="223EltSize" title='EltSize' data-type='unsigned int' data-ref="223EltSize">EltSize</dfn> = <a class="local col6 ref" href="#216Ty" title='Ty' data-ref="216Ty">Ty</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT19getScalarSizeInBitsEv" title='llvm::EVT::getScalarSizeInBits' data-ref="_ZNK4llvm3EVT19getScalarSizeInBitsEv">getScalarSizeInBits</a>();</td></tr>
<tr><th id="892">892</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BuildVectorSDNode" title='llvm::BuildVectorSDNode' data-ref="llvm::BuildVectorSDNode">BuildVectorSDNode</a> *<dfn class="local col4 decl" id="224BV" title='BV' data-type='llvm::BuildVectorSDNode *' data-ref="224BV">BV</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BuildVectorSDNode" title='llvm::BuildVectorSDNode' data-ref="llvm::BuildVectorSDNode">BuildVectorSDNode</a>&gt;(<a class="local col5 ref" href="#215N" title='N' data-ref="215N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td>  <b>if</b> (!<a class="local col8 ref" href="#218Subtarget" title='Subtarget' data-ref="218Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6hasDSPEv" title='llvm::MipsSubtarget::hasDSP' data-ref="_ZNK4llvm13MipsSubtarget6hasDSPEv">hasDSP</a>())</td></tr>
<tr><th id="895">895</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td>  <b>if</b> (!<a class="local col4 ref" href="#224BV" title='BV' data-ref="224BV">BV</a> ||</td></tr>
<tr><th id="898">898</th><td>      !<a class="local col4 ref" href="#224BV" title='BV' data-ref="224BV">BV</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm17BuildVectorSDNode15isConstantSplatERNS_5APIntES2_RjRbjb" title='llvm::BuildVectorSDNode::isConstantSplat' data-ref="_ZNK4llvm17BuildVectorSDNode15isConstantSplatERNS_5APIntES2_RjRbjb">isConstantSplat</a>(<span class='refarg'><a class="local col9 ref" href="#219SplatValue" title='SplatValue' data-ref="219SplatValue">SplatValue</a></span>, <span class='refarg'><a class="local col0 ref" href="#220SplatUndef" title='SplatUndef' data-ref="220SplatUndef">SplatUndef</a></span>, <span class='refarg'><a class="local col1 ref" href="#221SplatBitSize" title='SplatBitSize' data-ref="221SplatBitSize">SplatBitSize</a></span>, <span class='refarg'><a class="local col2 ref" href="#222HasAnyUndefs" title='HasAnyUndefs' data-ref="222HasAnyUndefs">HasAnyUndefs</a></span>,</td></tr>
<tr><th id="899">899</th><td>                           <a class="local col3 ref" href="#223EltSize" title='EltSize' data-ref="223EltSize">EltSize</a>, !<a class="local col8 ref" href="#218Subtarget" title='Subtarget' data-ref="218Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget8isLittleEv" title='llvm::MipsSubtarget::isLittle' data-ref="_ZNK4llvm13MipsSubtarget8isLittleEv">isLittle</a>()) ||</td></tr>
<tr><th id="900">900</th><td>      (<a class="local col1 ref" href="#221SplatBitSize" title='SplatBitSize' data-ref="221SplatBitSize">SplatBitSize</a> != <a class="local col3 ref" href="#223EltSize" title='EltSize' data-ref="223EltSize">EltSize</a>) ||</td></tr>
<tr><th id="901">901</th><td>      (<a class="local col9 ref" href="#219SplatValue" title='SplatValue' data-ref="219SplatValue">SplatValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>() &gt;= <a class="local col3 ref" href="#223EltSize" title='EltSize' data-ref="223EltSize">EltSize</a>))</td></tr>
<tr><th id="902">902</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col5 decl" id="225DL" title='DL' data-type='llvm::SDLoc' data-ref="225DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col5 ref" href="#215N" title='N' data-ref="215N">N</a>);</td></tr>
<tr><th id="905">905</th><td>  <b>return</b> <a class="local col7 ref" href="#217DAG" title='DAG' data-ref="217DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<a class="local col4 ref" href="#214Opc" title='Opc' data-ref="214Opc">Opc</a>, <a class="local col5 ref" href="#225DL" title='DL' data-ref="225DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#216Ty" title='Ty' data-ref="216Ty">Ty</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#215N" title='N' data-ref="215N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="906">906</th><td>                     <a class="local col7 ref" href="#217DAG" title='DAG' data-ref="217DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col9 ref" href="#219SplatValue" title='SplatValue' data-ref="219SplatValue">SplatValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>(), <a class="local col5 ref" href="#225DL" title='DL' data-ref="225DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="907">907</th><td>}</td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL17performSHLCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE" title='performSHLCombine' data-type='llvm::SDValue performSHLCombine(llvm::SDNode * N, llvm::SelectionDAG &amp; DAG, TargetLowering::DAGCombinerInfo &amp; DCI, const llvm::MipsSubtarget &amp; Subtarget)' data-ref="_ZL17performSHLCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">performSHLCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="226N" title='N' data-type='llvm::SDNode *' data-ref="226N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="227DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="227DAG">DAG</dfn>,</td></tr>
<tr><th id="910">910</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col8 decl" id="228DCI" title='DCI' data-type='TargetLowering::DAGCombinerInfo &amp;' data-ref="228DCI">DCI</dfn>,</td></tr>
<tr><th id="911">911</th><td>                                 <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col9 decl" id="229Subtarget" title='Subtarget' data-type='const llvm::MipsSubtarget &amp;' data-ref="229Subtarget">Subtarget</dfn>) {</td></tr>
<tr><th id="912">912</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="230Ty" title='Ty' data-type='llvm::EVT' data-ref="230Ty">Ty</dfn> = <a class="local col6 ref" href="#226N" title='N' data-ref="226N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="913">913</th><td></td></tr>
<tr><th id="914">914</th><td>  <b>if</b> ((<a class="local col0 ref" href="#230Ty" title='Ty' data-ref="230Ty">Ty</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>) &amp;&amp; (<a class="local col0 ref" href="#230Ty" title='Ty' data-ref="230Ty">Ty</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i8" title='llvm::MVT::SimpleValueType::v4i8' data-ref="llvm::MVT::SimpleValueType::v4i8">v4i8</a>))</td></tr>
<tr><th id="915">915</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td>  <b>return</b> <a class="tu ref" href="#_ZL22performDSPShiftCombinejPN4llvm6SDNodeENS_3EVTERNS_12SelectionDAGERKNS_13MipsSubtargetE" title='performDSPShiftCombine' data-use='c' data-ref="_ZL22performDSPShiftCombinejPN4llvm6SDNodeENS_3EVTERNS_12SelectionDAGERKNS_13MipsSubtargetE">performDSPShiftCombine</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::SHLL_DSP" title='llvm::MipsISD::NodeType::SHLL_DSP' data-ref="llvm::MipsISD::NodeType::SHLL_DSP">SHLL_DSP</a>, <a class="local col6 ref" href="#226N" title='N' data-ref="226N">N</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#230Ty" title='Ty' data-ref="230Ty">Ty</a>, <span class='refarg'><a class="local col7 ref" href="#227DAG" title='DAG' data-ref="227DAG">DAG</a></span>, <a class="local col9 ref" href="#229Subtarget" title='Subtarget' data-ref="229Subtarget">Subtarget</a>);</td></tr>
<tr><th id="918">918</th><td>}</td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td><i  data-doc="_ZL17performSRACombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">// Fold sign-extensions into MipsISD::VEXTRACT_[SZ]EXT_ELT for MSA and fold</i></td></tr>
<tr><th id="921">921</th><td><i  data-doc="_ZL17performSRACombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">// constant splats into MipsISD::SHRA_DSP for DSPr2.</i></td></tr>
<tr><th id="922">922</th><td><i  data-doc="_ZL17performSRACombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">//</i></td></tr>
<tr><th id="923">923</th><td><i  data-doc="_ZL17performSRACombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">// Performs the following transformations:</i></td></tr>
<tr><th id="924">924</th><td><i  data-doc="_ZL17performSRACombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">// - Changes MipsISD::VEXTRACT_[SZ]EXT_ELT to sign extension if its</i></td></tr>
<tr><th id="925">925</th><td><i  data-doc="_ZL17performSRACombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">//   sign/zero-extension is completely overwritten by the new one performed by</i></td></tr>
<tr><th id="926">926</th><td><i  data-doc="_ZL17performSRACombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">//   the ISD::SRA and ISD::SHL nodes.</i></td></tr>
<tr><th id="927">927</th><td><i  data-doc="_ZL17performSRACombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">// - Removes redundant sign extensions performed by an ISD::SRA and ISD::SHL</i></td></tr>
<tr><th id="928">928</th><td><i  data-doc="_ZL17performSRACombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">//   sequence.</i></td></tr>
<tr><th id="929">929</th><td><i  data-doc="_ZL17performSRACombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">//</i></td></tr>
<tr><th id="930">930</th><td><i  data-doc="_ZL17performSRACombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">// See performDSPShiftCombine for more information about the transformation</i></td></tr>
<tr><th id="931">931</th><td><i  data-doc="_ZL17performSRACombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">// used for DSPr2.</i></td></tr>
<tr><th id="932">932</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL17performSRACombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE" title='performSRACombine' data-type='llvm::SDValue performSRACombine(llvm::SDNode * N, llvm::SelectionDAG &amp; DAG, TargetLowering::DAGCombinerInfo &amp; DCI, const llvm::MipsSubtarget &amp; Subtarget)' data-ref="_ZL17performSRACombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">performSRACombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="231N" title='N' data-type='llvm::SDNode *' data-ref="231N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="232DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="232DAG">DAG</dfn>,</td></tr>
<tr><th id="933">933</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col3 decl" id="233DCI" title='DCI' data-type='TargetLowering::DAGCombinerInfo &amp;' data-ref="233DCI">DCI</dfn>,</td></tr>
<tr><th id="934">934</th><td>                                 <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col4 decl" id="234Subtarget" title='Subtarget' data-type='const llvm::MipsSubtarget &amp;' data-ref="234Subtarget">Subtarget</dfn>) {</td></tr>
<tr><th id="935">935</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="235Ty" title='Ty' data-type='llvm::EVT' data-ref="235Ty">Ty</dfn> = <a class="local col1 ref" href="#231N" title='N' data-ref="231N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="936">936</th><td></td></tr>
<tr><th id="937">937</th><td>  <b>if</b> (<a class="local col4 ref" href="#234Subtarget" title='Subtarget' data-ref="234Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6hasMSAEv" title='llvm::MipsSubtarget::hasMSA' data-ref="_ZNK4llvm13MipsSubtarget6hasMSAEv">hasMSA</a>()) {</td></tr>
<tr><th id="938">938</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="236Op0" title='Op0' data-type='llvm::SDValue' data-ref="236Op0">Op0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#231N" title='N' data-ref="231N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="939">939</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="237Op1" title='Op1' data-type='llvm::SDValue' data-ref="237Op1">Op1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#231N" title='N' data-ref="231N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td>    <i>// (sra (shl (MipsVExtract[SZ]Ext $a, $b, $c), imm:$d), imm:$d)</i></td></tr>
<tr><th id="942">942</th><td><i>    // where $d + sizeof($c) == 32</i></td></tr>
<tr><th id="943">943</th><td><i>    // or    $d + sizeof($c) &lt;= 32 and SExt</i></td></tr>
<tr><th id="944">944</th><td><i>    // -&gt; (MipsVExtractSExt $a, $b, $c)</i></td></tr>
<tr><th id="945">945</th><td>    <b>if</b> (<a class="local col6 ref" href="#236Op0" title='Op0' data-ref="236Op0">Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a> &amp;&amp; <a class="local col7 ref" href="#237Op1" title='Op1' data-ref="237Op1">Op1</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col6 ref" href="#236Op0" title='Op0' data-ref="236Op0">Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>)) {</td></tr>
<tr><th id="946">946</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="238Op0Op0" title='Op0Op0' data-type='llvm::SDValue' data-ref="238Op0Op0">Op0Op0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#236Op0" title='Op0' data-ref="236Op0">Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="947">947</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col9 decl" id="239ShAmount" title='ShAmount' data-type='llvm::ConstantSDNode *' data-ref="239ShAmount">ShAmount</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col7 ref" href="#237Op1" title='Op1' data-ref="237Op1">Op1</a></span>);</td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td>      <b>if</b> (!<a class="local col9 ref" href="#239ShAmount" title='ShAmount' data-ref="239ShAmount">ShAmount</a>)</td></tr>
<tr><th id="950">950</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td>      <b>if</b> (<a class="local col8 ref" href="#238Op0Op0" title='Op0Op0' data-ref="238Op0Op0">Op0Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() != <span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::VEXTRACT_SEXT_ELT" title='llvm::MipsISD::NodeType::VEXTRACT_SEXT_ELT' data-ref="llvm::MipsISD::NodeType::VEXTRACT_SEXT_ELT">VEXTRACT_SEXT_ELT</a> &amp;&amp;</td></tr>
<tr><th id="953">953</th><td>          <a class="local col8 ref" href="#238Op0Op0" title='Op0Op0' data-ref="238Op0Op0">Op0Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() != <span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::VEXTRACT_ZEXT_ELT" title='llvm::MipsISD::NodeType::VEXTRACT_ZEXT_ELT' data-ref="llvm::MipsISD::NodeType::VEXTRACT_ZEXT_ELT">VEXTRACT_ZEXT_ELT</a>)</td></tr>
<tr><th id="954">954</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="240ExtendTy" title='ExtendTy' data-type='llvm::EVT' data-ref="240ExtendTy">ExtendTy</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::VTSDNode" title='llvm::VTSDNode' data-ref="llvm::VTSDNode">VTSDNode</a>&gt;(<a class="local col8 ref" href="#238Op0Op0" title='Op0Op0' data-ref="238Op0Op0">Op0Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm8VTSDNode5getVTEv" title='llvm::VTSDNode::getVT' data-ref="_ZNK4llvm8VTSDNode5getVTEv">getVT</a>();</td></tr>
<tr><th id="957">957</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="241TotalBits" title='TotalBits' data-type='unsigned int' data-ref="241TotalBits">TotalBits</dfn> = <a class="local col9 ref" href="#239ShAmount" title='ShAmount' data-ref="239ShAmount">ShAmount</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() + <a class="local col0 ref" href="#240ExtendTy" title='ExtendTy' data-ref="240ExtendTy">ExtendTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td>      <b>if</b> (<a class="local col1 ref" href="#241TotalBits" title='TotalBits' data-ref="241TotalBits">TotalBits</a> == <var>32</var> ||</td></tr>
<tr><th id="960">960</th><td>          (<a class="local col8 ref" href="#238Op0Op0" title='Op0Op0' data-ref="238Op0Op0">Op0Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::VEXTRACT_SEXT_ELT" title='llvm::MipsISD::NodeType::VEXTRACT_SEXT_ELT' data-ref="llvm::MipsISD::NodeType::VEXTRACT_SEXT_ELT">VEXTRACT_SEXT_ELT</a> &amp;&amp;</td></tr>
<tr><th id="961">961</th><td>           <a class="local col1 ref" href="#241TotalBits" title='TotalBits' data-ref="241TotalBits">TotalBits</a> &lt;= <var>32</var>)) {</td></tr>
<tr><th id="962">962</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="242Ops" title='Ops' data-type='llvm::SDValue [3]' data-ref="242Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#238Op0Op0" title='Op0Op0' data-ref="238Op0Op0">Op0Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#238Op0Op0" title='Op0Op0' data-ref="238Op0Op0">Op0Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>),</td></tr>
<tr><th id="963">963</th><td>                          <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#238Op0Op0" title='Op0Op0' data-ref="238Op0Op0">Op0Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>) };</td></tr>
<tr><th id="964">964</th><td>        <b>return</b> <a class="local col2 ref" href="#232DAG" title='DAG' data-ref="232DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::VEXTRACT_SEXT_ELT" title='llvm::MipsISD::NodeType::VEXTRACT_SEXT_ELT' data-ref="llvm::MipsISD::NodeType::VEXTRACT_SEXT_ELT">VEXTRACT_SEXT_ELT</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#238Op0Op0" title='Op0Op0' data-ref="238Op0Op0">Op0Op0</a>),</td></tr>
<tr><th id="965">965</th><td>                           <a class="local col8 ref" href="#238Op0Op0" title='Op0Op0' data-ref="238Op0Op0">Op0Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getVTListEv" title='llvm::SDNode::getVTList' data-ref="_ZNK4llvm6SDNode9getVTListEv">getVTList</a>(),</td></tr>
<tr><th id="966">966</th><td>                           <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefEPKT_m" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefEPKT_m">makeArrayRef</a>(<a class="local col2 ref" href="#242Ops" title='Ops' data-ref="242Ops">Ops</a>, <a class="local col8 ref" href="#238Op0Op0" title='Op0Op0' data-ref="238Op0Op0">Op0Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>()));</td></tr>
<tr><th id="967">967</th><td>      }</td></tr>
<tr><th id="968">968</th><td>    }</td></tr>
<tr><th id="969">969</th><td>  }</td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td>  <b>if</b> ((<a class="local col5 ref" href="#235Ty" title='Ty' data-ref="235Ty">Ty</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>) &amp;&amp; ((<a class="local col5 ref" href="#235Ty" title='Ty' data-ref="235Ty">Ty</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i8" title='llvm::MVT::SimpleValueType::v4i8' data-ref="llvm::MVT::SimpleValueType::v4i8">v4i8</a>) || !<a class="local col4 ref" href="#234Subtarget" title='Subtarget' data-ref="234Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget8hasDSPR2Ev" title='llvm::MipsSubtarget::hasDSPR2' data-ref="_ZNK4llvm13MipsSubtarget8hasDSPR2Ev">hasDSPR2</a>()))</td></tr>
<tr><th id="972">972</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="973">973</th><td></td></tr>
<tr><th id="974">974</th><td>  <b>return</b> <a class="tu ref" href="#_ZL22performDSPShiftCombinejPN4llvm6SDNodeENS_3EVTERNS_12SelectionDAGERKNS_13MipsSubtargetE" title='performDSPShiftCombine' data-use='c' data-ref="_ZL22performDSPShiftCombinejPN4llvm6SDNodeENS_3EVTERNS_12SelectionDAGERKNS_13MipsSubtargetE">performDSPShiftCombine</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::SHRA_DSP" title='llvm::MipsISD::NodeType::SHRA_DSP' data-ref="llvm::MipsISD::NodeType::SHRA_DSP">SHRA_DSP</a>, <a class="local col1 ref" href="#231N" title='N' data-ref="231N">N</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#235Ty" title='Ty' data-ref="235Ty">Ty</a>, <span class='refarg'><a class="local col2 ref" href="#232DAG" title='DAG' data-ref="232DAG">DAG</a></span>, <a class="local col4 ref" href="#234Subtarget" title='Subtarget' data-ref="234Subtarget">Subtarget</a>);</td></tr>
<tr><th id="975">975</th><td>}</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td></td></tr>
<tr><th id="978">978</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL17performSRLCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE" title='performSRLCombine' data-type='llvm::SDValue performSRLCombine(llvm::SDNode * N, llvm::SelectionDAG &amp; DAG, TargetLowering::DAGCombinerInfo &amp; DCI, const llvm::MipsSubtarget &amp; Subtarget)' data-ref="_ZL17performSRLCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">performSRLCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="243N" title='N' data-type='llvm::SDNode *' data-ref="243N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="244DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="244DAG">DAG</dfn>,</td></tr>
<tr><th id="979">979</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col5 decl" id="245DCI" title='DCI' data-type='TargetLowering::DAGCombinerInfo &amp;' data-ref="245DCI">DCI</dfn>,</td></tr>
<tr><th id="980">980</th><td>                                 <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col6 decl" id="246Subtarget" title='Subtarget' data-type='const llvm::MipsSubtarget &amp;' data-ref="246Subtarget">Subtarget</dfn>) {</td></tr>
<tr><th id="981">981</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="247Ty" title='Ty' data-type='llvm::EVT' data-ref="247Ty">Ty</dfn> = <a class="local col3 ref" href="#243N" title='N' data-ref="243N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="982">982</th><td></td></tr>
<tr><th id="983">983</th><td>  <b>if</b> (((<a class="local col7 ref" href="#247Ty" title='Ty' data-ref="247Ty">Ty</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>) || !<a class="local col6 ref" href="#246Subtarget" title='Subtarget' data-ref="246Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget8hasDSPR2Ev" title='llvm::MipsSubtarget::hasDSPR2' data-ref="_ZNK4llvm13MipsSubtarget8hasDSPR2Ev">hasDSPR2</a>()) &amp;&amp; (<a class="local col7 ref" href="#247Ty" title='Ty' data-ref="247Ty">Ty</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i8" title='llvm::MVT::SimpleValueType::v4i8' data-ref="llvm::MVT::SimpleValueType::v4i8">v4i8</a>))</td></tr>
<tr><th id="984">984</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td>  <b>return</b> <a class="tu ref" href="#_ZL22performDSPShiftCombinejPN4llvm6SDNodeENS_3EVTERNS_12SelectionDAGERKNS_13MipsSubtargetE" title='performDSPShiftCombine' data-use='c' data-ref="_ZL22performDSPShiftCombinejPN4llvm6SDNodeENS_3EVTERNS_12SelectionDAGERKNS_13MipsSubtargetE">performDSPShiftCombine</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::SHRL_DSP" title='llvm::MipsISD::NodeType::SHRL_DSP' data-ref="llvm::MipsISD::NodeType::SHRL_DSP">SHRL_DSP</a>, <a class="local col3 ref" href="#243N" title='N' data-ref="243N">N</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#247Ty" title='Ty' data-ref="247Ty">Ty</a>, <span class='refarg'><a class="local col4 ref" href="#244DAG" title='DAG' data-ref="244DAG">DAG</a></span>, <a class="local col6 ref" href="#246Subtarget" title='Subtarget' data-ref="246Subtarget">Subtarget</a>);</td></tr>
<tr><th id="987">987</th><td>}</td></tr>
<tr><th id="988">988</th><td></td></tr>
<tr><th id="989">989</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL18isLegalDSPCondCodeN4llvm3EVTENS_3ISD8CondCodeE" title='isLegalDSPCondCode' data-type='bool isLegalDSPCondCode(llvm::EVT Ty, ISD::CondCode CC)' data-ref="_ZL18isLegalDSPCondCodeN4llvm3EVTENS_3ISD8CondCodeE">isLegalDSPCondCode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="248Ty" title='Ty' data-type='llvm::EVT' data-ref="248Ty">Ty</dfn>, <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode" title='llvm::ISD::CondCode' data-ref="llvm::ISD::CondCode">CondCode</a> <dfn class="local col9 decl" id="249CC" title='CC' data-type='ISD::CondCode' data-ref="249CC">CC</dfn>) {</td></tr>
<tr><th id="990">990</th><td>  <em>bool</em> <dfn class="local col0 decl" id="250IsV216" title='IsV216' data-type='bool' data-ref="250IsV216">IsV216</dfn> = (<a class="local col8 ref" href="#248Ty" title='Ty' data-ref="248Ty">Ty</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>);</td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td>  <b>switch</b> (<a class="local col9 ref" href="#249CC" title='CC' data-ref="249CC">CC</a>) {</td></tr>
<tr><th id="993">993</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETEQ" title='llvm::ISD::CondCode::SETEQ' data-ref="llvm::ISD::CondCode::SETEQ">SETEQ</a>:</td></tr>
<tr><th id="994">994</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETNE" title='llvm::ISD::CondCode::SETNE' data-ref="llvm::ISD::CondCode::SETNE">SETNE</a>:  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="995">995</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETLT" title='llvm::ISD::CondCode::SETLT' data-ref="llvm::ISD::CondCode::SETLT">SETLT</a>:</td></tr>
<tr><th id="996">996</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETLE" title='llvm::ISD::CondCode::SETLE' data-ref="llvm::ISD::CondCode::SETLE">SETLE</a>:</td></tr>
<tr><th id="997">997</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETGT" title='llvm::ISD::CondCode::SETGT' data-ref="llvm::ISD::CondCode::SETGT">SETGT</a>:</td></tr>
<tr><th id="998">998</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETGE" title='llvm::ISD::CondCode::SETGE' data-ref="llvm::ISD::CondCode::SETGE">SETGE</a>:  <b>return</b> <a class="local col0 ref" href="#250IsV216" title='IsV216' data-ref="250IsV216">IsV216</a>;</td></tr>
<tr><th id="999">999</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETULT" title='llvm::ISD::CondCode::SETULT' data-ref="llvm::ISD::CondCode::SETULT">SETULT</a>:</td></tr>
<tr><th id="1000">1000</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETULE" title='llvm::ISD::CondCode::SETULE' data-ref="llvm::ISD::CondCode::SETULE">SETULE</a>:</td></tr>
<tr><th id="1001">1001</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETUGT" title='llvm::ISD::CondCode::SETUGT' data-ref="llvm::ISD::CondCode::SETUGT">SETUGT</a>:</td></tr>
<tr><th id="1002">1002</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETUGE" title='llvm::ISD::CondCode::SETUGE' data-ref="llvm::ISD::CondCode::SETUGE">SETUGE</a>: <b>return</b> !<a class="local col0 ref" href="#250IsV216" title='IsV216' data-ref="250IsV216">IsV216</a>;</td></tr>
<tr><th id="1003">1003</th><td>  <b>default</b>:          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1004">1004</th><td>  }</td></tr>
<tr><th id="1005">1005</th><td>}</td></tr>
<tr><th id="1006">1006</th><td></td></tr>
<tr><th id="1007">1007</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL19performSETCCCombinePN4llvm6SDNodeERNS_12SelectionDAGE" title='performSETCCCombine' data-type='llvm::SDValue performSETCCCombine(llvm::SDNode * N, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL19performSETCCCombinePN4llvm6SDNodeERNS_12SelectionDAGE">performSETCCCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="251N" title='N' data-type='llvm::SDNode *' data-ref="251N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="252DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="252DAG">DAG</dfn>) {</td></tr>
<tr><th id="1008">1008</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="253Ty" title='Ty' data-type='llvm::EVT' data-ref="253Ty">Ty</dfn> = <a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td>  <b>if</b> ((<a class="local col3 ref" href="#253Ty" title='Ty' data-ref="253Ty">Ty</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>) &amp;&amp; (<a class="local col3 ref" href="#253Ty" title='Ty' data-ref="253Ty">Ty</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i8" title='llvm::MVT::SimpleValueType::v4i8' data-ref="llvm::MVT::SimpleValueType::v4i8">v4i8</a>))</td></tr>
<tr><th id="1011">1011</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL18isLegalDSPCondCodeN4llvm3EVTENS_3ISD8CondCodeE" title='isLegalDSPCondCode' data-use='c' data-ref="_ZL18isLegalDSPCondCodeN4llvm3EVTENS_3ISD8CondCodeE">isLegalDSPCondCode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#253Ty" title='Ty' data-ref="253Ty">Ty</a>, <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::CondCodeSDNode" title='llvm::CondCodeSDNode' data-ref="llvm::CondCodeSDNode">CondCodeSDNode</a>&gt;(<a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14CondCodeSDNode3getEv" title='llvm::CondCodeSDNode::get' data-ref="_ZNK4llvm14CondCodeSDNode3getEv">get</a>()))</td></tr>
<tr><th id="1014">1014</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td>  <b>return</b> <a class="local col2 ref" href="#252DAG" title='DAG' data-ref="252DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::SETCC_DSP" title='llvm::MipsISD::NodeType::SETCC_DSP' data-ref="llvm::MipsISD::NodeType::SETCC_DSP">SETCC_DSP</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#253Ty" title='Ty' data-ref="253Ty">Ty</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="1017">1017</th><td>                     <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="1018">1018</th><td>}</td></tr>
<tr><th id="1019">1019</th><td></td></tr>
<tr><th id="1020">1020</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL21performVSELECTCombinePN4llvm6SDNodeERNS_12SelectionDAGE" title='performVSELECTCombine' data-type='llvm::SDValue performVSELECTCombine(llvm::SDNode * N, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL21performVSELECTCombinePN4llvm6SDNodeERNS_12SelectionDAGE">performVSELECTCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="254N" title='N' data-type='llvm::SDNode *' data-ref="254N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="255DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="255DAG">DAG</dfn>) {</td></tr>
<tr><th id="1021">1021</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="256Ty" title='Ty' data-type='llvm::EVT' data-ref="256Ty">Ty</dfn> = <a class="local col4 ref" href="#254N" title='N' data-ref="254N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td>  <b>if</b> (<a class="local col6 ref" href="#256Ty" title='Ty' data-ref="256Ty">Ty</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a> || <a class="local col6 ref" href="#256Ty" title='Ty' data-ref="256Ty">Ty</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i8" title='llvm::MVT::SimpleValueType::v4i8' data-ref="llvm::MVT::SimpleValueType::v4i8">v4i8</a>) {</td></tr>
<tr><th id="1024">1024</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="257SetCC" title='SetCC' data-type='llvm::SDValue' data-ref="257SetCC">SetCC</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#254N" title='N' data-ref="254N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1025">1025</th><td></td></tr>
<tr><th id="1026">1026</th><td>    <b>if</b> (<a class="local col7 ref" href="#257SetCC" title='SetCC' data-ref="257SetCC">SetCC</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::SETCC_DSP" title='llvm::MipsISD::NodeType::SETCC_DSP' data-ref="llvm::MipsISD::NodeType::SETCC_DSP">SETCC_DSP</a>)</td></tr>
<tr><th id="1027">1027</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td>    <b>return</b> <a class="local col5 ref" href="#255DAG" title='DAG' data-ref="255DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_S5_S5_" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_S5_S5_">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::SELECT_CC_DSP" title='llvm::MipsISD::NodeType::SELECT_CC_DSP' data-ref="llvm::MipsISD::NodeType::SELECT_CC_DSP">SELECT_CC_DSP</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col4 ref" href="#254N" title='N' data-ref="254N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#256Ty" title='Ty' data-ref="256Ty">Ty</a>,</td></tr>
<tr><th id="1030">1030</th><td>                       <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#257SetCC" title='SetCC' data-ref="257SetCC">SetCC</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#257SetCC" title='SetCC' data-ref="257SetCC">SetCC</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>),</td></tr>
<tr><th id="1031">1031</th><td>                       <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#254N" title='N' data-ref="254N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#254N" title='N' data-ref="254N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#257SetCC" title='SetCC' data-ref="257SetCC">SetCC</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="1032">1032</th><td>  }</td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="1035">1035</th><td>}</td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL17performXORCombinePN4llvm6SDNodeERNS_12SelectionDAGERKNS_13MipsSubtargetE" title='performXORCombine' data-type='llvm::SDValue performXORCombine(llvm::SDNode * N, llvm::SelectionDAG &amp; DAG, const llvm::MipsSubtarget &amp; Subtarget)' data-ref="_ZL17performXORCombinePN4llvm6SDNodeERNS_12SelectionDAGERKNS_13MipsSubtargetE">performXORCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="258N" title='N' data-type='llvm::SDNode *' data-ref="258N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="259DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="259DAG">DAG</dfn>,</td></tr>
<tr><th id="1038">1038</th><td>                                 <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col0 decl" id="260Subtarget" title='Subtarget' data-type='const llvm::MipsSubtarget &amp;' data-ref="260Subtarget">Subtarget</dfn>) {</td></tr>
<tr><th id="1039">1039</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="261Ty" title='Ty' data-type='llvm::EVT' data-ref="261Ty">Ty</dfn> = <a class="local col8 ref" href="#258N" title='N' data-ref="258N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1040">1040</th><td></td></tr>
<tr><th id="1041">1041</th><td>  <b>if</b> (<a class="local col0 ref" href="#260Subtarget" title='Subtarget' data-ref="260Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6hasMSAEv" title='llvm::MipsSubtarget::hasMSA' data-ref="_ZNK4llvm13MipsSubtarget6hasMSAEv">hasMSA</a>() &amp;&amp; <a class="local col1 ref" href="#261Ty" title='Ty' data-ref="261Ty">Ty</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT14is128BitVectorEv" title='llvm::EVT::is128BitVector' data-ref="_ZNK4llvm3EVT14is128BitVectorEv">is128BitVector</a>() &amp;&amp; <a class="local col1 ref" href="#261Ty" title='Ty' data-ref="261Ty">Ty</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT9isIntegerEv" title='llvm::EVT::isInteger' data-ref="_ZNK4llvm3EVT9isIntegerEv">isInteger</a>()) {</td></tr>
<tr><th id="1042">1042</th><td>    <i>// Try the following combines:</i></td></tr>
<tr><th id="1043">1043</th><td><i>    //   (xor (or $a, $b), (build_vector allones))</i></td></tr>
<tr><th id="1044">1044</th><td><i>    //   (xor (or $a, $b), (bitcast (build_vector allones)))</i></td></tr>
<tr><th id="1045">1045</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="262Op0" title='Op0' data-type='llvm::SDValue' data-ref="262Op0">Op0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#258N" title='N' data-ref="258N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1046">1046</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="263Op1" title='Op1' data-type='llvm::SDValue' data-ref="263Op1">Op1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#258N" title='N' data-ref="258N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1047">1047</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col4 decl" id="264NotOp" title='NotOp' data-type='llvm::SDValue' data-ref="264NotOp">NotOp</dfn>;</td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td>    <b>if</b> (<span class="namespace">ISD::</span><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm3ISD20isBuildVectorAllOnesEPKNS_6SDNodeE" title='llvm::ISD::isBuildVectorAllOnes' data-ref="_ZN4llvm3ISD20isBuildVectorAllOnesEPKNS_6SDNodeE">isBuildVectorAllOnes</a>(<a class="local col2 ref" href="#262Op0" title='Op0' data-ref="262Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()))</td></tr>
<tr><th id="1050">1050</th><td>      <a class="local col4 ref" href="#264NotOp" title='NotOp' data-ref="264NotOp">NotOp</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#263Op1" title='Op1' data-ref="263Op1">Op1</a>;</td></tr>
<tr><th id="1051">1051</th><td>    <b>else</b> <b>if</b> (<span class="namespace">ISD::</span><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm3ISD20isBuildVectorAllOnesEPKNS_6SDNodeE" title='llvm::ISD::isBuildVectorAllOnes' data-ref="_ZN4llvm3ISD20isBuildVectorAllOnesEPKNS_6SDNodeE">isBuildVectorAllOnes</a>(<a class="local col3 ref" href="#263Op1" title='Op1' data-ref="263Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()))</td></tr>
<tr><th id="1052">1052</th><td>      <a class="local col4 ref" href="#264NotOp" title='NotOp' data-ref="264NotOp">NotOp</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#262Op0" title='Op0' data-ref="262Op0">Op0</a>;</td></tr>
<tr><th id="1053">1053</th><td>    <b>else</b></td></tr>
<tr><th id="1054">1054</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td>    <b>if</b> (<a class="local col4 ref" href="#264NotOp" title='NotOp' data-ref="264NotOp">NotOp</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>)</td></tr>
<tr><th id="1057">1057</th><td>      <b>return</b> <a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::VNOR" title='llvm::MipsISD::NodeType::VNOR' data-ref="llvm::MipsISD::NodeType::VNOR">VNOR</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col8 ref" href="#258N" title='N' data-ref="258N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#261Ty" title='Ty' data-ref="261Ty">Ty</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#264NotOp" title='NotOp' data-ref="264NotOp">NotOp</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="1058">1058</th><td>                         <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#264NotOp" title='NotOp' data-ref="264NotOp">NotOp</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1059">1059</th><td>  }</td></tr>
<tr><th id="1060">1060</th><td></td></tr>
<tr><th id="1061">1061</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="1062">1062</th><td>}</td></tr>
<tr><th id="1063">1063</th><td></td></tr>
<tr><th id="1064">1064</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a></td></tr>
<tr><th id="1065">1065</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm20MipsSETargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::MipsSETargetLowering::PerformDAGCombine' data-ref="_ZNK4llvm20MipsSETargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">PerformDAGCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="265N" title='N' data-type='llvm::SDNode *' data-ref="265N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col6 decl" id="266DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="266DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1066">1066</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="267DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="267DAG">DAG</dfn> = <a class="local col6 ref" href="#266DCI" title='DCI' data-ref="266DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="1067">1067</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col8 decl" id="268Val" title='Val' data-type='llvm::SDValue' data-ref="268Val">Val</dfn>;</td></tr>
<tr><th id="1068">1068</th><td></td></tr>
<tr><th id="1069">1069</th><td>  <b>switch</b> (<a class="local col5 ref" href="#265N" title='N' data-ref="265N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1070">1070</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>:</td></tr>
<tr><th id="1071">1071</th><td>    <a class="local col8 ref" href="#268Val" title='Val' data-ref="268Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL17performANDCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE" title='performANDCombine' data-use='c' data-ref="_ZL17performANDCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">performANDCombine</a>(<a class="local col5 ref" href="#265N" title='N' data-ref="265N">N</a>, <span class='refarg'><a class="local col7 ref" href="#267DAG" title='DAG' data-ref="267DAG">DAG</a></span>, <span class='refarg'><a class="local col6 ref" href="#266DCI" title='DCI' data-ref="266DCI">DCI</a></span>, <a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1072">1072</th><td>    <b>break</b>;</td></tr>
<tr><th id="1073">1073</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>:</td></tr>
<tr><th id="1074">1074</th><td>    <a class="local col8 ref" href="#268Val" title='Val' data-ref="268Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL16performORCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE" title='performORCombine' data-use='c' data-ref="_ZL16performORCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">performORCombine</a>(<a class="local col5 ref" href="#265N" title='N' data-ref="265N">N</a>, <span class='refarg'><a class="local col7 ref" href="#267DAG" title='DAG' data-ref="267DAG">DAG</a></span>, <span class='refarg'><a class="local col6 ref" href="#266DCI" title='DCI' data-ref="266DCI">DCI</a></span>, <a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1075">1075</th><td>    <b>break</b>;</td></tr>
<tr><th id="1076">1076</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a>:</td></tr>
<tr><th id="1077">1077</th><td>    <b>return</b> <a class="tu ref" href="#_ZL17performMULCombinePN4llvm6SDNodeERNS_12SelectionDAGERKNS_14TargetLowering15DAGCombinerInfoEPKNS_20MipsSETargetLoweringERKNS_13MipsSubtargetE" title='performMULCombine' data-use='c' data-ref="_ZL17performMULCombinePN4llvm6SDNodeERNS_12SelectionDAGERKNS_14TargetLowering15DAGCombinerInfoEPKNS_20MipsSETargetLoweringERKNS_13MipsSubtargetE">performMULCombine</a>(<a class="local col5 ref" href="#265N" title='N' data-ref="265N">N</a>, <span class='refarg'><a class="local col7 ref" href="#267DAG" title='DAG' data-ref="267DAG">DAG</a></span>, <a class="local col6 ref" href="#266DCI" title='DCI' data-ref="266DCI">DCI</a>, <b>this</b>, <a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1078">1078</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>:</td></tr>
<tr><th id="1079">1079</th><td>    <a class="local col8 ref" href="#268Val" title='Val' data-ref="268Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL17performSHLCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE" title='performSHLCombine' data-use='c' data-ref="_ZL17performSHLCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">performSHLCombine</a>(<a class="local col5 ref" href="#265N" title='N' data-ref="265N">N</a>, <span class='refarg'><a class="local col7 ref" href="#267DAG" title='DAG' data-ref="267DAG">DAG</a></span>, <span class='refarg'><a class="local col6 ref" href="#266DCI" title='DCI' data-ref="266DCI">DCI</a></span>, <a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1080">1080</th><td>    <b>break</b>;</td></tr>
<tr><th id="1081">1081</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRA" title='llvm::ISD::NodeType::SRA' data-ref="llvm::ISD::NodeType::SRA">SRA</a>:</td></tr>
<tr><th id="1082">1082</th><td>    <b>return</b> <a class="tu ref" href="#_ZL17performSRACombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE" title='performSRACombine' data-use='c' data-ref="_ZL17performSRACombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">performSRACombine</a>(<a class="local col5 ref" href="#265N" title='N' data-ref="265N">N</a>, <span class='refarg'><a class="local col7 ref" href="#267DAG" title='DAG' data-ref="267DAG">DAG</a></span>, <span class='refarg'><a class="local col6 ref" href="#266DCI" title='DCI' data-ref="266DCI">DCI</a></span>, <a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1083">1083</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>:</td></tr>
<tr><th id="1084">1084</th><td>    <b>return</b> <a class="tu ref" href="#_ZL17performSRLCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE" title='performSRLCombine' data-use='c' data-ref="_ZL17performSRLCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE">performSRLCombine</a>(<a class="local col5 ref" href="#265N" title='N' data-ref="265N">N</a>, <span class='refarg'><a class="local col7 ref" href="#267DAG" title='DAG' data-ref="267DAG">DAG</a></span>, <span class='refarg'><a class="local col6 ref" href="#266DCI" title='DCI' data-ref="266DCI">DCI</a></span>, <a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1085">1085</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::VSELECT" title='llvm::ISD::NodeType::VSELECT' data-ref="llvm::ISD::NodeType::VSELECT">VSELECT</a>:</td></tr>
<tr><th id="1086">1086</th><td>    <b>return</b> <a class="tu ref" href="#_ZL21performVSELECTCombinePN4llvm6SDNodeERNS_12SelectionDAGE" title='performVSELECTCombine' data-use='c' data-ref="_ZL21performVSELECTCombinePN4llvm6SDNodeERNS_12SelectionDAGE">performVSELECTCombine</a>(<a class="local col5 ref" href="#265N" title='N' data-ref="265N">N</a>, <span class='refarg'><a class="local col7 ref" href="#267DAG" title='DAG' data-ref="267DAG">DAG</a></span>);</td></tr>
<tr><th id="1087">1087</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::XOR" title='llvm::ISD::NodeType::XOR' data-ref="llvm::ISD::NodeType::XOR">XOR</a>:</td></tr>
<tr><th id="1088">1088</th><td>    <a class="local col8 ref" href="#268Val" title='Val' data-ref="268Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL17performXORCombinePN4llvm6SDNodeERNS_12SelectionDAGERKNS_13MipsSubtargetE" title='performXORCombine' data-use='c' data-ref="_ZL17performXORCombinePN4llvm6SDNodeERNS_12SelectionDAGERKNS_13MipsSubtargetE">performXORCombine</a>(<a class="local col5 ref" href="#265N" title='N' data-ref="265N">N</a>, <span class='refarg'><a class="local col7 ref" href="#267DAG" title='DAG' data-ref="267DAG">DAG</a></span>, <a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1089">1089</th><td>    <b>break</b>;</td></tr>
<tr><th id="1090">1090</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a>:</td></tr>
<tr><th id="1091">1091</th><td>    <a class="local col8 ref" href="#268Val" title='Val' data-ref="268Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL19performSETCCCombinePN4llvm6SDNodeERNS_12SelectionDAGE" title='performSETCCCombine' data-use='c' data-ref="_ZL19performSETCCCombinePN4llvm6SDNodeERNS_12SelectionDAGE">performSETCCCombine</a>(<a class="local col5 ref" href="#265N" title='N' data-ref="265N">N</a>, <span class='refarg'><a class="local col7 ref" href="#267DAG" title='DAG' data-ref="267DAG">DAG</a></span>);</td></tr>
<tr><th id="1092">1092</th><td>    <b>break</b>;</td></tr>
<tr><th id="1093">1093</th><td>  }</td></tr>
<tr><th id="1094">1094</th><td></td></tr>
<tr><th id="1095">1095</th><td>  <b>if</b> (<a class="local col8 ref" href="#268Val" title='Val' data-ref="268Val">Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()) {</td></tr>
<tr><th id="1096">1096</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-isel&quot;)) { dbgs() &lt;&lt; &quot;\nMipsSE DAG Combine:\n&quot;; N-&gt;printrWithDepth(dbgs(), &amp;DAG); dbgs() &lt;&lt; &quot;\n=&gt; \n&quot;; Val.getNode()-&gt;printrWithDepth(dbgs(), &amp;DAG); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nMipsSE DAG Combine:\n"</q>;</td></tr>
<tr><th id="1097">1097</th><td>               <a class="local col5 ref" href="#265N" title='N' data-ref="265N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15printrWithDepthERNS_11raw_ostreamEPKNS_12SelectionDAGEj" title='llvm::SDNode::printrWithDepth' data-ref="_ZNK4llvm6SDNode15printrWithDepthERNS_11raw_ostreamEPKNS_12SelectionDAGEj">printrWithDepth</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>(), &amp;<a class="local col7 ref" href="#267DAG" title='DAG' data-ref="267DAG">DAG</a>); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n=&gt; \n"</q>;</td></tr>
<tr><th id="1098">1098</th><td>               <a class="local col8 ref" href="#268Val" title='Val' data-ref="268Val">Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15printrWithDepthERNS_11raw_ostreamEPKNS_12SelectionDAGEj" title='llvm::SDNode::printrWithDepth' data-ref="_ZNK4llvm6SDNode15printrWithDepthERNS_11raw_ostreamEPKNS_12SelectionDAGEj">printrWithDepth</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>(), &amp;<a class="local col7 ref" href="#267DAG" title='DAG' data-ref="267DAG">DAG</a>); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1099">1099</th><td>    <b>return</b> <a class="local col8 ref" href="#268Val" title='Val' data-ref="268Val">Val</a>;</td></tr>
<tr><th id="1100">1100</th><td>  }</td></tr>
<tr><th id="1101">1101</th><td></td></tr>
<tr><th id="1102">1102</th><td>  <b>return</b> <a class="type" href="MipsISelLowering.h.html#llvm::MipsTargetLowering" title='llvm::MipsTargetLowering' data-ref="llvm::MipsTargetLowering">MipsTargetLowering</a>::<a class="virtual member" href="MipsISelLowering.h.html#_ZNK4llvm18MipsTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::MipsTargetLowering::PerformDAGCombine' data-ref="_ZNK4llvm18MipsTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">PerformDAGCombine</a>(<a class="local col5 ref" href="#265N" title='N' data-ref="265N">N</a>, <span class='refarg'><a class="local col6 ref" href="#266DCI" title='DCI' data-ref="266DCI">DCI</a></span>);</td></tr>
<tr><th id="1103">1103</th><td>}</td></tr>
<tr><th id="1104">1104</th><td></td></tr>
<tr><th id="1105">1105</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="1106">1106</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm20MipsSETargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::MipsSETargetLowering::EmitInstrWithCustomInserter' data-ref="_ZNK4llvm20MipsSETargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitInstrWithCustomInserter</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="269MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="269MI">MI</dfn>,</td></tr>
<tr><th id="1107">1107</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="270BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="270BB">BB</dfn>) <em>const</em> {</td></tr>
<tr><th id="1108">1108</th><td>  <b>switch</b> (<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1109">1109</th><td>  <b>default</b>:</td></tr>
<tr><th id="1110">1110</th><td>    <b>return</b> <a class="type" href="MipsISelLowering.h.html#llvm::MipsTargetLowering" title='llvm::MipsTargetLowering' data-ref="llvm::MipsTargetLowering">MipsTargetLowering</a>::<a class="virtual member" href="MipsISelLowering.h.html#_ZNK4llvm18MipsTargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::MipsTargetLowering::EmitInstrWithCustomInserter' data-ref="_ZNK4llvm18MipsTargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitInstrWithCustomInserter</a>(<span class='refarg'><a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a></span>, <a class="local col0 ref" href="#270BB" title='BB' data-ref="270BB">BB</a>);</td></tr>
<tr><th id="1111">1111</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BPOSGE32_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">BPOSGE32_PSEUDO</span>:</td></tr>
<tr><th id="1112">1112</th><td>    <b>return</b> emitBPOSGE32(MI, BB);</td></tr>
<tr><th id="1113">1113</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SNZ_B_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">SNZ_B_PSEUDO</span>:</td></tr>
<tr><th id="1114">1114</th><td>    <b>return</b> emitMSACBranchPseudo(MI, BB, Mips::<span class='error' title="no member named &apos;BNZ_B&apos; in namespace &apos;llvm::Mips&apos;">BNZ_B</span>);</td></tr>
<tr><th id="1115">1115</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SNZ_H_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">SNZ_H_PSEUDO</span>:</td></tr>
<tr><th id="1116">1116</th><td>    <b>return</b> emitMSACBranchPseudo(MI, BB, Mips::<span class='error' title="no member named &apos;BNZ_H&apos; in namespace &apos;llvm::Mips&apos;">BNZ_H</span>);</td></tr>
<tr><th id="1117">1117</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SNZ_W_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">SNZ_W_PSEUDO</span>:</td></tr>
<tr><th id="1118">1118</th><td>    <b>return</b> emitMSACBranchPseudo(MI, BB, Mips::<span class='error' title="no member named &apos;BNZ_W&apos; in namespace &apos;llvm::Mips&apos;">BNZ_W</span>);</td></tr>
<tr><th id="1119">1119</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SNZ_D_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">SNZ_D_PSEUDO</span>:</td></tr>
<tr><th id="1120">1120</th><td>    <b>return</b> emitMSACBranchPseudo(MI, BB, Mips::<span class='error' title="no member named &apos;BNZ_D&apos; in namespace &apos;llvm::Mips&apos;">BNZ_D</span>);</td></tr>
<tr><th id="1121">1121</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SNZ_V_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">SNZ_V_PSEUDO</span>:</td></tr>
<tr><th id="1122">1122</th><td>    <b>return</b> emitMSACBranchPseudo(MI, BB, Mips::<span class='error' title="no member named &apos;BNZ_V&apos; in namespace &apos;llvm::Mips&apos;">BNZ_V</span>);</td></tr>
<tr><th id="1123">1123</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SZ_B_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">SZ_B_PSEUDO</span>:</td></tr>
<tr><th id="1124">1124</th><td>    <b>return</b> emitMSACBranchPseudo(MI, BB, Mips::<span class='error' title="no member named &apos;BZ_B&apos; in namespace &apos;llvm::Mips&apos;">BZ_B</span>);</td></tr>
<tr><th id="1125">1125</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SZ_H_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">SZ_H_PSEUDO</span>:</td></tr>
<tr><th id="1126">1126</th><td>    <b>return</b> emitMSACBranchPseudo(MI, BB, Mips::<span class='error' title="no member named &apos;BZ_H&apos; in namespace &apos;llvm::Mips&apos;">BZ_H</span>);</td></tr>
<tr><th id="1127">1127</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SZ_W_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">SZ_W_PSEUDO</span>:</td></tr>
<tr><th id="1128">1128</th><td>    <b>return</b> emitMSACBranchPseudo(MI, BB, Mips::<span class='error' title="no member named &apos;BZ_W&apos; in namespace &apos;llvm::Mips&apos;">BZ_W</span>);</td></tr>
<tr><th id="1129">1129</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SZ_D_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">SZ_D_PSEUDO</span>:</td></tr>
<tr><th id="1130">1130</th><td>    <b>return</b> emitMSACBranchPseudo(MI, BB, Mips::<span class='error' title="no member named &apos;BZ_D&apos; in namespace &apos;llvm::Mips&apos;">BZ_D</span>);</td></tr>
<tr><th id="1131">1131</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SZ_V_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">SZ_V_PSEUDO</span>:</td></tr>
<tr><th id="1132">1132</th><td>    <b>return</b> emitMSACBranchPseudo(MI, BB, Mips::<span class='error' title="no member named &apos;BZ_V&apos; in namespace &apos;llvm::Mips&apos;">BZ_V</span>);</td></tr>
<tr><th id="1133">1133</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;COPY_FW_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">COPY_FW_PSEUDO</span>:</td></tr>
<tr><th id="1134">1134</th><td>    <b>return</b> emitCOPY_FW(MI, BB);</td></tr>
<tr><th id="1135">1135</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;COPY_FD_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">COPY_FD_PSEUDO</span>:</td></tr>
<tr><th id="1136">1136</th><td>    <b>return</b> emitCOPY_FD(MI, BB);</td></tr>
<tr><th id="1137">1137</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;INSERT_FW_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">INSERT_FW_PSEUDO</span>:</td></tr>
<tr><th id="1138">1138</th><td>    <b>return</b> emitINSERT_FW(MI, BB);</td></tr>
<tr><th id="1139">1139</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;INSERT_FD_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">INSERT_FD_PSEUDO</span>:</td></tr>
<tr><th id="1140">1140</th><td>    <b>return</b> emitINSERT_FD(MI, BB);</td></tr>
<tr><th id="1141">1141</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;INSERT_B_VIDX_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">INSERT_B_VIDX_PSEUDO</span>:</td></tr>
<tr><th id="1142">1142</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;INSERT_B_VIDX64_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">INSERT_B_VIDX64_PSEUDO</span>:</td></tr>
<tr><th id="1143">1143</th><td>    <b>return</b> emitINSERT_DF_VIDX(MI, BB, <var>1</var>, <b>false</b>);</td></tr>
<tr><th id="1144">1144</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;INSERT_H_VIDX_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">INSERT_H_VIDX_PSEUDO</span>:</td></tr>
<tr><th id="1145">1145</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;INSERT_H_VIDX64_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">INSERT_H_VIDX64_PSEUDO</span>:</td></tr>
<tr><th id="1146">1146</th><td>    <b>return</b> emitINSERT_DF_VIDX(MI, BB, <var>2</var>, <b>false</b>);</td></tr>
<tr><th id="1147">1147</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;INSERT_W_VIDX_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">INSERT_W_VIDX_PSEUDO</span>:</td></tr>
<tr><th id="1148">1148</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;INSERT_W_VIDX64_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">INSERT_W_VIDX64_PSEUDO</span>:</td></tr>
<tr><th id="1149">1149</th><td>    <b>return</b> emitINSERT_DF_VIDX(MI, BB, <var>4</var>, <b>false</b>);</td></tr>
<tr><th id="1150">1150</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;INSERT_D_VIDX_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">INSERT_D_VIDX_PSEUDO</span>:</td></tr>
<tr><th id="1151">1151</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;INSERT_D_VIDX64_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">INSERT_D_VIDX64_PSEUDO</span>:</td></tr>
<tr><th id="1152">1152</th><td>    <b>return</b> emitINSERT_DF_VIDX(MI, BB, <var>8</var>, <b>false</b>);</td></tr>
<tr><th id="1153">1153</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;INSERT_FW_VIDX_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">INSERT_FW_VIDX_PSEUDO</span>:</td></tr>
<tr><th id="1154">1154</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;INSERT_FW_VIDX64_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">INSERT_FW_VIDX64_PSEUDO</span>:</td></tr>
<tr><th id="1155">1155</th><td>    <b>return</b> emitINSERT_DF_VIDX(MI, BB, <var>4</var>, <b>true</b>);</td></tr>
<tr><th id="1156">1156</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;INSERT_FD_VIDX_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">INSERT_FD_VIDX_PSEUDO</span>:</td></tr>
<tr><th id="1157">1157</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;INSERT_FD_VIDX64_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">INSERT_FD_VIDX64_PSEUDO</span>:</td></tr>
<tr><th id="1158">1158</th><td>    <b>return</b> emitINSERT_DF_VIDX(MI, BB, <var>8</var>, <b>true</b>);</td></tr>
<tr><th id="1159">1159</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;FILL_FW_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">FILL_FW_PSEUDO</span>:</td></tr>
<tr><th id="1160">1160</th><td>    <b>return</b> emitFILL_FW(MI, BB);</td></tr>
<tr><th id="1161">1161</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;FILL_FD_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">FILL_FD_PSEUDO</span>:</td></tr>
<tr><th id="1162">1162</th><td>    <b>return</b> emitFILL_FD(MI, BB);</td></tr>
<tr><th id="1163">1163</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;FEXP2_W_1_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">FEXP2_W_1_PSEUDO</span>:</td></tr>
<tr><th id="1164">1164</th><td>    <b>return</b> emitFEXP2_W_1(MI, BB);</td></tr>
<tr><th id="1165">1165</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;FEXP2_D_1_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">FEXP2_D_1_PSEUDO</span>:</td></tr>
<tr><th id="1166">1166</th><td>    <b>return</b> emitFEXP2_D_1(MI, BB);</td></tr>
<tr><th id="1167">1167</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CLWC1&apos; in namespace &apos;llvm::Mips&apos;">CLWC1</span>:</td></tr>
<tr><th id="1168">1168</th><td>    <b>return</b> emitCapFloat32Load(MI, BB);</td></tr>
<tr><th id="1169">1169</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CLDC1&apos; in namespace &apos;llvm::Mips&apos;">CLDC1</span>:</td></tr>
<tr><th id="1170">1170</th><td>    <b>return</b> emitCapFloat64Load(MI, BB);</td></tr>
<tr><th id="1171">1171</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CSWC1&apos; in namespace &apos;llvm::Mips&apos;">CSWC1</span>:</td></tr>
<tr><th id="1172">1172</th><td>    <b>return</b> emitCapFloat32Store(MI, BB);</td></tr>
<tr><th id="1173">1173</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CSDC1&apos; in namespace &apos;llvm::Mips&apos;">CSDC1</span>:</td></tr>
<tr><th id="1174">1174</th><td>    <b>return</b> emitCapFloat64Store(MI, BB);</td></tr>
<tr><th id="1175">1175</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CEQPseudo&apos; in namespace &apos;llvm::Mips&apos;">CEQPseudo</span>:</td></tr>
<tr><th id="1176">1176</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CEQPseudo32&apos; in namespace &apos;llvm::Mips&apos;">CEQPseudo32</span>:</td></tr>
<tr><th id="1177">1177</th><td>    <b>return</b> emitCapEqual(MI, BB);</td></tr>
<tr><th id="1178">1178</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CNEPseudo&apos; in namespace &apos;llvm::Mips&apos;">CNEPseudo</span>:</td></tr>
<tr><th id="1179">1179</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CNEPseudo32&apos; in namespace &apos;llvm::Mips&apos;">CNEPseudo32</span>:</td></tr>
<tr><th id="1180">1180</th><td>    <b>return</b> emitCapNotEqual(MI, BB);</td></tr>
<tr><th id="1181">1181</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ST_F16&apos; in namespace &apos;llvm::Mips&apos;">ST_F16</span>:</td></tr>
<tr><th id="1182">1182</th><td>    <b>return</b> emitST_F16_PSEUDO(MI, BB);</td></tr>
<tr><th id="1183">1183</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LD_F16&apos; in namespace &apos;llvm::Mips&apos;">LD_F16</span>:</td></tr>
<tr><th id="1184">1184</th><td>    <b>return</b> emitLD_F16_PSEUDO(MI, BB);</td></tr>
<tr><th id="1185">1185</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;MSA_FP_EXTEND_W_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">MSA_FP_EXTEND_W_PSEUDO</span>:</td></tr>
<tr><th id="1186">1186</th><td>    <b>return</b> emitFPEXTEND_PSEUDO(MI, BB, <b>false</b>);</td></tr>
<tr><th id="1187">1187</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;MSA_FP_ROUND_W_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">MSA_FP_ROUND_W_PSEUDO</span>:</td></tr>
<tr><th id="1188">1188</th><td>    <b>return</b> emitFPROUND_PSEUDO(MI, BB, <b>false</b>);</td></tr>
<tr><th id="1189">1189</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;MSA_FP_EXTEND_D_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">MSA_FP_EXTEND_D_PSEUDO</span>:</td></tr>
<tr><th id="1190">1190</th><td>    <b>return</b> emitFPEXTEND_PSEUDO(MI, BB, <b>true</b>);</td></tr>
<tr><th id="1191">1191</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;MSA_FP_ROUND_D_PSEUDO&apos; in namespace &apos;llvm::Mips&apos;">MSA_FP_ROUND_D_PSEUDO</span>:</td></tr>
<tr><th id="1192">1192</th><td>    <b>return</b> emitFPROUND_PSEUDO(MI, BB, <b>true</b>);</td></tr>
<tr><th id="1193">1193</th><td>  }</td></tr>
<tr><th id="1194">1194</th><td>}</td></tr>
<tr><th id="1195">1195</th><td></td></tr>
<tr><th id="1196">1196</th><td><em>bool</em> <a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm20MipsSETargetLowering33isEligibleForTailCallOptimizationERKNS_7CCStateEjRKNS_16MipsFunctionInfoE" title='llvm::MipsSETargetLowering::isEligibleForTailCallOptimization' data-ref="_ZNK4llvm20MipsSETargetLowering33isEligibleForTailCallOptimizationERKNS_7CCStateEjRKNS_16MipsFunctionInfoE">isEligibleForTailCallOptimization</dfn>(</td></tr>
<tr><th id="1197">1197</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col1 decl" id="271CCInfo" title='CCInfo' data-type='const llvm::CCState &amp;' data-ref="271CCInfo">CCInfo</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="272NextStackOffset" title='NextStackOffset' data-type='unsigned int' data-ref="272NextStackOffset">NextStackOffset</dfn>,</td></tr>
<tr><th id="1198">1198</th><td>    <em>const</em> <a class="type" href="MipsMachineFunction.h.html#llvm::MipsFunctionInfo" title='llvm::MipsFunctionInfo' data-ref="llvm::MipsFunctionInfo">MipsFunctionInfo</a> &amp;<dfn class="local col3 decl" id="273FI" title='FI' data-type='const llvm::MipsFunctionInfo &amp;' data-ref="273FI">FI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1199">1199</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UseMipsTailCalls" title='UseMipsTailCalls' data-use='m' data-ref="UseMipsTailCalls">UseMipsTailCalls</a>)</td></tr>
<tr><th id="1200">1200</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td>  <i>// Exception has to be cleared with eret.</i></td></tr>
<tr><th id="1203">1203</th><td>  <b>if</b> (<a class="local col3 ref" href="#273FI" title='FI' data-ref="273FI">FI</a>.<a class="ref" href="MipsMachineFunction.h.html#_ZNK4llvm16MipsFunctionInfo5isISREv" title='llvm::MipsFunctionInfo::isISR' data-ref="_ZNK4llvm16MipsFunctionInfo5isISREv">isISR</a>())</td></tr>
<tr><th id="1204">1204</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1205">1205</th><td></td></tr>
<tr><th id="1206">1206</th><td>  <i>// Return false if either the callee or caller has a byval argument.</i></td></tr>
<tr><th id="1207">1207</th><td>  <b>if</b> (<a class="local col1 ref" href="#271CCInfo" title='CCInfo' data-ref="271CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState20getInRegsParamsCountEv" title='llvm::CCState::getInRegsParamsCount' data-ref="_ZNK4llvm7CCState20getInRegsParamsCountEv">getInRegsParamsCount</a>() &gt; <var>0</var> || <a class="local col3 ref" href="#273FI" title='FI' data-ref="273FI">FI</a>.<a class="ref" href="MipsMachineFunction.h.html#_ZNK4llvm16MipsFunctionInfo11hasByvalArgEv" title='llvm::MipsFunctionInfo::hasByvalArg' data-ref="_ZNK4llvm16MipsFunctionInfo11hasByvalArgEv">hasByvalArg</a>())</td></tr>
<tr><th id="1208">1208</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td>  <i>// Return true if the callee's argument area is no larger than the</i></td></tr>
<tr><th id="1211">1211</th><td><i>  // caller's.</i></td></tr>
<tr><th id="1212">1212</th><td>  <b>return</b> <a class="local col2 ref" href="#272NextStackOffset" title='NextStackOffset' data-ref="272NextStackOffset">NextStackOffset</a> &lt;= <a class="local col3 ref" href="#273FI" title='FI' data-ref="273FI">FI</a>.<a class="ref" href="MipsMachineFunction.h.html#_ZNK4llvm16MipsFunctionInfo18getIncomingArgSizeEv" title='llvm::MipsFunctionInfo::getIncomingArgSize' data-ref="_ZNK4llvm16MipsFunctionInfo18getIncomingArgSizeEv">getIncomingArgSize</a>();</td></tr>
<tr><th id="1213">1213</th><td>}</td></tr>
<tr><th id="1214">1214</th><td></td></tr>
<tr><th id="1215">1215</th><td><em>void</em> <a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::</td></tr>
<tr><th id="1216">1216</th><td><dfn class="virtual decl def" id="_ZNK4llvm20MipsSETargetLowering11getOpndListERNS_15SmallVectorImplINS_7SDValueEEERSt5dequeISt4pairIjS2_ESaIS7_EEbbbbRNS_14TargetLowering16CallLoweringInfoES2_S2_" title='llvm::MipsSETargetLowering::getOpndList' data-ref="_ZNK4llvm20MipsSETargetLowering11getOpndListERNS_15SmallVectorImplINS_7SDValueEEERSt5dequeISt4pairIjS2_ESaIS7_EEbbbbRNS_14TargetLowering16CallLoweringInfoES2_S2_">getOpndList</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col4 decl" id="274Ops" title='Ops' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="274Ops">Ops</dfn>,</td></tr>
<tr><th id="1217">1217</th><td>            <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt;&gt; &amp;<dfn class="local col5 decl" id="275RegsToPass" title='RegsToPass' data-type='std::deque&lt;std::pair&lt;unsigned int, SDValue&gt; &gt; &amp;' data-ref="275RegsToPass">RegsToPass</dfn>,</td></tr>
<tr><th id="1218">1218</th><td>            <em>bool</em> <dfn class="local col6 decl" id="276IsPICCall" title='IsPICCall' data-type='bool' data-ref="276IsPICCall">IsPICCall</dfn>, <em>bool</em> <dfn class="local col7 decl" id="277GlobalOrExternal" title='GlobalOrExternal' data-type='bool' data-ref="277GlobalOrExternal">GlobalOrExternal</dfn>, <em>bool</em> <dfn class="local col8 decl" id="278InternalLinkage" title='InternalLinkage' data-type='bool' data-ref="278InternalLinkage">InternalLinkage</dfn>,</td></tr>
<tr><th id="1219">1219</th><td>            <em>bool</em> <dfn class="local col9 decl" id="279IsCallReloc" title='IsCallReloc' data-type='bool' data-ref="279IsCallReloc">IsCallReloc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo" title='llvm::TargetLowering::CallLoweringInfo' data-ref="llvm::TargetLowering::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col0 decl" id="280CLI" title='CLI' data-type='llvm::TargetLowering::CallLoweringInfo &amp;' data-ref="280CLI">CLI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="281Callee" title='Callee' data-type='llvm::SDValue' data-ref="281Callee">Callee</dfn>,</td></tr>
<tr><th id="1220">1220</th><td>            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="282Chain" title='Chain' data-type='llvm::SDValue' data-ref="282Chain">Chain</dfn>) <em>const</em> {</td></tr>
<tr><th id="1221">1221</th><td>  <a class="local col4 ref" href="#274Ops" title='Ops' data-ref="274Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#281Callee" title='Callee' data-ref="281Callee">Callee</a>);</td></tr>
<tr><th id="1222">1222</th><td>  <a class="type" href="MipsISelLowering.h.html#llvm::MipsTargetLowering" title='llvm::MipsTargetLowering' data-ref="llvm::MipsTargetLowering">MipsTargetLowering</a>::<a class="virtual member" href="MipsISelLowering.h.html#_ZNK4llvm18MipsTargetLowering11getOpndListERNS_15SmallVectorImplINS_7SDValueEEERSt5dequeISt4pairIjS2_ESaIS7_EEbbbbRNS_14TargetLowering16CallLoweringInfoES2_S2_" title='llvm::MipsTargetLowering::getOpndList' data-ref="_ZNK4llvm18MipsTargetLowering11getOpndListERNS_15SmallVectorImplINS_7SDValueEEERSt5dequeISt4pairIjS2_ESaIS7_EEbbbbRNS_14TargetLowering16CallLoweringInfoES2_S2_">getOpndList</a>(<span class='refarg'><a class="local col4 ref" href="#274Ops" title='Ops' data-ref="274Ops">Ops</a></span>, <span class='refarg'><a class="local col5 ref" href="#275RegsToPass" title='RegsToPass' data-ref="275RegsToPass">RegsToPass</a></span>, <a class="local col6 ref" href="#276IsPICCall" title='IsPICCall' data-ref="276IsPICCall">IsPICCall</a>, <a class="local col7 ref" href="#277GlobalOrExternal" title='GlobalOrExternal' data-ref="277GlobalOrExternal">GlobalOrExternal</a>,</td></tr>
<tr><th id="1223">1223</th><td>                                  <a class="local col8 ref" href="#278InternalLinkage" title='InternalLinkage' data-ref="278InternalLinkage">InternalLinkage</a>, <a class="local col9 ref" href="#279IsCallReloc" title='IsCallReloc' data-ref="279IsCallReloc">IsCallReloc</a>, <span class='refarg'><a class="local col0 ref" href="#280CLI" title='CLI' data-ref="280CLI">CLI</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#281Callee" title='Callee' data-ref="281Callee">Callee</a>,</td></tr>
<tr><th id="1224">1224</th><td>                                  <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#282Chain" title='Chain' data-ref="282Chain">Chain</a>);</td></tr>
<tr><th id="1225">1225</th><td>}</td></tr>
<tr><th id="1226">1226</th><td></td></tr>
<tr><th id="1227">1227</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering9lowerLOADENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerLOAD' data-ref="_ZNK4llvm20MipsSETargetLowering9lowerLOADENS_7SDValueERNS_12SelectionDAGE">lowerLOAD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="283Op" title='Op' data-type='llvm::SDValue' data-ref="283Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="284DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="284DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="1228">1228</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a> &amp;<dfn class="local col5 decl" id="285Nd" title='Nd' data-type='llvm::LoadSDNode &amp;' data-ref="285Nd">Nd</dfn> = *<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a>&gt;(<span class='refarg'><a class="local col3 ref" href="#283Op" title='Op' data-ref="283Op">Op</a></span>);</td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td>  <b>if</b> (<a class="local col5 ref" href="#285Nd" title='Nd' data-ref="285Nd">Nd</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a> || !<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#NoDPLoadStore" title='NoDPLoadStore' data-use='m' data-ref="NoDPLoadStore">NoDPLoadStore</a>)</td></tr>
<tr><th id="1231">1231</th><td>    <b>return</b> <a class="type" href="MipsISelLowering.h.html#llvm::MipsTargetLowering" title='llvm::MipsTargetLowering' data-ref="llvm::MipsTargetLowering">MipsTargetLowering</a>::<a class="member" href="MipsISelLowering.h.html#_ZNK4llvm18MipsTargetLowering9lowerLOADENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsTargetLowering::lowerLOAD' data-ref="_ZNK4llvm18MipsTargetLowering9lowerLOADENS_7SDValueERNS_12SelectionDAGE">lowerLOAD</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#283Op" title='Op' data-ref="283Op">Op</a>, <span class='refarg'><a class="local col4 ref" href="#284DAG" title='DAG' data-ref="284DAG">DAG</a></span>);</td></tr>
<tr><th id="1232">1232</th><td></td></tr>
<tr><th id="1233">1233</th><td>  <i>// Replace a double precision load with two i32 loads and a buildpair64.</i></td></tr>
<tr><th id="1234">1234</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col6 decl" id="286DL" title='DL' data-type='llvm::SDLoc' data-ref="286DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#283Op" title='Op' data-ref="283Op">Op</a>);</td></tr>
<tr><th id="1235">1235</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="287Ptr" title='Ptr' data-type='llvm::SDValue' data-ref="287Ptr">Ptr</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#285Nd" title='Nd' data-ref="285Nd">Nd</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode10getBasePtrEv" title='llvm::LoadSDNode::getBasePtr' data-ref="_ZNK4llvm10LoadSDNode10getBasePtrEv">getBasePtr</a>(), <dfn class="local col8 decl" id="288Chain" title='Chain' data-type='llvm::SDValue' data-ref="288Chain">Chain</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#285Nd" title='Nd' data-ref="285Nd">Nd</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode8getChainEv" title='llvm::MemSDNode::getChain' data-ref="_ZNK4llvm9MemSDNode8getChainEv">getChain</a>();</td></tr>
<tr><th id="1236">1236</th><td></td></tr>
<tr><th id="1237">1237</th><td>  <i>// i32 load from lower address.</i></td></tr>
<tr><th id="1238">1238</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="289Lo" title='Lo' data-type='llvm::SDValue' data-ref="289Lo">Lo</dfn> = <a class="local col4 ref" href="#284DAG" title='DAG' data-ref="284DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getLoadENS_3EVTERKNS_5SDLocENS_7SDValueES5_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesEPKNS_6MDNodeE" title='llvm::SelectionDAG::getLoad' data-ref="_ZN4llvm12SelectionDAG7getLoadENS_3EVTERKNS_5SDLocENS_7SDValueES5_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesEPKNS_6MDNodeE">getLoad</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="local col6 ref" href="#286DL" title='DL' data-ref="286DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#288Chain" title='Chain' data-ref="288Chain">Chain</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#287Ptr" title='Ptr' data-ref="287Ptr">Ptr</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a><a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1Ej" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1Ej">(</a>),</td></tr>
<tr><th id="1239">1239</th><td>                           <a class="local col5 ref" href="#285Nd" title='Nd' data-ref="285Nd">Nd</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode12getAlignmentEv" title='llvm::MemSDNode::getAlignment' data-ref="_ZNK4llvm9MemSDNode12getAlignmentEv">getAlignment</a>(), <a class="local col5 ref" href="#285Nd" title='Nd' data-ref="285Nd">Nd</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getFlagsEv" title='llvm::MachineMemOperand::getFlags' data-ref="_ZNK4llvm17MachineMemOperand8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="1240">1240</th><td></td></tr>
<tr><th id="1241">1241</th><td>  <i>// i32 load from higher address.</i></td></tr>
<tr><th id="1242">1242</th><td>  <a class="local col7 ref" href="#287Ptr" title='Ptr' data-ref="287Ptr">Ptr</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col4 ref" href="#284DAG" title='DAG' data-ref="284DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getPointerAddENS_5SDLocENS_7SDValueElNS_11SDNodeFlagsE" title='llvm::SelectionDAG::getPointerAdd' data-ref="_ZN4llvm12SelectionDAG13getPointerAddENS_5SDLocENS_7SDValueElNS_11SDNodeFlagsE">getPointerAdd</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#1116" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ERKS0_"></a><a class="local col6 ref" href="#286DL" title='DL' data-ref="286DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#287Ptr" title='Ptr' data-ref="287Ptr">Ptr</a>, <var>4</var>);</td></tr>
<tr><th id="1243">1243</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="290Hi" title='Hi' data-type='llvm::SDValue' data-ref="290Hi">Hi</dfn> = <a class="local col4 ref" href="#284DAG" title='DAG' data-ref="284DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getLoadENS_3EVTERKNS_5SDLocENS_7SDValueES5_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesEPKNS_6MDNodeE" title='llvm::SelectionDAG::getLoad' data-ref="_ZN4llvm12SelectionDAG7getLoadENS_3EVTERKNS_5SDLocENS_7SDValueES5_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesEPKNS_6MDNodeE">getLoad</a>(</td></tr>
<tr><th id="1244">1244</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="local col6 ref" href="#286DL" title='DL' data-ref="286DL">DL</a>, <a class="local col9 ref" href="#289Lo" title='Lo' data-ref="289Lo">Lo</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#287Ptr" title='Ptr' data-ref="287Ptr">Ptr</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a><a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1Ej" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1Ej">(</a>),</td></tr>
<tr><th id="1245">1245</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col5 ref" href="#285Nd" title='Nd' data-ref="285Nd">Nd</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode12getAlignmentEv" title='llvm::MemSDNode::getAlignment' data-ref="_ZNK4llvm9MemSDNode12getAlignmentEv">getAlignment</a>(), <var>4U</var>), <a class="local col5 ref" href="#285Nd" title='Nd' data-ref="285Nd">Nd</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getFlagsEv" title='llvm::MachineMemOperand::getFlags' data-ref="_ZNK4llvm17MachineMemOperand8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="1246">1246</th><td></td></tr>
<tr><th id="1247">1247</th><td>  <b>if</b> (!<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget8isLittleEv" title='llvm::MipsSubtarget::isLittle' data-ref="_ZNK4llvm13MipsSubtarget8isLittleEv">isLittle</a>())</td></tr>
<tr><th id="1248">1248</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col9 ref" href="#289Lo" title='Lo' data-ref="289Lo">Lo</a></span>, <span class='refarg'><a class="local col0 ref" href="#290Hi" title='Hi' data-ref="290Hi">Hi</a></span>);</td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="291BP" title='BP' data-type='llvm::SDValue' data-ref="291BP">BP</dfn> = <a class="local col4 ref" href="#284DAG" title='DAG' data-ref="284DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::BuildPairF64" title='llvm::MipsISD::NodeType::BuildPairF64' data-ref="llvm::MipsISD::NodeType::BuildPairF64">BuildPairF64</a>, <a class="local col6 ref" href="#286DL" title='DL' data-ref="286DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#289Lo" title='Lo' data-ref="289Lo">Lo</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#290Hi" title='Hi' data-ref="290Hi">Hi</a>);</td></tr>
<tr><th id="1251">1251</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="292Ops" title='Ops' data-type='llvm::SDValue [2]' data-ref="292Ops">Ops</dfn>[<var>2</var>] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#291BP" title='BP' data-ref="291BP">BP</a>, <a class="local col0 ref" href="#290Hi" title='Hi' data-ref="290Hi">Hi</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>)};</td></tr>
<tr><th id="1252">1252</th><td>  <b>return</b> <a class="local col4 ref" href="#284DAG" title='DAG' data-ref="284DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE" title='llvm::SelectionDAG::getMergeValues' data-ref="_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE">getMergeValues</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col2 ref" href="#292Ops" title='Ops' data-ref="292Ops">Ops</a>, <a class="local col6 ref" href="#286DL" title='DL' data-ref="286DL">DL</a>);</td></tr>
<tr><th id="1253">1253</th><td>}</td></tr>
<tr><th id="1254">1254</th><td></td></tr>
<tr><th id="1255">1255</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering10lowerSTOREENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerSTORE' data-ref="_ZNK4llvm20MipsSETargetLowering10lowerSTOREENS_7SDValueERNS_12SelectionDAGE">lowerSTORE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="293Op" title='Op' data-type='llvm::SDValue' data-ref="293Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="294DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="294DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="1256">1256</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::StoreSDNode" title='llvm::StoreSDNode' data-ref="llvm::StoreSDNode">StoreSDNode</a> &amp;<dfn class="local col5 decl" id="295Nd" title='Nd' data-type='llvm::StoreSDNode &amp;' data-ref="295Nd">Nd</dfn> = *<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::StoreSDNode" title='llvm::StoreSDNode' data-ref="llvm::StoreSDNode">StoreSDNode</a>&gt;(<span class='refarg'><a class="local col3 ref" href="#293Op" title='Op' data-ref="293Op">Op</a></span>);</td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td>  <b>if</b> (<a class="local col5 ref" href="#295Nd" title='Nd' data-ref="295Nd">Nd</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a> || !<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#NoDPLoadStore" title='NoDPLoadStore' data-use='m' data-ref="NoDPLoadStore">NoDPLoadStore</a>)</td></tr>
<tr><th id="1259">1259</th><td>    <b>return</b> <a class="type" href="MipsISelLowering.h.html#llvm::MipsTargetLowering" title='llvm::MipsTargetLowering' data-ref="llvm::MipsTargetLowering">MipsTargetLowering</a>::<a class="member" href="MipsISelLowering.h.html#_ZNK4llvm18MipsTargetLowering10lowerSTOREENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsTargetLowering::lowerSTORE' data-ref="_ZNK4llvm18MipsTargetLowering10lowerSTOREENS_7SDValueERNS_12SelectionDAGE">lowerSTORE</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#293Op" title='Op' data-ref="293Op">Op</a>, <span class='refarg'><a class="local col4 ref" href="#294DAG" title='DAG' data-ref="294DAG">DAG</a></span>);</td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td>  <i>// Replace a double precision store with two extractelement64s and i32 stores.</i></td></tr>
<tr><th id="1262">1262</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col6 decl" id="296DL" title='DL' data-type='llvm::SDLoc' data-ref="296DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#293Op" title='Op' data-ref="293Op">Op</a>);</td></tr>
<tr><th id="1263">1263</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="297Val" title='Val' data-type='llvm::SDValue' data-ref="297Val">Val</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#295Nd" title='Nd' data-ref="295Nd">Nd</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11StoreSDNode8getValueEv" title='llvm::StoreSDNode::getValue' data-ref="_ZNK4llvm11StoreSDNode8getValueEv">getValue</a>(), <dfn class="local col8 decl" id="298Ptr" title='Ptr' data-type='llvm::SDValue' data-ref="298Ptr">Ptr</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#295Nd" title='Nd' data-ref="295Nd">Nd</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11StoreSDNode10getBasePtrEv" title='llvm::StoreSDNode::getBasePtr' data-ref="_ZNK4llvm11StoreSDNode10getBasePtrEv">getBasePtr</a>(), <dfn class="local col9 decl" id="299Chain" title='Chain' data-type='llvm::SDValue' data-ref="299Chain">Chain</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#295Nd" title='Nd' data-ref="295Nd">Nd</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode8getChainEv" title='llvm::MemSDNode::getChain' data-ref="_ZNK4llvm9MemSDNode8getChainEv">getChain</a>();</td></tr>
<tr><th id="1264">1264</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="300Lo" title='Lo' data-type='llvm::SDValue' data-ref="300Lo">Lo</dfn> = <a class="local col4 ref" href="#294DAG" title='DAG' data-ref="294DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::ExtractElementF64" title='llvm::MipsISD::NodeType::ExtractElementF64' data-ref="llvm::MipsISD::NodeType::ExtractElementF64">ExtractElementF64</a>, <a class="local col6 ref" href="#296DL" title='DL' data-ref="296DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="1265">1265</th><td>                           <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#297Val" title='Val' data-ref="297Val">Val</a>, <a class="local col4 ref" href="#294DAG" title='DAG' data-ref="294DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="local col6 ref" href="#296DL" title='DL' data-ref="296DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="1266">1266</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="301Hi" title='Hi' data-type='llvm::SDValue' data-ref="301Hi">Hi</dfn> = <a class="local col4 ref" href="#294DAG" title='DAG' data-ref="294DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::ExtractElementF64" title='llvm::MipsISD::NodeType::ExtractElementF64' data-ref="llvm::MipsISD::NodeType::ExtractElementF64">ExtractElementF64</a>, <a class="local col6 ref" href="#296DL" title='DL' data-ref="296DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="1267">1267</th><td>                           <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#297Val" title='Val' data-ref="297Val">Val</a>, <a class="local col4 ref" href="#294DAG" title='DAG' data-ref="294DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>1</var>, <a class="local col6 ref" href="#296DL" title='DL' data-ref="296DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="1268">1268</th><td></td></tr>
<tr><th id="1269">1269</th><td>  <b>if</b> (!<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget8isLittleEv" title='llvm::MipsSubtarget::isLittle' data-ref="_ZNK4llvm13MipsSubtarget8isLittleEv">isLittle</a>())</td></tr>
<tr><th id="1270">1270</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col0 ref" href="#300Lo" title='Lo' data-ref="300Lo">Lo</a></span>, <span class='refarg'><a class="local col1 ref" href="#301Hi" title='Hi' data-ref="301Hi">Hi</a></span>);</td></tr>
<tr><th id="1271">1271</th><td></td></tr>
<tr><th id="1272">1272</th><td>  <i>// i32 store to lower address.</i></td></tr>
<tr><th id="1273">1273</th><td>  <a class="local col9 ref" href="#299Chain" title='Chain' data-ref="299Chain">Chain</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a></td></tr>
<tr><th id="1274">1274</th><td>      <a class="local col4 ref" href="#294DAG" title='DAG' data-ref="294DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getStoreENS_7SDValueERKNS_5SDLocES1_S1_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesE" title='llvm::SelectionDAG::getStore' data-ref="_ZN4llvm12SelectionDAG8getStoreENS_7SDValueERKNS_5SDLocES1_S1_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesE">getStore</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#299Chain" title='Chain' data-ref="299Chain">Chain</a>, <a class="local col6 ref" href="#296DL" title='DL' data-ref="296DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#300Lo" title='Lo' data-ref="300Lo">Lo</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#298Ptr" title='Ptr' data-ref="298Ptr">Ptr</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a><a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1Ej" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1Ej">(</a>), <a class="local col5 ref" href="#295Nd" title='Nd' data-ref="295Nd">Nd</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode12getAlignmentEv" title='llvm::MemSDNode::getAlignment' data-ref="_ZNK4llvm9MemSDNode12getAlignmentEv">getAlignment</a>(),</td></tr>
<tr><th id="1275">1275</th><td>                   <a class="local col5 ref" href="#295Nd" title='Nd' data-ref="295Nd">Nd</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getFlagsEv" title='llvm::MachineMemOperand::getFlags' data-ref="_ZNK4llvm17MachineMemOperand8getFlagsEv">getFlags</a>(), <a class="local col5 ref" href="#295Nd" title='Nd' data-ref="295Nd">Nd</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode9getAAInfoEv" title='llvm::MemSDNode::getAAInfo' data-ref="_ZNK4llvm9MemSDNode9getAAInfoEv">getAAInfo</a>());</td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td>  <i>// i32 store to higher address.</i></td></tr>
<tr><th id="1278">1278</th><td>  <a class="local col8 ref" href="#298Ptr" title='Ptr' data-ref="298Ptr">Ptr</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col4 ref" href="#294DAG" title='DAG' data-ref="294DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getPointerAddENS_5SDLocENS_7SDValueElNS_11SDNodeFlagsE" title='llvm::SelectionDAG::getPointerAdd' data-ref="_ZN4llvm12SelectionDAG13getPointerAddENS_5SDLocENS_7SDValueElNS_11SDNodeFlagsE">getPointerAdd</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#1116" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ERKS0_"></a><a class="local col6 ref" href="#296DL" title='DL' data-ref="296DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#298Ptr" title='Ptr' data-ref="298Ptr">Ptr</a>, <var>4</var>);</td></tr>
<tr><th id="1279">1279</th><td>  <b>return</b> <a class="local col4 ref" href="#294DAG" title='DAG' data-ref="294DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getStoreENS_7SDValueERKNS_5SDLocES1_S1_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesE" title='llvm::SelectionDAG::getStore' data-ref="_ZN4llvm12SelectionDAG8getStoreENS_7SDValueERKNS_5SDLocES1_S1_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesE">getStore</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#299Chain" title='Chain' data-ref="299Chain">Chain</a>, <a class="local col6 ref" href="#296DL" title='DL' data-ref="296DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#301Hi" title='Hi' data-ref="301Hi">Hi</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#298Ptr" title='Ptr' data-ref="298Ptr">Ptr</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a><a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1Ej" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1Ej">(</a>),</td></tr>
<tr><th id="1280">1280</th><td>                      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col5 ref" href="#295Nd" title='Nd' data-ref="295Nd">Nd</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode12getAlignmentEv" title='llvm::MemSDNode::getAlignment' data-ref="_ZNK4llvm9MemSDNode12getAlignmentEv">getAlignment</a>(), <var>4U</var>),</td></tr>
<tr><th id="1281">1281</th><td>                      <a class="local col5 ref" href="#295Nd" title='Nd' data-ref="295Nd">Nd</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getFlagsEv" title='llvm::MachineMemOperand::getFlags' data-ref="_ZNK4llvm17MachineMemOperand8getFlagsEv">getFlags</a>(), <a class="local col5 ref" href="#295Nd" title='Nd' data-ref="295Nd">Nd</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode9getAAInfoEv" title='llvm::MemSDNode::getAAInfo' data-ref="_ZNK4llvm9MemSDNode9getAAInfoEv">getAAInfo</a>());</td></tr>
<tr><th id="1282">1282</th><td>}</td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering12lowerBITCASTENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerBITCAST' data-ref="_ZNK4llvm20MipsSETargetLowering12lowerBITCASTENS_7SDValueERNS_12SelectionDAGE">lowerBITCAST</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="302Op" title='Op' data-type='llvm::SDValue' data-ref="302Op">Op</dfn>,</td></tr>
<tr><th id="1285">1285</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="303DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="303DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="1286">1286</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col4 decl" id="304DL" title='DL' data-type='llvm::SDLoc' data-ref="304DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#302Op" title='Op' data-ref="302Op">Op</a>);</td></tr>
<tr><th id="1287">1287</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="305Src" title='Src' data-type='llvm::MVT' data-ref="305Src">Src</dfn> = <a class="local col2 ref" href="#302Op" title='Op' data-ref="302Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>().<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="1288">1288</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="306Dest" title='Dest' data-type='llvm::MVT' data-ref="306Dest">Dest</dfn> = <a class="local col2 ref" href="#302Op" title='Op' data-ref="302Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>().<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="1289">1289</th><td></td></tr>
<tr><th id="1290">1290</th><td>  <i>// Bitcast i64 to double.</i></td></tr>
<tr><th id="1291">1291</th><td>  <b>if</b> (<a class="local col5 ref" href="#305Src" title='Src' data-ref="305Src">Src</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a> &amp;&amp; <a class="local col6 ref" href="#306Dest" title='Dest' data-ref="306Dest">Dest</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>) {</td></tr>
<tr><th id="1292">1292</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="307Lo" title='Lo' data-type='llvm::SDValue' data-ref="307Lo">Lo</dfn> = <a class="local col3 ref" href="#303DAG" title='DAG' data-ref="303DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_ELEMENT" title='llvm::ISD::NodeType::EXTRACT_ELEMENT' data-ref="llvm::ISD::NodeType::EXTRACT_ELEMENT">EXTRACT_ELEMENT</a>, <a class="local col4 ref" href="#304DL" title='DL' data-ref="304DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="1293">1293</th><td>                             <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#302Op" title='Op' data-ref="302Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col3 ref" href="#303DAG" title='DAG' data-ref="303DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getIntPtrConstantEmRKNS_5SDLocEb" title='llvm::SelectionDAG::getIntPtrConstant' data-ref="_ZN4llvm12SelectionDAG17getIntPtrConstantEmRKNS_5SDLocEb">getIntPtrConstant</a>(<var>0</var>, <a class="local col4 ref" href="#304DL" title='DL' data-ref="304DL">DL</a>));</td></tr>
<tr><th id="1294">1294</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="308Hi" title='Hi' data-type='llvm::SDValue' data-ref="308Hi">Hi</dfn> = <a class="local col3 ref" href="#303DAG" title='DAG' data-ref="303DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_ELEMENT" title='llvm::ISD::NodeType::EXTRACT_ELEMENT' data-ref="llvm::ISD::NodeType::EXTRACT_ELEMENT">EXTRACT_ELEMENT</a>, <a class="local col4 ref" href="#304DL" title='DL' data-ref="304DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="1295">1295</th><td>                             <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#302Op" title='Op' data-ref="302Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col3 ref" href="#303DAG" title='DAG' data-ref="303DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getIntPtrConstantEmRKNS_5SDLocEb" title='llvm::SelectionDAG::getIntPtrConstant' data-ref="_ZN4llvm12SelectionDAG17getIntPtrConstantEmRKNS_5SDLocEb">getIntPtrConstant</a>(<var>1</var>, <a class="local col4 ref" href="#304DL" title='DL' data-ref="304DL">DL</a>));</td></tr>
<tr><th id="1296">1296</th><td>    <b>return</b> <a class="local col3 ref" href="#303DAG" title='DAG' data-ref="303DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::BuildPairF64" title='llvm::MipsISD::NodeType::BuildPairF64' data-ref="llvm::MipsISD::NodeType::BuildPairF64">BuildPairF64</a>, <a class="local col4 ref" href="#304DL" title='DL' data-ref="304DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#307Lo" title='Lo' data-ref="307Lo">Lo</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#308Hi" title='Hi' data-ref="308Hi">Hi</a>);</td></tr>
<tr><th id="1297">1297</th><td>  }</td></tr>
<tr><th id="1298">1298</th><td></td></tr>
<tr><th id="1299">1299</th><td>  <i>// Bitcast double to i64.</i></td></tr>
<tr><th id="1300">1300</th><td>  <b>if</b> (<a class="local col5 ref" href="#305Src" title='Src' data-ref="305Src">Src</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a> &amp;&amp; <a class="local col6 ref" href="#306Dest" title='Dest' data-ref="306Dest">Dest</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>) {</td></tr>
<tr><th id="1301">1301</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="309Lo" title='Lo' data-type='llvm::SDValue' data-ref="309Lo">Lo</dfn> =</td></tr>
<tr><th id="1302">1302</th><td>        <a class="local col3 ref" href="#303DAG" title='DAG' data-ref="303DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::ExtractElementF64" title='llvm::MipsISD::NodeType::ExtractElementF64' data-ref="llvm::MipsISD::NodeType::ExtractElementF64">ExtractElementF64</a>, <a class="local col4 ref" href="#304DL" title='DL' data-ref="304DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#302Op" title='Op' data-ref="302Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="1303">1303</th><td>                    <a class="local col3 ref" href="#303DAG" title='DAG' data-ref="303DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="local col4 ref" href="#304DL" title='DL' data-ref="304DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="1304">1304</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="310Hi" title='Hi' data-type='llvm::SDValue' data-ref="310Hi">Hi</dfn> =</td></tr>
<tr><th id="1305">1305</th><td>        <a class="local col3 ref" href="#303DAG" title='DAG' data-ref="303DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::ExtractElementF64" title='llvm::MipsISD::NodeType::ExtractElementF64' data-ref="llvm::MipsISD::NodeType::ExtractElementF64">ExtractElementF64</a>, <a class="local col4 ref" href="#304DL" title='DL' data-ref="304DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#302Op" title='Op' data-ref="302Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="1306">1306</th><td>                    <a class="local col3 ref" href="#303DAG" title='DAG' data-ref="303DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>1</var>, <a class="local col4 ref" href="#304DL" title='DL' data-ref="304DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="1307">1307</th><td>    <b>return</b> <a class="local col3 ref" href="#303DAG" title='DAG' data-ref="303DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILD_PAIR" title='llvm::ISD::NodeType::BUILD_PAIR' data-ref="llvm::ISD::NodeType::BUILD_PAIR">BUILD_PAIR</a>, <a class="local col4 ref" href="#304DL" title='DL' data-ref="304DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#309Lo" title='Lo' data-ref="309Lo">Lo</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#310Hi" title='Hi' data-ref="310Hi">Hi</a>);</td></tr>
<tr><th id="1308">1308</th><td>  }</td></tr>
<tr><th id="1309">1309</th><td></td></tr>
<tr><th id="1310">1310</th><td>  <i>// Skip other cases of bitcast and use default lowering.</i></td></tr>
<tr><th id="1311">1311</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="1312">1312</th><td>}</td></tr>
<tr><th id="1313">1313</th><td></td></tr>
<tr><th id="1314">1314</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering11lowerMulDivENS_7SDValueEjbbRNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerMulDiv' data-ref="_ZNK4llvm20MipsSETargetLowering11lowerMulDivENS_7SDValueEjbbRNS_12SelectionDAGE">lowerMulDiv</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="311Op" title='Op' data-type='llvm::SDValue' data-ref="311Op">Op</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="312NewOpc" title='NewOpc' data-type='unsigned int' data-ref="312NewOpc">NewOpc</dfn>,</td></tr>
<tr><th id="1315">1315</th><td>                                          <em>bool</em> <dfn class="local col3 decl" id="313HasLo" title='HasLo' data-type='bool' data-ref="313HasLo">HasLo</dfn>, <em>bool</em> <dfn class="local col4 decl" id="314HasHi" title='HasHi' data-type='bool' data-ref="314HasHi">HasHi</dfn>,</td></tr>
<tr><th id="1316">1316</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="315DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="315DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="1317">1317</th><td>  <i>// MIPS32r6/MIPS64r6 removed accumulator based multiplies.</i></td></tr>
<tr><th id="1318">1318</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Subtarget.hasMips32r6()) ? void (0) : __assert_fail (&quot;!Subtarget.hasMips32r6()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 1318, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11hasMips32r6Ev" title='llvm::MipsSubtarget::hasMips32r6' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r6Ev">hasMips32r6</a>());</td></tr>
<tr><th id="1319">1319</th><td></td></tr>
<tr><th id="1320">1320</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="316Ty" title='Ty' data-type='llvm::EVT' data-ref="316Ty">Ty</dfn> = <a class="local col1 ref" href="#311Op" title='Op' data-ref="311Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="1321">1321</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col7 decl" id="317DL" title='DL' data-type='llvm::SDLoc' data-ref="317DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#311Op" title='Op' data-ref="311Op">Op</a>);</td></tr>
<tr><th id="1322">1322</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="318Mult" title='Mult' data-type='llvm::SDValue' data-ref="318Mult">Mult</dfn> = <a class="local col5 ref" href="#315DAG" title='DAG' data-ref="315DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<a class="local col2 ref" href="#312NewOpc" title='NewOpc' data-ref="312NewOpc">NewOpc</a>, <a class="local col7 ref" href="#317DL" title='DL' data-ref="317DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Untyped" title='llvm::MVT::SimpleValueType::Untyped' data-ref="llvm::MVT::SimpleValueType::Untyped">Untyped</a>,</td></tr>
<tr><th id="1323">1323</th><td>                             <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#311Op" title='Op' data-ref="311Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#311Op" title='Op' data-ref="311Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1324">1324</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col9 decl" id="319Lo" title='Lo' data-type='llvm::SDValue' data-ref="319Lo">Lo</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col0 decl" id="320Hi" title='Hi' data-type='llvm::SDValue' data-ref="320Hi">Hi</dfn>;</td></tr>
<tr><th id="1325">1325</th><td></td></tr>
<tr><th id="1326">1326</th><td>  <b>if</b> (<a class="local col3 ref" href="#313HasLo" title='HasLo' data-ref="313HasLo">HasLo</a>)</td></tr>
<tr><th id="1327">1327</th><td>    <a class="local col9 ref" href="#319Lo" title='Lo' data-ref="319Lo">Lo</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col5 ref" href="#315DAG" title='DAG' data-ref="315DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::MFLO" title='llvm::MipsISD::NodeType::MFLO' data-ref="llvm::MipsISD::NodeType::MFLO">MFLO</a>, <a class="local col7 ref" href="#317DL" title='DL' data-ref="317DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#316Ty" title='Ty' data-ref="316Ty">Ty</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#318Mult" title='Mult' data-ref="318Mult">Mult</a>);</td></tr>
<tr><th id="1328">1328</th><td>  <b>if</b> (<a class="local col4 ref" href="#314HasHi" title='HasHi' data-ref="314HasHi">HasHi</a>)</td></tr>
<tr><th id="1329">1329</th><td>    <a class="local col0 ref" href="#320Hi" title='Hi' data-ref="320Hi">Hi</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col5 ref" href="#315DAG" title='DAG' data-ref="315DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::MFHI" title='llvm::MipsISD::NodeType::MFHI' data-ref="llvm::MipsISD::NodeType::MFHI">MFHI</a>, <a class="local col7 ref" href="#317DL" title='DL' data-ref="317DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#316Ty" title='Ty' data-ref="316Ty">Ty</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#318Mult" title='Mult' data-ref="318Mult">Mult</a>);</td></tr>
<tr><th id="1330">1330</th><td></td></tr>
<tr><th id="1331">1331</th><td>  <b>if</b> (!<a class="local col3 ref" href="#313HasLo" title='HasLo' data-ref="313HasLo">HasLo</a> || !<a class="local col4 ref" href="#314HasHi" title='HasHi' data-ref="314HasHi">HasHi</a>)</td></tr>
<tr><th id="1332">1332</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#313HasLo" title='HasLo' data-ref="313HasLo">HasLo</a> ? <a class="local col9 ref" href="#319Lo" title='Lo' data-ref="319Lo">Lo</a> : <a class="local col0 ref" href="#320Hi" title='Hi' data-ref="320Hi">Hi</a>;</td></tr>
<tr><th id="1333">1333</th><td></td></tr>
<tr><th id="1334">1334</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="321Vals" title='Vals' data-type='llvm::SDValue [2]' data-ref="321Vals">Vals</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#319Lo" title='Lo' data-ref="319Lo">Lo</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#320Hi" title='Hi' data-ref="320Hi">Hi</a> };</td></tr>
<tr><th id="1335">1335</th><td>  <b>return</b> <a class="local col5 ref" href="#315DAG" title='DAG' data-ref="315DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE" title='llvm::SelectionDAG::getMergeValues' data-ref="_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE">getMergeValues</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col1 ref" href="#321Vals" title='Vals' data-ref="321Vals">Vals</a>, <a class="local col7 ref" href="#317DL" title='DL' data-ref="317DL">DL</a>);</td></tr>
<tr><th id="1336">1336</th><td>}</td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL15initAccumulatorN4llvm7SDValueERKNS_5SDLocERNS_12SelectionDAGE" title='initAccumulator' data-type='llvm::SDValue initAccumulator(llvm::SDValue In, const llvm::SDLoc &amp; DL, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL15initAccumulatorN4llvm7SDValueERKNS_5SDLocERNS_12SelectionDAGE">initAccumulator</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="322In" title='In' data-type='llvm::SDValue' data-ref="322In">In</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col3 decl" id="323DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="323DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="324DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="324DAG">DAG</dfn>) {</td></tr>
<tr><th id="1339">1339</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="325InLo" title='InLo' data-type='llvm::SDValue' data-ref="325InLo">InLo</dfn> = <a class="local col4 ref" href="#324DAG" title='DAG' data-ref="324DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_ELEMENT" title='llvm::ISD::NodeType::EXTRACT_ELEMENT' data-ref="llvm::ISD::NodeType::EXTRACT_ELEMENT">EXTRACT_ELEMENT</a>, <a class="local col3 ref" href="#323DL" title='DL' data-ref="323DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#322In" title='In' data-ref="322In">In</a>,</td></tr>
<tr><th id="1340">1340</th><td>                             <a class="local col4 ref" href="#324DAG" title='DAG' data-ref="324DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="local col3 ref" href="#323DL" title='DL' data-ref="323DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="1341">1341</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="326InHi" title='InHi' data-type='llvm::SDValue' data-ref="326InHi">InHi</dfn> = <a class="local col4 ref" href="#324DAG" title='DAG' data-ref="324DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_ELEMENT" title='llvm::ISD::NodeType::EXTRACT_ELEMENT' data-ref="llvm::ISD::NodeType::EXTRACT_ELEMENT">EXTRACT_ELEMENT</a>, <a class="local col3 ref" href="#323DL" title='DL' data-ref="323DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#322In" title='In' data-ref="322In">In</a>,</td></tr>
<tr><th id="1342">1342</th><td>                             <a class="local col4 ref" href="#324DAG" title='DAG' data-ref="324DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>1</var>, <a class="local col3 ref" href="#323DL" title='DL' data-ref="323DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="1343">1343</th><td>  <b>return</b> <a class="local col4 ref" href="#324DAG" title='DAG' data-ref="324DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::MTLOHI" title='llvm::MipsISD::NodeType::MTLOHI' data-ref="llvm::MipsISD::NodeType::MTLOHI">MTLOHI</a>, <a class="local col3 ref" href="#323DL" title='DL' data-ref="323DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Untyped" title='llvm::MVT::SimpleValueType::Untyped' data-ref="llvm::MVT::SimpleValueType::Untyped">Untyped</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#325InLo" title='InLo' data-ref="325InLo">InLo</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#326InHi" title='InHi' data-ref="326InHi">InHi</a>);</td></tr>
<tr><th id="1344">1344</th><td>}</td></tr>
<tr><th id="1345">1345</th><td></td></tr>
<tr><th id="1346">1346</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL11extractLOHIN4llvm7SDValueERKNS_5SDLocERNS_12SelectionDAGE" title='extractLOHI' data-type='llvm::SDValue extractLOHI(llvm::SDValue Op, const llvm::SDLoc &amp; DL, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL11extractLOHIN4llvm7SDValueERKNS_5SDLocERNS_12SelectionDAGE">extractLOHI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="327Op" title='Op' data-type='llvm::SDValue' data-ref="327Op">Op</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col8 decl" id="328DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="328DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="329DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="329DAG">DAG</dfn>) {</td></tr>
<tr><th id="1347">1347</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="330Lo" title='Lo' data-type='llvm::SDValue' data-ref="330Lo">Lo</dfn> = <a class="local col9 ref" href="#329DAG" title='DAG' data-ref="329DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::MFLO" title='llvm::MipsISD::NodeType::MFLO' data-ref="llvm::MipsISD::NodeType::MFLO">MFLO</a>, <a class="local col8 ref" href="#328DL" title='DL' data-ref="328DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#327Op" title='Op' data-ref="327Op">Op</a>);</td></tr>
<tr><th id="1348">1348</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="331Hi" title='Hi' data-type='llvm::SDValue' data-ref="331Hi">Hi</dfn> = <a class="local col9 ref" href="#329DAG" title='DAG' data-ref="329DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::MFHI" title='llvm::MipsISD::NodeType::MFHI' data-ref="llvm::MipsISD::NodeType::MFHI">MFHI</a>, <a class="local col8 ref" href="#328DL" title='DL' data-ref="328DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#327Op" title='Op' data-ref="327Op">Op</a>);</td></tr>
<tr><th id="1349">1349</th><td>  <b>return</b> <a class="local col9 ref" href="#329DAG" title='DAG' data-ref="329DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILD_PAIR" title='llvm::ISD::NodeType::BUILD_PAIR' data-ref="llvm::ISD::NodeType::BUILD_PAIR">BUILD_PAIR</a>, <a class="local col8 ref" href="#328DL" title='DL' data-ref="328DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#330Lo" title='Lo' data-ref="330Lo">Lo</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#331Hi" title='Hi' data-ref="331Hi">Hi</a>);</td></tr>
<tr><th id="1350">1350</th><td>}</td></tr>
<tr><th id="1351">1351</th><td></td></tr>
<tr><th id="1352">1352</th><td><i  data-doc="_ZL12lowerDSPIntrN4llvm7SDValueERNS_12SelectionDAGEj">// This function expands mips intrinsic nodes which have 64-bit input operands</i></td></tr>
<tr><th id="1353">1353</th><td><i  data-doc="_ZL12lowerDSPIntrN4llvm7SDValueERNS_12SelectionDAGEj">// or output values.</i></td></tr>
<tr><th id="1354">1354</th><td><i  data-doc="_ZL12lowerDSPIntrN4llvm7SDValueERNS_12SelectionDAGEj">//</i></td></tr>
<tr><th id="1355">1355</th><td><i  data-doc="_ZL12lowerDSPIntrN4llvm7SDValueERNS_12SelectionDAGEj">// out64 = intrinsic-node in64</i></td></tr>
<tr><th id="1356">1356</th><td><i  data-doc="_ZL12lowerDSPIntrN4llvm7SDValueERNS_12SelectionDAGEj">// =&gt;</i></td></tr>
<tr><th id="1357">1357</th><td><i  data-doc="_ZL12lowerDSPIntrN4llvm7SDValueERNS_12SelectionDAGEj">// lo = copy (extract-element (in64, 0))</i></td></tr>
<tr><th id="1358">1358</th><td><i  data-doc="_ZL12lowerDSPIntrN4llvm7SDValueERNS_12SelectionDAGEj">// hi = copy (extract-element (in64, 1))</i></td></tr>
<tr><th id="1359">1359</th><td><i  data-doc="_ZL12lowerDSPIntrN4llvm7SDValueERNS_12SelectionDAGEj">// mips-specific-node</i></td></tr>
<tr><th id="1360">1360</th><td><i  data-doc="_ZL12lowerDSPIntrN4llvm7SDValueERNS_12SelectionDAGEj">// v0 = copy lo</i></td></tr>
<tr><th id="1361">1361</th><td><i  data-doc="_ZL12lowerDSPIntrN4llvm7SDValueERNS_12SelectionDAGEj">// v1 = copy hi</i></td></tr>
<tr><th id="1362">1362</th><td><i  data-doc="_ZL12lowerDSPIntrN4llvm7SDValueERNS_12SelectionDAGEj">// out64 = merge-values (v0, v1)</i></td></tr>
<tr><th id="1363">1363</th><td><i  data-doc="_ZL12lowerDSPIntrN4llvm7SDValueERNS_12SelectionDAGEj">//</i></td></tr>
<tr><th id="1364">1364</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL12lowerDSPIntrN4llvm7SDValueERNS_12SelectionDAGEj" title='lowerDSPIntr' data-type='llvm::SDValue lowerDSPIntr(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG, unsigned int Opc)' data-ref="_ZL12lowerDSPIntrN4llvm7SDValueERNS_12SelectionDAGEj">lowerDSPIntr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="332Op" title='Op' data-type='llvm::SDValue' data-ref="332Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="333DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="333DAG">DAG</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="334Opc" title='Opc' data-type='unsigned int' data-ref="334Opc">Opc</dfn>) {</td></tr>
<tr><th id="1365">1365</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col5 decl" id="335DL" title='DL' data-type='llvm::SDLoc' data-ref="335DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#332Op" title='Op' data-ref="332Op">Op</a>);</td></tr>
<tr><th id="1366">1366</th><td>  <em>bool</em> <dfn class="local col6 decl" id="336HasChainIn" title='HasChainIn' data-type='bool' data-ref="336HasChainIn">HasChainIn</dfn> = <a class="local col2 ref" href="#332Op" title='Op' data-ref="332Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>;</td></tr>
<tr><th id="1367">1367</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>3</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="337Ops" title='Ops' data-type='SmallVector&lt;llvm::SDValue, 3&gt;' data-ref="337Ops">Ops</dfn>;</td></tr>
<tr><th id="1368">1368</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="338OpNo" title='OpNo' data-type='unsigned int' data-ref="338OpNo">OpNo</dfn> = <var>0</var>;</td></tr>
<tr><th id="1369">1369</th><td></td></tr>
<tr><th id="1370">1370</th><td>  <i>// See if Op has a chain input.</i></td></tr>
<tr><th id="1371">1371</th><td>  <b>if</b> (<a class="local col6 ref" href="#336HasChainIn" title='HasChainIn' data-ref="336HasChainIn">HasChainIn</a>)</td></tr>
<tr><th id="1372">1372</th><td>    <a class="local col7 ref" href="#337Ops" title='Ops' data-ref="337Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#332Op" title='Op' data-ref="332Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#338OpNo" title='OpNo' data-ref="338OpNo">OpNo</a>++));</td></tr>
<tr><th id="1373">1373</th><td></td></tr>
<tr><th id="1374">1374</th><td>  <i>// The next operand is the intrinsic opcode.</i></td></tr>
<tr><th id="1375">1375</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op-&gt;getOperand(OpNo).getOpcode() == ISD::TargetConstant) ? void (0) : __assert_fail (&quot;Op-&gt;getOperand(OpNo).getOpcode() == ISD::TargetConstant&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 1375, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#332Op" title='Op' data-ref="332Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#338OpNo" title='OpNo' data-ref="338OpNo">OpNo</a>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TargetConstant" title='llvm::ISD::NodeType::TargetConstant' data-ref="llvm::ISD::NodeType::TargetConstant">TargetConstant</a>);</td></tr>
<tr><th id="1376">1376</th><td></td></tr>
<tr><th id="1377">1377</th><td>  <i>// See if the next operand has type i64.</i></td></tr>
<tr><th id="1378">1378</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="339Opnd" title='Opnd' data-type='llvm::SDValue' data-ref="339Opnd">Opnd</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#332Op" title='Op' data-ref="332Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(++<a class="local col8 ref" href="#338OpNo" title='OpNo' data-ref="338OpNo">OpNo</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col0 decl" id="340In64" title='In64' data-type='llvm::SDValue' data-ref="340In64">In64</dfn>;</td></tr>
<tr><th id="1379">1379</th><td></td></tr>
<tr><th id="1380">1380</th><td>  <b>if</b> (<a class="local col9 ref" href="#339Opnd" title='Opnd' data-ref="339Opnd">Opnd</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="1381">1381</th><td>    <a class="local col0 ref" href="#340In64" title='In64' data-ref="340In64">In64</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL15initAccumulatorN4llvm7SDValueERKNS_5SDLocERNS_12SelectionDAGE" title='initAccumulator' data-use='c' data-ref="_ZL15initAccumulatorN4llvm7SDValueERKNS_5SDLocERNS_12SelectionDAGE">initAccumulator</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#339Opnd" title='Opnd' data-ref="339Opnd">Opnd</a>, <a class="local col5 ref" href="#335DL" title='DL' data-ref="335DL">DL</a>, <span class='refarg'><a class="local col3 ref" href="#333DAG" title='DAG' data-ref="333DAG">DAG</a></span>);</td></tr>
<tr><th id="1382">1382</th><td>  <b>else</b></td></tr>
<tr><th id="1383">1383</th><td>    <a class="local col7 ref" href="#337Ops" title='Ops' data-ref="337Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#339Opnd" title='Opnd' data-ref="339Opnd">Opnd</a>);</td></tr>
<tr><th id="1384">1384</th><td></td></tr>
<tr><th id="1385">1385</th><td>  <i>// Push the remaining operands.</i></td></tr>
<tr><th id="1386">1386</th><td>  <b>for</b> (++<a class="local col8 ref" href="#338OpNo" title='OpNo' data-ref="338OpNo">OpNo</a> ; <a class="local col8 ref" href="#338OpNo" title='OpNo' data-ref="338OpNo">OpNo</a> &lt; <a class="local col2 ref" href="#332Op" title='Op' data-ref="332Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col8 ref" href="#338OpNo" title='OpNo' data-ref="338OpNo">OpNo</a>)</td></tr>
<tr><th id="1387">1387</th><td>    <a class="local col7 ref" href="#337Ops" title='Ops' data-ref="337Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#332Op" title='Op' data-ref="332Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#338OpNo" title='OpNo' data-ref="338OpNo">OpNo</a>));</td></tr>
<tr><th id="1388">1388</th><td></td></tr>
<tr><th id="1389">1389</th><td>  <i>// Add In64 to the end of the list.</i></td></tr>
<tr><th id="1390">1390</th><td>  <b>if</b> (<a class="local col0 ref" href="#340In64" title='In64' data-ref="340In64">In64</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>())</td></tr>
<tr><th id="1391">1391</th><td>    <a class="local col7 ref" href="#337Ops" title='Ops' data-ref="337Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#340In64" title='In64' data-ref="340In64">In64</a>);</td></tr>
<tr><th id="1392">1392</th><td></td></tr>
<tr><th id="1393">1393</th><td>  <i>// Scan output.</i></td></tr>
<tr><th id="1394">1394</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="341ResTys" title='ResTys' data-type='SmallVector&lt;llvm::EVT, 2&gt;' data-ref="341ResTys">ResTys</dfn>;</td></tr>
<tr><th id="1395">1395</th><td></td></tr>
<tr><th id="1396">1396</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a>::<a class="typedef" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode::value_iterator" title='llvm::SDNode::value_iterator' data-type='const llvm::EVT *' data-ref="llvm::SDNode::value_iterator">value_iterator</a> <dfn class="local col2 decl" id="342I" title='I' data-type='SDNode::value_iterator' data-ref="342I">I</dfn> = <a class="local col2 ref" href="#332Op" title='Op' data-ref="332Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11value_beginEv" title='llvm::SDNode::value_begin' data-ref="_ZNK4llvm6SDNode11value_beginEv">value_begin</a>(), <dfn class="local col3 decl" id="343E" title='E' data-type='SDNode::value_iterator' data-ref="343E">E</dfn> = <a class="local col2 ref" href="#332Op" title='Op' data-ref="332Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9value_endEv" title='llvm::SDNode::value_end' data-ref="_ZNK4llvm6SDNode9value_endEv">value_end</a>();</td></tr>
<tr><th id="1397">1397</th><td>       <a class="local col2 ref" href="#342I" title='I' data-ref="342I">I</a> != <a class="local col3 ref" href="#343E" title='E' data-ref="343E">E</a>; ++<a class="local col2 ref" href="#342I" title='I' data-ref="342I">I</a>)</td></tr>
<tr><th id="1398">1398</th><td>    <a class="local col1 ref" href="#341ResTys" title='ResTys' data-ref="341ResTys">ResTys</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>((*<a class="local col2 ref" href="#342I" title='I' data-ref="342I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>) ? <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Untyped" title='llvm::MVT::SimpleValueType::Untyped' data-ref="llvm::MVT::SimpleValueType::Untyped">Untyped</a> : <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a>*<a class="local col2 ref" href="#342I" title='I' data-ref="342I">I</a>);</td></tr>
<tr><th id="1399">1399</th><td></td></tr>
<tr><th id="1400">1400</th><td>  <i>// Create node.</i></td></tr>
<tr><th id="1401">1401</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="344Val" title='Val' data-type='llvm::SDValue' data-ref="344Val">Val</dfn> = <a class="local col3 ref" href="#333DAG" title='DAG' data-ref="333DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE">getNode</a>(<a class="local col4 ref" href="#334Opc" title='Opc' data-ref="334Opc">Opc</a>, <a class="local col5 ref" href="#335DL" title='DL' data-ref="335DL">DL</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col1 ref" href="#341ResTys" title='ResTys' data-ref="341ResTys">ResTys</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col7 ref" href="#337Ops" title='Ops' data-ref="337Ops">Ops</a>);</td></tr>
<tr><th id="1402">1402</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="345Out" title='Out' data-type='llvm::SDValue' data-ref="345Out">Out</dfn> = (<a class="local col1 ref" href="#341ResTys" title='ResTys' data-ref="341ResTys">ResTys</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Untyped" title='llvm::MVT::SimpleValueType::Untyped' data-ref="llvm::MVT::SimpleValueType::Untyped">Untyped</a>) ? <a class="tu ref" href="#_ZL11extractLOHIN4llvm7SDValueERKNS_5SDLocERNS_12SelectionDAGE" title='extractLOHI' data-use='c' data-ref="_ZL11extractLOHIN4llvm7SDValueERKNS_5SDLocERNS_12SelectionDAGE">extractLOHI</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#344Val" title='Val' data-ref="344Val">Val</a>, <a class="local col5 ref" href="#335DL" title='DL' data-ref="335DL">DL</a>, <span class='refarg'><a class="local col3 ref" href="#333DAG" title='DAG' data-ref="333DAG">DAG</a></span>) : <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#344Val" title='Val' data-ref="344Val">Val</a>;</td></tr>
<tr><th id="1403">1403</th><td></td></tr>
<tr><th id="1404">1404</th><td>  <b>if</b> (!<a class="local col6 ref" href="#336HasChainIn" title='HasChainIn' data-ref="336HasChainIn">HasChainIn</a>)</td></tr>
<tr><th id="1405">1405</th><td>    <b>return</b> <a class="local col5 ref" href="#345Out" title='Out' data-ref="345Out">Out</a>;</td></tr>
<tr><th id="1406">1406</th><td></td></tr>
<tr><th id="1407">1407</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Val-&gt;getValueType(1) == MVT::Other) ? void (0) : __assert_fail (&quot;Val-&gt;getValueType(1) == MVT::Other&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 1407, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#344Val" title='Val' data-ref="344Val">Val</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>1</var>) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>);</td></tr>
<tr><th id="1408">1408</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="346Vals" title='Vals' data-type='llvm::SDValue [2]' data-ref="346Vals">Vals</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#345Out" title='Out' data-ref="345Out">Out</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col4 ref" href="#344Val" title='Val' data-ref="344Val">Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <var>1</var>) };</td></tr>
<tr><th id="1409">1409</th><td>  <b>return</b> <a class="local col3 ref" href="#333DAG" title='DAG' data-ref="333DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE" title='llvm::SelectionDAG::getMergeValues' data-ref="_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE">getMergeValues</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col6 ref" href="#346Vals" title='Vals' data-ref="346Vals">Vals</a>, <a class="local col5 ref" href="#335DL" title='DL' data-ref="335DL">DL</a>);</td></tr>
<tr><th id="1410">1410</th><td>}</td></tr>
<tr><th id="1411">1411</th><td></td></tr>
<tr><th id="1412">1412</th><td><i  data-doc="_ZL16lowerMSACopyIntrN4llvm7SDValueERNS_12SelectionDAGEj">// Lower an MSA copy intrinsic into the specified SelectionDAG node</i></td></tr>
<tr><th id="1413">1413</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL16lowerMSACopyIntrN4llvm7SDValueERNS_12SelectionDAGEj" title='lowerMSACopyIntr' data-type='llvm::SDValue lowerMSACopyIntr(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG, unsigned int Opc)' data-ref="_ZL16lowerMSACopyIntrN4llvm7SDValueERNS_12SelectionDAGEj">lowerMSACopyIntr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="347Op" title='Op' data-type='llvm::SDValue' data-ref="347Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="348DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="348DAG">DAG</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="349Opc" title='Opc' data-type='unsigned int' data-ref="349Opc">Opc</dfn>) {</td></tr>
<tr><th id="1414">1414</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col0 decl" id="350DL" title='DL' data-type='llvm::SDLoc' data-ref="350DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#347Op" title='Op' data-ref="347Op">Op</a>);</td></tr>
<tr><th id="1415">1415</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="351Vec" title='Vec' data-type='llvm::SDValue' data-ref="351Vec">Vec</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#347Op" title='Op' data-ref="347Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1416">1416</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="352Idx" title='Idx' data-type='llvm::SDValue' data-ref="352Idx">Idx</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#347Op" title='Op' data-ref="347Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="1417">1417</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="353ResTy" title='ResTy' data-type='llvm::EVT' data-ref="353ResTy">ResTy</dfn> = <a class="local col7 ref" href="#347Op" title='Op' data-ref="347Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1418">1418</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="354EltTy" title='EltTy' data-type='llvm::EVT' data-ref="354EltTy">EltTy</dfn> = <a class="local col1 ref" href="#351Vec" title='Vec' data-ref="351Vec">Vec</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>();</td></tr>
<tr><th id="1419">1419</th><td></td></tr>
<tr><th id="1420">1420</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="355Result" title='Result' data-type='llvm::SDValue' data-ref="355Result">Result</dfn> = <a class="local col8 ref" href="#348DAG" title='DAG' data-ref="348DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<a class="local col9 ref" href="#349Opc" title='Opc' data-ref="349Opc">Opc</a>, <a class="local col0 ref" href="#350DL" title='DL' data-ref="350DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#353ResTy" title='ResTy' data-ref="353ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#351Vec" title='Vec' data-ref="351Vec">Vec</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#352Idx" title='Idx' data-ref="352Idx">Idx</a>,</td></tr>
<tr><th id="1421">1421</th><td>                               <a class="local col8 ref" href="#348DAG" title='DAG' data-ref="348DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE" title='llvm::SelectionDAG::getValueType' data-ref="_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE">getValueType</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#354EltTy" title='EltTy' data-ref="354EltTy">EltTy</a>));</td></tr>
<tr><th id="1422">1422</th><td></td></tr>
<tr><th id="1423">1423</th><td>  <b>return</b> <a class="local col5 ref" href="#355Result" title='Result' data-ref="355Result">Result</a>;</td></tr>
<tr><th id="1424">1424</th><td>}</td></tr>
<tr><th id="1425">1425</th><td></td></tr>
<tr><th id="1426">1426</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL17lowerMSASplatZExtN4llvm7SDValueEjRNS_12SelectionDAGE" title='lowerMSASplatZExt' data-type='llvm::SDValue lowerMSASplatZExt(llvm::SDValue Op, unsigned int OpNr, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL17lowerMSASplatZExtN4llvm7SDValueEjRNS_12SelectionDAGE">lowerMSASplatZExt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="356Op" title='Op' data-type='llvm::SDValue' data-ref="356Op">Op</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="357OpNr" title='OpNr' data-type='unsigned int' data-ref="357OpNr">OpNr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="358DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="358DAG">DAG</dfn>) {</td></tr>
<tr><th id="1427">1427</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="359ResVecTy" title='ResVecTy' data-type='llvm::EVT' data-ref="359ResVecTy">ResVecTy</dfn> = <a class="local col6 ref" href="#356Op" title='Op' data-ref="356Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1428">1428</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="360ViaVecTy" title='ViaVecTy' data-type='llvm::EVT' data-ref="360ViaVecTy">ViaVecTy</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#359ResVecTy" title='ResVecTy' data-ref="359ResVecTy">ResVecTy</a>;</td></tr>
<tr><th id="1429">1429</th><td>  <em>bool</em> <dfn class="local col1 decl" id="361BigEndian" title='BigEndian' data-type='bool' data-ref="361BigEndian">BigEndian</dfn> = !<a class="local col8 ref" href="#358DAG" title='DAG' data-ref="358DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getSubtargetEv" title='llvm::SelectionDAG::getSubtarget' data-ref="_ZNK4llvm12SelectionDAG12getSubtargetEv">getSubtarget</a>().<a class="ref" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv" title='llvm::MCSubtargetInfo::getTargetTriple' data-ref="_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv">getTargetTriple</a>().<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14isLittleEndianEv" title='llvm::Triple::isLittleEndian' data-ref="_ZNK4llvm6Triple14isLittleEndianEv">isLittleEndian</a>();</td></tr>
<tr><th id="1430">1430</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col2 decl" id="362DL" title='DL' data-type='llvm::SDLoc' data-ref="362DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#356Op" title='Op' data-ref="356Op">Op</a>);</td></tr>
<tr><th id="1431">1431</th><td></td></tr>
<tr><th id="1432">1432</th><td>  <i>// When ResVecTy == MVT::v2i64, LaneA is the upper 32 bits of the lane and</i></td></tr>
<tr><th id="1433">1433</th><td><i>  // LaneB is the lower 32-bits. Otherwise LaneA and LaneB are alternating</i></td></tr>
<tr><th id="1434">1434</th><td><i>  // lanes.</i></td></tr>
<tr><th id="1435">1435</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="363LaneA" title='LaneA' data-type='llvm::SDValue' data-ref="363LaneA">LaneA</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#356Op" title='Op' data-ref="356Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#357OpNr" title='OpNr' data-ref="357OpNr">OpNr</a>);</td></tr>
<tr><th id="1436">1436</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col4 decl" id="364LaneB" title='LaneB' data-type='llvm::SDValue' data-ref="364LaneB">LaneB</dfn>;</td></tr>
<tr><th id="1437">1437</th><td></td></tr>
<tr><th id="1438">1438</th><td>  <b>if</b> (<a class="local col9 ref" href="#359ResVecTy" title='ResVecTy' data-ref="359ResVecTy">ResVecTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a>) {</td></tr>
<tr><th id="1439">1439</th><td>    <i>// In case of the index being passed as an immediate value, set the upper</i></td></tr>
<tr><th id="1440">1440</th><td><i>    // lane to 0 so that the splati.d instruction can be matched.</i></td></tr>
<tr><th id="1441">1441</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#363LaneA" title='LaneA' data-ref="363LaneA">LaneA</a>))</td></tr>
<tr><th id="1442">1442</th><td>      <a class="local col4 ref" href="#364LaneB" title='LaneB' data-ref="364LaneB">LaneB</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col8 ref" href="#358DAG" title='DAG' data-ref="358DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="local col2 ref" href="#362DL" title='DL' data-ref="362DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1443">1443</th><td>    <i>// Having the index passed in a register, set the upper lane to the same</i></td></tr>
<tr><th id="1444">1444</th><td><i>    // value as the lower - this results in the BUILD_VECTOR node not being</i></td></tr>
<tr><th id="1445">1445</th><td><i>    // expanded through stack. This way we are able to pattern match the set of</i></td></tr>
<tr><th id="1446">1446</th><td><i>    // nodes created here to splat.d.</i></td></tr>
<tr><th id="1447">1447</th><td>    <b>else</b></td></tr>
<tr><th id="1448">1448</th><td>      <a class="local col4 ref" href="#364LaneB" title='LaneB' data-ref="364LaneB">LaneB</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#363LaneA" title='LaneA' data-ref="363LaneA">LaneA</a>;</td></tr>
<tr><th id="1449">1449</th><td>    <a class="local col0 ref" href="#360ViaVecTy" title='ViaVecTy' data-ref="360ViaVecTy">ViaVecTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>;</td></tr>
<tr><th id="1450">1450</th><td>    <b>if</b>(<a class="local col1 ref" href="#361BigEndian" title='BigEndian' data-ref="361BigEndian">BigEndian</a>)</td></tr>
<tr><th id="1451">1451</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col3 ref" href="#363LaneA" title='LaneA' data-ref="363LaneA">LaneA</a></span>, <span class='refarg'><a class="local col4 ref" href="#364LaneB" title='LaneB' data-ref="364LaneB">LaneB</a></span>);</td></tr>
<tr><th id="1452">1452</th><td>  } <b>else</b></td></tr>
<tr><th id="1453">1453</th><td>    <a class="local col4 ref" href="#364LaneB" title='LaneB' data-ref="364LaneB">LaneB</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#363LaneA" title='LaneA' data-ref="363LaneA">LaneA</a>;</td></tr>
<tr><th id="1454">1454</th><td></td></tr>
<tr><th id="1455">1455</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="365Ops" title='Ops' data-type='llvm::SDValue [16]' data-ref="365Ops">Ops</dfn>[<var>16</var>] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#363LaneA" title='LaneA' data-ref="363LaneA">LaneA</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#364LaneB" title='LaneB' data-ref="364LaneB">LaneB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#363LaneA" title='LaneA' data-ref="363LaneA">LaneA</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#364LaneB" title='LaneB' data-ref="364LaneB">LaneB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#363LaneA" title='LaneA' data-ref="363LaneA">LaneA</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#364LaneB" title='LaneB' data-ref="364LaneB">LaneB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#363LaneA" title='LaneA' data-ref="363LaneA">LaneA</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#364LaneB" title='LaneB' data-ref="364LaneB">LaneB</a>,</td></tr>
<tr><th id="1456">1456</th><td>                      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#363LaneA" title='LaneA' data-ref="363LaneA">LaneA</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#364LaneB" title='LaneB' data-ref="364LaneB">LaneB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#363LaneA" title='LaneA' data-ref="363LaneA">LaneA</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#364LaneB" title='LaneB' data-ref="364LaneB">LaneB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#363LaneA" title='LaneA' data-ref="363LaneA">LaneA</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#364LaneB" title='LaneB' data-ref="364LaneB">LaneB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#363LaneA" title='LaneA' data-ref="363LaneA">LaneA</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#364LaneB" title='LaneB' data-ref="364LaneB">LaneB</a> };</td></tr>
<tr><th id="1457">1457</th><td></td></tr>
<tr><th id="1458">1458</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="366Result" title='Result' data-type='llvm::SDValue' data-ref="366Result">Result</dfn> = <a class="local col8 ref" href="#358DAG" title='DAG' data-ref="358DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getBuildVector' data-ref="_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE">getBuildVector</a>(</td></tr>
<tr><th id="1459">1459</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#360ViaVecTy" title='ViaVecTy' data-ref="360ViaVecTy">ViaVecTy</a>, <a class="local col2 ref" href="#362DL" title='DL' data-ref="362DL">DL</a>, <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefEPKT_m" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefEPKT_m">makeArrayRef</a>(<a class="local col5 ref" href="#365Ops" title='Ops' data-ref="365Ops">Ops</a>, <a class="local col0 ref" href="#360ViaVecTy" title='ViaVecTy' data-ref="360ViaVecTy">ViaVecTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>()));</td></tr>
<tr><th id="1460">1460</th><td></td></tr>
<tr><th id="1461">1461</th><td>  <b>if</b> (<a class="local col0 ref" href="#360ViaVecTy" title='ViaVecTy' data-ref="360ViaVecTy">ViaVecTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#359ResVecTy" title='ResVecTy' data-ref="359ResVecTy">ResVecTy</a>) {</td></tr>
<tr><th id="1462">1462</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="367One" title='One' data-type='llvm::SDValue' data-ref="367One">One</dfn> = <a class="local col8 ref" href="#358DAG" title='DAG' data-ref="358DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>1</var>, <a class="local col2 ref" href="#362DL" title='DL' data-ref="362DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#360ViaVecTy" title='ViaVecTy' data-ref="360ViaVecTy">ViaVecTy</a>);</td></tr>
<tr><th id="1463">1463</th><td>    <a class="local col6 ref" href="#366Result" title='Result' data-ref="366Result">Result</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col8 ref" href="#358DAG" title='DAG' data-ref="358DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col2 ref" href="#362DL" title='DL' data-ref="362DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#359ResVecTy" title='ResVecTy' data-ref="359ResVecTy">ResVecTy</a>,</td></tr>
<tr><th id="1464">1464</th><td>                         <a class="local col8 ref" href="#358DAG" title='DAG' data-ref="358DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <a class="local col2 ref" href="#362DL" title='DL' data-ref="362DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#360ViaVecTy" title='ViaVecTy' data-ref="360ViaVecTy">ViaVecTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#366Result" title='Result' data-ref="366Result">Result</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#367One" title='One' data-ref="367One">One</a>));</td></tr>
<tr><th id="1465">1465</th><td>  }</td></tr>
<tr><th id="1466">1466</th><td></td></tr>
<tr><th id="1467">1467</th><td>  <b>return</b> <a class="local col6 ref" href="#366Result" title='Result' data-ref="366Result">Result</a>;</td></tr>
<tr><th id="1468">1468</th><td>}</td></tr>
<tr><th id="1469">1469</th><td></td></tr>
<tr><th id="1470">1470</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL16lowerMSASplatImmN4llvm7SDValueEjRNS_12SelectionDAGEb" title='lowerMSASplatImm' data-type='llvm::SDValue lowerMSASplatImm(llvm::SDValue Op, unsigned int ImmOp, llvm::SelectionDAG &amp; DAG, bool IsSigned = false)' data-ref="_ZL16lowerMSASplatImmN4llvm7SDValueEjRNS_12SelectionDAGEb">lowerMSASplatImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="368Op" title='Op' data-type='llvm::SDValue' data-ref="368Op">Op</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="369ImmOp" title='ImmOp' data-type='unsigned int' data-ref="369ImmOp">ImmOp</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="370DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="370DAG">DAG</dfn>,</td></tr>
<tr><th id="1471">1471</th><td>                                <em>bool</em> <dfn class="local col1 decl" id="371IsSigned" title='IsSigned' data-type='bool' data-ref="371IsSigned">IsSigned</dfn> = <b>false</b>) {</td></tr>
<tr><th id="1472">1472</th><td>  <em>auto</em> *<dfn class="local col2 decl" id="372CImm" title='CImm' data-type='llvm::ConstantSDNode *' data-ref="372CImm">CImm</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col8 ref" href="#368Op" title='Op' data-ref="368Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#369ImmOp" title='ImmOp' data-ref="369ImmOp">ImmOp</a>));</td></tr>
<tr><th id="1473">1473</th><td>  <b>return</b> <a class="local col0 ref" href="#370DAG" title='DAG' data-ref="370DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEbb">getConstant</a>(</td></tr>
<tr><th id="1474">1474</th><td>      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col8 ref" href="#368Op" title='Op' data-ref="368Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getScalarTypeEv" title='llvm::EVT::getScalarType' data-ref="_ZNK4llvm3EVT13getScalarTypeEv">getScalarType</a>().<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>(),</td></tr>
<tr><th id="1475">1475</th><td>            <a class="local col1 ref" href="#371IsSigned" title='IsSigned' data-ref="371IsSigned">IsSigned</a> ? <a class="local col2 ref" href="#372CImm" title='CImm' data-ref="372CImm">CImm</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>() : <a class="local col2 ref" href="#372CImm" title='CImm' data-ref="372CImm">CImm</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>(), <a class="local col1 ref" href="#371IsSigned" title='IsSigned' data-ref="371IsSigned">IsSigned</a>),</td></tr>
<tr><th id="1476">1476</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#368Op" title='Op' data-ref="368Op">Op</a>), <a class="local col8 ref" href="#368Op" title='Op' data-ref="368Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>));</td></tr>
<tr><th id="1477">1477</th><td>}</td></tr>
<tr><th id="1478">1478</th><td></td></tr>
<tr><th id="1479">1479</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL19getBuildVectorSplatN4llvm3EVTENS_7SDValueEbRNS_12SelectionDAGE" title='getBuildVectorSplat' data-type='llvm::SDValue getBuildVectorSplat(llvm::EVT VecTy, llvm::SDValue SplatValue, bool BigEndian, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL19getBuildVectorSplatN4llvm3EVTENS_7SDValueEbRNS_12SelectionDAGE">getBuildVectorSplat</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="373VecTy" title='VecTy' data-type='llvm::EVT' data-ref="373VecTy">VecTy</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="374SplatValue" title='SplatValue' data-type='llvm::SDValue' data-ref="374SplatValue">SplatValue</dfn>,</td></tr>
<tr><th id="1480">1480</th><td>                                   <em>bool</em> <dfn class="local col5 decl" id="375BigEndian" title='BigEndian' data-type='bool' data-ref="375BigEndian">BigEndian</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="376DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="376DAG">DAG</dfn>) {</td></tr>
<tr><th id="1481">1481</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="377ViaVecTy" title='ViaVecTy' data-type='llvm::EVT' data-ref="377ViaVecTy">ViaVecTy</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#373VecTy" title='VecTy' data-ref="373VecTy">VecTy</a>;</td></tr>
<tr><th id="1482">1482</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="378SplatValueA" title='SplatValueA' data-type='llvm::SDValue' data-ref="378SplatValueA">SplatValueA</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#374SplatValue" title='SplatValue' data-ref="374SplatValue">SplatValue</a>;</td></tr>
<tr><th id="1483">1483</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="379SplatValueB" title='SplatValueB' data-type='llvm::SDValue' data-ref="379SplatValueB">SplatValueB</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#374SplatValue" title='SplatValue' data-ref="374SplatValue">SplatValue</a>;</td></tr>
<tr><th id="1484">1484</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col0 decl" id="380DL" title='DL' data-type='llvm::SDLoc' data-ref="380DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#374SplatValue" title='SplatValue' data-ref="374SplatValue">SplatValue</a>);</td></tr>
<tr><th id="1485">1485</th><td></td></tr>
<tr><th id="1486">1486</th><td>  <b>if</b> (<a class="local col3 ref" href="#373VecTy" title='VecTy' data-ref="373VecTy">VecTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a>) {</td></tr>
<tr><th id="1487">1487</th><td>    <i>// v2i64 BUILD_VECTOR must be performed via v4i32 so split into i32's.</i></td></tr>
<tr><th id="1488">1488</th><td>    <a class="local col7 ref" href="#377ViaVecTy" title='ViaVecTy' data-ref="377ViaVecTy">ViaVecTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>;</td></tr>
<tr><th id="1489">1489</th><td></td></tr>
<tr><th id="1490">1490</th><td>    <a class="local col8 ref" href="#378SplatValueA" title='SplatValueA' data-ref="378SplatValueA">SplatValueA</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col6 ref" href="#376DAG" title='DAG' data-ref="376DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="local col0 ref" href="#380DL" title='DL' data-ref="380DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#374SplatValue" title='SplatValue' data-ref="374SplatValue">SplatValue</a>);</td></tr>
<tr><th id="1491">1491</th><td>    <a class="local col9 ref" href="#379SplatValueB" title='SplatValueB' data-ref="379SplatValueB">SplatValueB</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col6 ref" href="#376DAG" title='DAG' data-ref="376DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>, <a class="local col0 ref" href="#380DL" title='DL' data-ref="380DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#374SplatValue" title='SplatValue' data-ref="374SplatValue">SplatValue</a>,</td></tr>
<tr><th id="1492">1492</th><td>                              <a class="local col6 ref" href="#376DAG" title='DAG' data-ref="376DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>32</var>, <a class="local col0 ref" href="#380DL" title='DL' data-ref="380DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="1493">1493</th><td>    <a class="local col9 ref" href="#379SplatValueB" title='SplatValueB' data-ref="379SplatValueB">SplatValueB</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col6 ref" href="#376DAG" title='DAG' data-ref="376DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="local col0 ref" href="#380DL" title='DL' data-ref="380DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#379SplatValueB" title='SplatValueB' data-ref="379SplatValueB">SplatValueB</a>);</td></tr>
<tr><th id="1494">1494</th><td>  }</td></tr>
<tr><th id="1495">1495</th><td></td></tr>
<tr><th id="1496">1496</th><td>  <i>// We currently hold the parts in little endian order. Swap them if</i></td></tr>
<tr><th id="1497">1497</th><td><i>  // necessary.</i></td></tr>
<tr><th id="1498">1498</th><td>  <b>if</b> (<a class="local col5 ref" href="#375BigEndian" title='BigEndian' data-ref="375BigEndian">BigEndian</a>)</td></tr>
<tr><th id="1499">1499</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col8 ref" href="#378SplatValueA" title='SplatValueA' data-ref="378SplatValueA">SplatValueA</a></span>, <span class='refarg'><a class="local col9 ref" href="#379SplatValueB" title='SplatValueB' data-ref="379SplatValueB">SplatValueB</a></span>);</td></tr>
<tr><th id="1500">1500</th><td></td></tr>
<tr><th id="1501">1501</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="381Ops" title='Ops' data-type='llvm::SDValue [16]' data-ref="381Ops">Ops</dfn>[<var>16</var>] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#378SplatValueA" title='SplatValueA' data-ref="378SplatValueA">SplatValueA</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#379SplatValueB" title='SplatValueB' data-ref="379SplatValueB">SplatValueB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#378SplatValueA" title='SplatValueA' data-ref="378SplatValueA">SplatValueA</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#379SplatValueB" title='SplatValueB' data-ref="379SplatValueB">SplatValueB</a>,</td></tr>
<tr><th id="1502">1502</th><td>                      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#378SplatValueA" title='SplatValueA' data-ref="378SplatValueA">SplatValueA</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#379SplatValueB" title='SplatValueB' data-ref="379SplatValueB">SplatValueB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#378SplatValueA" title='SplatValueA' data-ref="378SplatValueA">SplatValueA</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#379SplatValueB" title='SplatValueB' data-ref="379SplatValueB">SplatValueB</a>,</td></tr>
<tr><th id="1503">1503</th><td>                      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#378SplatValueA" title='SplatValueA' data-ref="378SplatValueA">SplatValueA</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#379SplatValueB" title='SplatValueB' data-ref="379SplatValueB">SplatValueB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#378SplatValueA" title='SplatValueA' data-ref="378SplatValueA">SplatValueA</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#379SplatValueB" title='SplatValueB' data-ref="379SplatValueB">SplatValueB</a>,</td></tr>
<tr><th id="1504">1504</th><td>                      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#378SplatValueA" title='SplatValueA' data-ref="378SplatValueA">SplatValueA</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#379SplatValueB" title='SplatValueB' data-ref="379SplatValueB">SplatValueB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#378SplatValueA" title='SplatValueA' data-ref="378SplatValueA">SplatValueA</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#379SplatValueB" title='SplatValueB' data-ref="379SplatValueB">SplatValueB</a> };</td></tr>
<tr><th id="1505">1505</th><td></td></tr>
<tr><th id="1506">1506</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="382Result" title='Result' data-type='llvm::SDValue' data-ref="382Result">Result</dfn> = <a class="local col6 ref" href="#376DAG" title='DAG' data-ref="376DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getBuildVector' data-ref="_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE">getBuildVector</a>(</td></tr>
<tr><th id="1507">1507</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#377ViaVecTy" title='ViaVecTy' data-ref="377ViaVecTy">ViaVecTy</a>, <a class="local col0 ref" href="#380DL" title='DL' data-ref="380DL">DL</a>, <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefEPKT_m" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefEPKT_m">makeArrayRef</a>(<a class="local col1 ref" href="#381Ops" title='Ops' data-ref="381Ops">Ops</a>, <a class="local col7 ref" href="#377ViaVecTy" title='ViaVecTy' data-ref="377ViaVecTy">ViaVecTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>()));</td></tr>
<tr><th id="1508">1508</th><td></td></tr>
<tr><th id="1509">1509</th><td>  <b>if</b> (<a class="local col3 ref" href="#373VecTy" title='VecTy' data-ref="373VecTy">VecTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#377ViaVecTy" title='ViaVecTy' data-ref="377ViaVecTy">ViaVecTy</a>)</td></tr>
<tr><th id="1510">1510</th><td>    <a class="local col2 ref" href="#382Result" title='Result' data-ref="382Result">Result</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col6 ref" href="#376DAG" title='DAG' data-ref="376DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col0 ref" href="#380DL" title='DL' data-ref="380DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#373VecTy" title='VecTy' data-ref="373VecTy">VecTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#382Result" title='Result' data-ref="382Result">Result</a>);</td></tr>
<tr><th id="1511">1511</th><td></td></tr>
<tr><th id="1512">1512</th><td>  <b>return</b> <a class="local col2 ref" href="#382Result" title='Result' data-ref="382Result">Result</a>;</td></tr>
<tr><th id="1513">1513</th><td>}</td></tr>
<tr><th id="1514">1514</th><td></td></tr>
<tr><th id="1515">1515</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL24lowerMSABinaryBitImmIntrN4llvm7SDValueERNS_12SelectionDAGEjS0_b" title='lowerMSABinaryBitImmIntr' data-type='llvm::SDValue lowerMSABinaryBitImmIntr(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG, unsigned int Opc, llvm::SDValue Imm, bool BigEndian)' data-ref="_ZL24lowerMSABinaryBitImmIntrN4llvm7SDValueERNS_12SelectionDAGEjS0_b">lowerMSABinaryBitImmIntr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="383Op" title='Op' data-type='llvm::SDValue' data-ref="383Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="384DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="384DAG">DAG</dfn>,</td></tr>
<tr><th id="1516">1516</th><td>                                        <em>unsigned</em> <dfn class="local col5 decl" id="385Opc" title='Opc' data-type='unsigned int' data-ref="385Opc">Opc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="386Imm" title='Imm' data-type='llvm::SDValue' data-ref="386Imm">Imm</dfn>,</td></tr>
<tr><th id="1517">1517</th><td>                                        <em>bool</em> <dfn class="local col7 decl" id="387BigEndian" title='BigEndian' data-type='bool' data-ref="387BigEndian">BigEndian</dfn>) {</td></tr>
<tr><th id="1518">1518</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="388VecTy" title='VecTy' data-type='llvm::EVT' data-ref="388VecTy">VecTy</dfn> = <a class="local col3 ref" href="#383Op" title='Op' data-ref="383Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1519">1519</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col9 decl" id="389Exp2Imm" title='Exp2Imm' data-type='llvm::SDValue' data-ref="389Exp2Imm">Exp2Imm</dfn>;</td></tr>
<tr><th id="1520">1520</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col0 decl" id="390DL" title='DL' data-type='llvm::SDLoc' data-ref="390DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#383Op" title='Op' data-ref="383Op">Op</a>);</td></tr>
<tr><th id="1521">1521</th><td></td></tr>
<tr><th id="1522">1522</th><td>  <i>// The DAG Combiner can't constant fold bitcasted vectors yet so we must do it</i></td></tr>
<tr><th id="1523">1523</th><td><i>  // here for now.</i></td></tr>
<tr><th id="1524">1524</th><td>  <b>if</b> (<a class="local col8 ref" href="#388VecTy" title='VecTy' data-ref="388VecTy">VecTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a>) {</td></tr>
<tr><th id="1525">1525</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col1 decl" id="391CImm" title='CImm' data-type='llvm::ConstantSDNode *' data-ref="391CImm"><a class="local col1 ref" href="#391CImm" title='CImm' data-ref="391CImm">CImm</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col6 ref" href="#386Imm" title='Imm' data-ref="386Imm">Imm</a></span>)) {</td></tr>
<tr><th id="1526">1526</th><td>      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col2 decl" id="392BitImm" title='BitImm' data-type='llvm::APInt' data-ref="392BitImm">BitImm</dfn> = <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><var>64</var>, <var>1</var>) <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APIntlsERKS0_" title='llvm::APInt::operator&lt;&lt;' data-ref="_ZNK4llvm5APIntlsERKS0_">&lt;&lt;</a> <a class="local col1 ref" href="#391CImm" title='CImm' data-ref="391CImm">CImm</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode13getAPIntValueEv" title='llvm::ConstantSDNode::getAPIntValue' data-ref="_ZNK4llvm14ConstantSDNode13getAPIntValueEv">getAPIntValue</a>();</td></tr>
<tr><th id="1527">1527</th><td></td></tr>
<tr><th id="1528">1528</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="393BitImmHiOp" title='BitImmHiOp' data-type='llvm::SDValue' data-ref="393BitImmHiOp">BitImmHiOp</dfn> = <a class="local col4 ref" href="#384DAG" title='DAG' data-ref="384DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col2 ref" href="#392BitImm" title='BitImm' data-ref="392BitImm">BitImm</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4lshrEj" title='llvm::APInt::lshr' data-ref="_ZNK4llvm5APInt4lshrEj">lshr</a>(<var>32</var>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt5truncEj" title='llvm::APInt::trunc' data-ref="_ZNK4llvm5APInt5truncEj">trunc</a>(<var>32</var>), <a class="local col0 ref" href="#390DL" title='DL' data-ref="390DL">DL</a>,</td></tr>
<tr><th id="1529">1529</th><td>                                           <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1530">1530</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="394BitImmLoOp" title='BitImmLoOp' data-type='llvm::SDValue' data-ref="394BitImmLoOp">BitImmLoOp</dfn> = <a class="local col4 ref" href="#384DAG" title='DAG' data-ref="384DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col2 ref" href="#392BitImm" title='BitImm' data-ref="392BitImm">BitImm</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt5truncEj" title='llvm::APInt::trunc' data-ref="_ZNK4llvm5APInt5truncEj">trunc</a>(<var>32</var>), <a class="local col0 ref" href="#390DL" title='DL' data-ref="390DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1531">1531</th><td></td></tr>
<tr><th id="1532">1532</th><td>      <b>if</b> (<a class="local col7 ref" href="#387BigEndian" title='BigEndian' data-ref="387BigEndian">BigEndian</a>)</td></tr>
<tr><th id="1533">1533</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col4 ref" href="#394BitImmLoOp" title='BitImmLoOp' data-ref="394BitImmLoOp">BitImmLoOp</a></span>, <span class='refarg'><a class="local col3 ref" href="#393BitImmHiOp" title='BitImmHiOp' data-ref="393BitImmHiOp">BitImmHiOp</a></span>);</td></tr>
<tr><th id="1534">1534</th><td></td></tr>
<tr><th id="1535">1535</th><td>      <a class="local col9 ref" href="#389Exp2Imm" title='Exp2Imm' data-ref="389Exp2Imm">Exp2Imm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col4 ref" href="#384DAG" title='DAG' data-ref="384DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(</td></tr>
<tr><th id="1536">1536</th><td>          <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col0 ref" href="#390DL" title='DL' data-ref="390DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a>,</td></tr>
<tr><th id="1537">1537</th><td>          <a class="local col4 ref" href="#384DAG" title='DAG' data-ref="384DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getBuildVector' data-ref="_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE">getBuildVector</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>, <a class="local col0 ref" href="#390DL" title='DL' data-ref="390DL">DL</a>,</td></tr>
<tr><th id="1538">1538</th><td>                             <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#394BitImmLoOp" title='BitImmLoOp' data-ref="394BitImmLoOp">BitImmLoOp</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#393BitImmHiOp" title='BitImmHiOp' data-ref="393BitImmHiOp">BitImmHiOp</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#394BitImmLoOp" title='BitImmLoOp' data-ref="394BitImmLoOp">BitImmLoOp</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#393BitImmHiOp" title='BitImmHiOp' data-ref="393BitImmHiOp">BitImmHiOp</a>}));</td></tr>
<tr><th id="1539">1539</th><td>    }</td></tr>
<tr><th id="1540">1540</th><td>  }</td></tr>
<tr><th id="1541">1541</th><td></td></tr>
<tr><th id="1542">1542</th><td>  <b>if</b> (!<a class="local col9 ref" href="#389Exp2Imm" title='Exp2Imm' data-ref="389Exp2Imm">Exp2Imm</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()) {</td></tr>
<tr><th id="1543">1543</th><td>    <i>// We couldnt constant fold, do a vector shift instead</i></td></tr>
<tr><th id="1544">1544</th><td><i></i></td></tr>
<tr><th id="1545">1545</th><td><i>    // Extend i32 to i64 if necessary. Sign or zero extend doesn't matter since</i></td></tr>
<tr><th id="1546">1546</th><td><i>    // only values 0-63 are valid.</i></td></tr>
<tr><th id="1547">1547</th><td>    <b>if</b> (<a class="local col8 ref" href="#388VecTy" title='VecTy' data-ref="388VecTy">VecTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a>)</td></tr>
<tr><th id="1548">1548</th><td>      <a class="local col6 ref" href="#386Imm" title='Imm' data-ref="386Imm">Imm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col4 ref" href="#384DAG" title='DAG' data-ref="384DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a>, <a class="local col0 ref" href="#390DL" title='DL' data-ref="390DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#386Imm" title='Imm' data-ref="386Imm">Imm</a>);</td></tr>
<tr><th id="1549">1549</th><td></td></tr>
<tr><th id="1550">1550</th><td>    <a class="local col9 ref" href="#389Exp2Imm" title='Exp2Imm' data-ref="389Exp2Imm">Exp2Imm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL19getBuildVectorSplatN4llvm3EVTENS_7SDValueEbRNS_12SelectionDAGE" title='getBuildVectorSplat' data-use='c' data-ref="_ZL19getBuildVectorSplatN4llvm3EVTENS_7SDValueEbRNS_12SelectionDAGE">getBuildVectorSplat</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#388VecTy" title='VecTy' data-ref="388VecTy">VecTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#386Imm" title='Imm' data-ref="386Imm">Imm</a>, <a class="local col7 ref" href="#387BigEndian" title='BigEndian' data-ref="387BigEndian">BigEndian</a>, <span class='refarg'><a class="local col4 ref" href="#384DAG" title='DAG' data-ref="384DAG">DAG</a></span>);</td></tr>
<tr><th id="1551">1551</th><td></td></tr>
<tr><th id="1552">1552</th><td>    <a class="local col9 ref" href="#389Exp2Imm" title='Exp2Imm' data-ref="389Exp2Imm">Exp2Imm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col4 ref" href="#384DAG" title='DAG' data-ref="384DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>, <a class="local col0 ref" href="#390DL" title='DL' data-ref="390DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#388VecTy" title='VecTy' data-ref="388VecTy">VecTy</a>, <a class="local col4 ref" href="#384DAG" title='DAG' data-ref="384DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>1</var>, <a class="local col0 ref" href="#390DL" title='DL' data-ref="390DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#388VecTy" title='VecTy' data-ref="388VecTy">VecTy</a>),</td></tr>
<tr><th id="1553">1553</th><td>                          <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#389Exp2Imm" title='Exp2Imm' data-ref="389Exp2Imm">Exp2Imm</a>);</td></tr>
<tr><th id="1554">1554</th><td>  }</td></tr>
<tr><th id="1555">1555</th><td></td></tr>
<tr><th id="1556">1556</th><td>  <b>return</b> <a class="local col4 ref" href="#384DAG" title='DAG' data-ref="384DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<a class="local col5 ref" href="#385Opc" title='Opc' data-ref="385Opc">Opc</a>, <a class="local col0 ref" href="#390DL" title='DL' data-ref="390DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#388VecTy" title='VecTy' data-ref="388VecTy">VecTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#383Op" title='Op' data-ref="383Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#389Exp2Imm" title='Exp2Imm' data-ref="389Exp2Imm">Exp2Imm</a>);</td></tr>
<tr><th id="1557">1557</th><td>}</td></tr>
<tr><th id="1558">1558</th><td></td></tr>
<tr><th id="1559">1559</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL15truncateVecEltsN4llvm7SDValueERNS_12SelectionDAGE" title='truncateVecElts' data-type='llvm::SDValue truncateVecElts(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL15truncateVecEltsN4llvm7SDValueERNS_12SelectionDAGE">truncateVecElts</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="395Op" title='Op' data-type='llvm::SDValue' data-ref="395Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="396DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="396DAG">DAG</dfn>) {</td></tr>
<tr><th id="1560">1560</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col7 decl" id="397DL" title='DL' data-type='llvm::SDLoc' data-ref="397DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#395Op" title='Op' data-ref="395Op">Op</a>);</td></tr>
<tr><th id="1561">1561</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="398ResTy" title='ResTy' data-type='llvm::EVT' data-ref="398ResTy">ResTy</dfn> = <a class="local col5 ref" href="#395Op" title='Op' data-ref="395Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1562">1562</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="399Vec" title='Vec' data-type='llvm::SDValue' data-ref="399Vec">Vec</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#395Op" title='Op' data-ref="395Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="1563">1563</th><td>  <em>bool</em> <dfn class="local col0 decl" id="400BigEndian" title='BigEndian' data-type='bool' data-ref="400BigEndian">BigEndian</dfn> = !<a class="local col6 ref" href="#396DAG" title='DAG' data-ref="396DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getSubtargetEv" title='llvm::SelectionDAG::getSubtarget' data-ref="_ZNK4llvm12SelectionDAG12getSubtargetEv">getSubtarget</a>().<a class="ref" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv" title='llvm::MCSubtargetInfo::getTargetTriple' data-ref="_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv">getTargetTriple</a>().<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14isLittleEndianEv" title='llvm::Triple::isLittleEndian' data-ref="_ZNK4llvm6Triple14isLittleEndianEv">isLittleEndian</a>();</td></tr>
<tr><th id="1564">1564</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="401ResEltTy" title='ResEltTy' data-type='llvm::MVT' data-ref="401ResEltTy">ResEltTy</dfn> = <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col8 ref" href="#398ResTy" title='ResTy' data-ref="398ResTy">ResTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> ? <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a> : <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>;</td></tr>
<tr><th id="1565">1565</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="402ConstValue" title='ConstValue' data-type='llvm::SDValue' data-ref="402ConstValue">ConstValue</dfn> = <a class="local col6 ref" href="#396DAG" title='DAG' data-ref="396DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col9 ref" href="#399Vec" title='Vec' data-ref="399Vec">Vec</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue24getScalarValueSizeInBitsEv" title='llvm::SDValue::getScalarValueSizeInBits' data-ref="_ZNK4llvm7SDValue24getScalarValueSizeInBitsEv">getScalarValueSizeInBits</a>() - <var>1</var>,</td></tr>
<tr><th id="1566">1566</th><td>                                       <a class="local col7 ref" href="#397DL" title='DL' data-ref="397DL">DL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col1 ref" href="#401ResEltTy" title='ResEltTy' data-ref="401ResEltTy">ResEltTy</a>);</td></tr>
<tr><th id="1567">1567</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="403SplatVec" title='SplatVec' data-type='llvm::SDValue' data-ref="403SplatVec">SplatVec</dfn> = <a class="tu ref" href="#_ZL19getBuildVectorSplatN4llvm3EVTENS_7SDValueEbRNS_12SelectionDAGE" title='getBuildVectorSplat' data-use='c' data-ref="_ZL19getBuildVectorSplatN4llvm3EVTENS_7SDValueEbRNS_12SelectionDAGE">getBuildVectorSplat</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#398ResTy" title='ResTy' data-ref="398ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#402ConstValue" title='ConstValue' data-ref="402ConstValue">ConstValue</a>, <a class="local col0 ref" href="#400BigEndian" title='BigEndian' data-ref="400BigEndian">BigEndian</a>, <span class='refarg'><a class="local col6 ref" href="#396DAG" title='DAG' data-ref="396DAG">DAG</a></span>);</td></tr>
<tr><th id="1568">1568</th><td></td></tr>
<tr><th id="1569">1569</th><td>  <b>return</b> <a class="local col6 ref" href="#396DAG" title='DAG' data-ref="396DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <a class="local col7 ref" href="#397DL" title='DL' data-ref="397DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#398ResTy" title='ResTy' data-ref="398ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#399Vec" title='Vec' data-ref="399Vec">Vec</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#403SplatVec" title='SplatVec' data-ref="403SplatVec">SplatVec</a>);</td></tr>
<tr><th id="1570">1570</th><td>}</td></tr>
<tr><th id="1571">1571</th><td></td></tr>
<tr><th id="1572">1572</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL16lowerMSABitClearN4llvm7SDValueERNS_12SelectionDAGE" title='lowerMSABitClear' data-type='llvm::SDValue lowerMSABitClear(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL16lowerMSABitClearN4llvm7SDValueERNS_12SelectionDAGE">lowerMSABitClear</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="404Op" title='Op' data-type='llvm::SDValue' data-ref="404Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="405DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="405DAG">DAG</dfn>) {</td></tr>
<tr><th id="1573">1573</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="406ResTy" title='ResTy' data-type='llvm::EVT' data-ref="406ResTy">ResTy</dfn> = <a class="local col4 ref" href="#404Op" title='Op' data-ref="404Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1574">1574</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col7 decl" id="407DL" title='DL' data-type='llvm::SDLoc' data-ref="407DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#404Op" title='Op' data-ref="404Op">Op</a>);</td></tr>
<tr><th id="1575">1575</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="408One" title='One' data-type='llvm::SDValue' data-ref="408One">One</dfn> = <a class="local col5 ref" href="#405DAG" title='DAG' data-ref="405DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>1</var>, <a class="local col7 ref" href="#407DL" title='DL' data-ref="407DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#406ResTy" title='ResTy' data-ref="406ResTy">ResTy</a>);</td></tr>
<tr><th id="1576">1576</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="409Bit" title='Bit' data-type='llvm::SDValue' data-ref="409Bit">Bit</dfn> = <a class="local col5 ref" href="#405DAG" title='DAG' data-ref="405DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>, <a class="local col7 ref" href="#407DL" title='DL' data-ref="407DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#406ResTy" title='ResTy' data-ref="406ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#408One" title='One' data-ref="408One">One</a>, <a class="tu ref" href="#_ZL15truncateVecEltsN4llvm7SDValueERNS_12SelectionDAGE" title='truncateVecElts' data-use='c' data-ref="_ZL15truncateVecEltsN4llvm7SDValueERNS_12SelectionDAGE">truncateVecElts</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#404Op" title='Op' data-ref="404Op">Op</a>, <span class='refarg'><a class="local col5 ref" href="#405DAG" title='DAG' data-ref="405DAG">DAG</a></span>));</td></tr>
<tr><th id="1577">1577</th><td></td></tr>
<tr><th id="1578">1578</th><td>  <b>return</b> <a class="local col5 ref" href="#405DAG" title='DAG' data-ref="405DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <a class="local col7 ref" href="#407DL" title='DL' data-ref="407DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#406ResTy" title='ResTy' data-ref="406ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#404Op" title='Op' data-ref="404Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>),</td></tr>
<tr><th id="1579">1579</th><td>                     <a class="local col5 ref" href="#405DAG" title='DAG' data-ref="405DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG6getNOTERKNS_5SDLocENS_7SDValueENS_3EVTE" title='llvm::SelectionDAG::getNOT' data-ref="_ZN4llvm12SelectionDAG6getNOTERKNS_5SDLocENS_7SDValueENS_3EVTE">getNOT</a>(<a class="local col7 ref" href="#407DL" title='DL' data-ref="407DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#409Bit" title='Bit' data-ref="409Bit">Bit</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#406ResTy" title='ResTy' data-ref="406ResTy">ResTy</a>));</td></tr>
<tr><th id="1580">1580</th><td>}</td></tr>
<tr><th id="1581">1581</th><td></td></tr>
<tr><th id="1582">1582</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL19lowerMSABitClearImmN4llvm7SDValueERNS_12SelectionDAGE" title='lowerMSABitClearImm' data-type='llvm::SDValue lowerMSABitClearImm(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL19lowerMSABitClearImmN4llvm7SDValueERNS_12SelectionDAGE">lowerMSABitClearImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="410Op" title='Op' data-type='llvm::SDValue' data-ref="410Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="411DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="411DAG">DAG</dfn>) {</td></tr>
<tr><th id="1583">1583</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col2 decl" id="412DL" title='DL' data-type='llvm::SDLoc' data-ref="412DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#410Op" title='Op' data-ref="410Op">Op</a>);</td></tr>
<tr><th id="1584">1584</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="413ResTy" title='ResTy' data-type='llvm::EVT' data-ref="413ResTy">ResTy</dfn> = <a class="local col0 ref" href="#410Op" title='Op' data-ref="410Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1585">1585</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col4 decl" id="414BitImm" title='BitImm' data-type='llvm::APInt' data-ref="414BitImm">BitImm</dfn> = <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col3 ref" href="#413ResTy" title='ResTy' data-ref="413ResTy">ResTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT19getScalarSizeInBitsEv" title='llvm::EVT::getScalarSizeInBits' data-ref="_ZNK4llvm3EVT19getScalarSizeInBitsEv">getScalarSizeInBits</a>(), <var>1</var>)</td></tr>
<tr><th id="1586">1586</th><td>                 <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APIntlsERKS0_" title='llvm::APInt::operator&lt;&lt;' data-ref="_ZNK4llvm5APIntlsERKS0_">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col0 ref" href="#410Op" title='Op' data-ref="410Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode13getAPIntValueEv" title='llvm::ConstantSDNode::getAPIntValue' data-ref="_ZNK4llvm14ConstantSDNode13getAPIntValueEv">getAPIntValue</a>();</td></tr>
<tr><th id="1587">1587</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="415BitMask" title='BitMask' data-type='llvm::SDValue' data-ref="415BitMask">BitMask</dfn> = <a class="local col1 ref" href="#411DAG" title='DAG' data-ref="411DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmcoENS_5APIntE" title='llvm::operator~' data-ref="_ZN4llvmcoENS_5APIntE">~</a><a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col4 ref" href="#414BitImm" title='BitImm' data-ref="414BitImm">BitImm</a>, <a class="local col2 ref" href="#412DL" title='DL' data-ref="412DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#413ResTy" title='ResTy' data-ref="413ResTy">ResTy</a>);</td></tr>
<tr><th id="1588">1588</th><td></td></tr>
<tr><th id="1589">1589</th><td>  <b>return</b> <a class="local col1 ref" href="#411DAG" title='DAG' data-ref="411DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <a class="local col2 ref" href="#412DL" title='DL' data-ref="412DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#413ResTy" title='ResTy' data-ref="413ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#410Op" title='Op' data-ref="410Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#415BitMask" title='BitMask' data-ref="415BitMask">BitMask</a>);</td></tr>
<tr><th id="1590">1590</th><td>}</td></tr>
<tr><th id="1591">1591</th><td></td></tr>
<tr><th id="1592">1592</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering23lowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerINTRINSIC_WO_CHAIN' data-ref="_ZNK4llvm20MipsSETargetLowering23lowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE">lowerINTRINSIC_WO_CHAIN</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="416Op" title='Op' data-type='llvm::SDValue' data-ref="416Op">Op</dfn>,</td></tr>
<tr><th id="1593">1593</th><td>                                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="417DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="417DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="1594">1594</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="418DL" title='DL' data-type='llvm::SDLoc' data-ref="418DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#416Op" title='Op' data-ref="416Op">Op</a>);</td></tr>
<tr><th id="1595">1595</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="419Intrinsic" title='Intrinsic' data-type='unsigned int' data-ref="419Intrinsic">Intrinsic</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col6 ref" href="#416Op" title='Op' data-ref="416Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1596">1596</th><td>  <b>switch</b> (<a class="local col9 ref" href="#419Intrinsic" title='Intrinsic' data-ref="419Intrinsic">Intrinsic</a>) {</td></tr>
<tr><th id="1597">1597</th><td>  <b>default</b>:</td></tr>
<tr><th id="1598">1598</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="1599">1599</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_captable_get&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_captable_get</span>:</td></tr>
<tr><th id="1600">1600</th><td>    <b>if</b> (ABI.UsesCapabilityTable())</td></tr>
<tr><th id="1601">1601</th><td>      <b>return</b> getCapGlobalReg(DAG, CapType);</td></tr>
<tr><th id="1602">1602</th><td>    <a class="local col7 ref" href="#417DAG" title='DAG' data-ref="417DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" title='llvm::LLVMContext::diagnose' data-ref="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE">diagnose</a>(<a class="type" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DiagnosticInfoUnsupported" title='llvm::DiagnosticInfoUnsupported' data-ref="llvm::DiagnosticInfoUnsupported">DiagnosticInfoUnsupported</a><a class="ref" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" title='llvm::DiagnosticInfoUnsupported::DiagnosticInfoUnsupported' data-ref="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE">(</a></td></tr>
<tr><th id="1603">1603</th><td>        <a class="local col7 ref" href="#417DAG" title='DAG' data-ref="417DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>(),</td></tr>
<tr><th id="1604">1604</th><td>        <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"the current ABI does not use a captable"</q>, <a class="ref fake" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" title='llvm::DiagnosticLocation::DiagnosticLocation' data-ref="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE"></a><a class="local col8 ref" href="#418DL" title='DL' data-ref="418DL">DL</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm5SDLoc11getDebugLocEv" title='llvm::SDLoc::getDebugLoc' data-ref="_ZNK4llvm5SDLoc11getDebugLocEv">getDebugLoc</a>()));</td></tr>
<tr><th id="1605">1605</th><td>    <b>return</b> <a class="local col7 ref" href="#417DAG" title='DAG' data-ref="417DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getNullCapabilityERKNS_5SDLocENS_3EVTE" title='llvm::SelectionDAG::getNullCapability' data-ref="_ZN4llvm12SelectionDAG17getNullCapabilityERKNS_5SDLocENS_3EVTE">getNullCapability</a>(<a class="local col8 ref" href="#418DL" title='DL' data-ref="418DL">DL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::CapType" title='llvm::TargetLoweringBase::CapType' data-ref="llvm::TargetLoweringBase::CapType">CapType</a>);</td></tr>
<tr><th id="1606">1606</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_shilo&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_shilo</span>:</td></tr>
<tr><th id="1607">1607</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::SHILO);</td></tr>
<tr><th id="1608">1608</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_dpau_h_qbl&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_dpau_h_qbl</span>:</td></tr>
<tr><th id="1609">1609</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::DPAU_H_QBL);</td></tr>
<tr><th id="1610">1610</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_dpau_h_qbr&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_dpau_h_qbr</span>:</td></tr>
<tr><th id="1611">1611</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::DPAU_H_QBR);</td></tr>
<tr><th id="1612">1612</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_dpsu_h_qbl&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_dpsu_h_qbl</span>:</td></tr>
<tr><th id="1613">1613</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::DPSU_H_QBL);</td></tr>
<tr><th id="1614">1614</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_dpsu_h_qbr&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_dpsu_h_qbr</span>:</td></tr>
<tr><th id="1615">1615</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::DPSU_H_QBR);</td></tr>
<tr><th id="1616">1616</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_dpa_w_ph&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_dpa_w_ph</span>:</td></tr>
<tr><th id="1617">1617</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::DPA_W_PH);</td></tr>
<tr><th id="1618">1618</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_dps_w_ph&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_dps_w_ph</span>:</td></tr>
<tr><th id="1619">1619</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::DPS_W_PH);</td></tr>
<tr><th id="1620">1620</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_dpax_w_ph&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_dpax_w_ph</span>:</td></tr>
<tr><th id="1621">1621</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::DPAX_W_PH);</td></tr>
<tr><th id="1622">1622</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_dpsx_w_ph&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_dpsx_w_ph</span>:</td></tr>
<tr><th id="1623">1623</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::DPSX_W_PH);</td></tr>
<tr><th id="1624">1624</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mulsa_w_ph&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mulsa_w_ph</span>:</td></tr>
<tr><th id="1625">1625</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::MULSA_W_PH);</td></tr>
<tr><th id="1626">1626</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mult&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mult</span>:</td></tr>
<tr><th id="1627">1627</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::Mult);</td></tr>
<tr><th id="1628">1628</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_multu&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_multu</span>:</td></tr>
<tr><th id="1629">1629</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::Multu);</td></tr>
<tr><th id="1630">1630</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_madd&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_madd</span>:</td></tr>
<tr><th id="1631">1631</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::MAdd);</td></tr>
<tr><th id="1632">1632</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_maddu&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_maddu</span>:</td></tr>
<tr><th id="1633">1633</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::MAddu);</td></tr>
<tr><th id="1634">1634</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_msub&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_msub</span>:</td></tr>
<tr><th id="1635">1635</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::MSub);</td></tr>
<tr><th id="1636">1636</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_msubu&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_msubu</span>:</td></tr>
<tr><th id="1637">1637</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::MSubu);</td></tr>
<tr><th id="1638">1638</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_addv_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_addv_b</span>:</td></tr>
<tr><th id="1639">1639</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_addv_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_addv_h</span>:</td></tr>
<tr><th id="1640">1640</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_addv_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_addv_w</span>:</td></tr>
<tr><th id="1641">1641</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_addv_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_addv_d</span>:</td></tr>
<tr><th id="1642">1642</th><td>    <b>return</b> DAG.getNode(ISD::ADD, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1643">1643</th><td>                       Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="1644">1644</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_addvi_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_addvi_b</span>:</td></tr>
<tr><th id="1645">1645</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_addvi_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_addvi_h</span>:</td></tr>
<tr><th id="1646">1646</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_addvi_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_addvi_w</span>:</td></tr>
<tr><th id="1647">1647</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_addvi_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_addvi_d</span>:</td></tr>
<tr><th id="1648">1648</th><td>    <b>return</b> DAG.getNode(ISD::ADD, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1649">1649</th><td>                       lowerMSASplatImm(Op, <var>2</var>, DAG));</td></tr>
<tr><th id="1650">1650</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_and_v&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_and_v</span>:</td></tr>
<tr><th id="1651">1651</th><td>    <b>return</b> DAG.getNode(ISD::AND, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1652">1652</th><td>                       Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="1653">1653</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_andi_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_andi_b</span>:</td></tr>
<tr><th id="1654">1654</th><td>    <b>return</b> DAG.getNode(ISD::AND, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1655">1655</th><td>                       lowerMSASplatImm(Op, <var>2</var>, DAG));</td></tr>
<tr><th id="1656">1656</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bclr_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bclr_b</span>:</td></tr>
<tr><th id="1657">1657</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bclr_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bclr_h</span>:</td></tr>
<tr><th id="1658">1658</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bclr_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bclr_w</span>:</td></tr>
<tr><th id="1659">1659</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bclr_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bclr_d</span>:</td></tr>
<tr><th id="1660">1660</th><td>    <b>return</b> lowerMSABitClear(Op, DAG);</td></tr>
<tr><th id="1661">1661</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bclri_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bclri_b</span>:</td></tr>
<tr><th id="1662">1662</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bclri_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bclri_h</span>:</td></tr>
<tr><th id="1663">1663</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bclri_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bclri_w</span>:</td></tr>
<tr><th id="1664">1664</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bclri_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bclri_d</span>:</td></tr>
<tr><th id="1665">1665</th><td>    <b>return</b> lowerMSABitClearImm(Op, DAG);</td></tr>
<tr><th id="1666">1666</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_binsli_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_binsli_b</span>:</td></tr>
<tr><th id="1667">1667</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_binsli_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_binsli_h</span>:</td></tr>
<tr><th id="1668">1668</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_binsli_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_binsli_w</span>:</td></tr>
<tr><th id="1669">1669</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_binsli_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_binsli_d</span>: {</td></tr>
<tr><th id="1670">1670</th><td>    <i>// binsli_x(IfClear, IfSet, nbits) -&gt; (vselect LBitsMask, IfSet, IfClear)</i></td></tr>
<tr><th id="1671">1671</th><td>    EVT VecTy = Op-&gt;getValueType(<var>0</var>);</td></tr>
<tr><th id="1672">1672</th><td>    EVT EltTy = VecTy.getVectorElementType();</td></tr>
<tr><th id="1673">1673</th><td>    <b>if</b> (Op-&gt;getConstantOperandVal(<var>3</var>) &gt;= EltTy.getSizeInBits())</td></tr>
<tr><th id="1674">1674</th><td>      report_fatal_error(<q>"Immediate out of range"</q>);</td></tr>
<tr><th id="1675">1675</th><td>    APInt Mask = APInt::getHighBitsSet(EltTy.getSizeInBits(),</td></tr>
<tr><th id="1676">1676</th><td>                                       Op-&gt;getConstantOperandVal(<var>3</var>) + <var>1</var>);</td></tr>
<tr><th id="1677">1677</th><td>    <b>return</b> DAG.getNode(ISD::VSELECT, DL, VecTy,</td></tr>
<tr><th id="1678">1678</th><td>                       DAG.getConstant(Mask, DL, VecTy, <b>true</b>),</td></tr>
<tr><th id="1679">1679</th><td>                       Op-&gt;getOperand(<var>2</var>), Op-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="1680">1680</th><td>  }</td></tr>
<tr><th id="1681">1681</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_binsri_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_binsri_b</span>:</td></tr>
<tr><th id="1682">1682</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_binsri_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_binsri_h</span>:</td></tr>
<tr><th id="1683">1683</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_binsri_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_binsri_w</span>:</td></tr>
<tr><th id="1684">1684</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_binsri_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_binsri_d</span>: {</td></tr>
<tr><th id="1685">1685</th><td>    <i>// binsri_x(IfClear, IfSet, nbits) -&gt; (vselect RBitsMask, IfSet, IfClear)</i></td></tr>
<tr><th id="1686">1686</th><td>    EVT VecTy = Op-&gt;getValueType(<var>0</var>);</td></tr>
<tr><th id="1687">1687</th><td>    EVT EltTy = VecTy.getVectorElementType();</td></tr>
<tr><th id="1688">1688</th><td>    <b>if</b> (Op-&gt;getConstantOperandVal(<var>3</var>) &gt;= EltTy.getSizeInBits())</td></tr>
<tr><th id="1689">1689</th><td>      report_fatal_error(<q>"Immediate out of range"</q>);</td></tr>
<tr><th id="1690">1690</th><td>    APInt Mask = APInt::getLowBitsSet(EltTy.getSizeInBits(),</td></tr>
<tr><th id="1691">1691</th><td>                                      Op-&gt;getConstantOperandVal(<var>3</var>) + <var>1</var>);</td></tr>
<tr><th id="1692">1692</th><td>    <b>return</b> DAG.getNode(ISD::VSELECT, DL, VecTy,</td></tr>
<tr><th id="1693">1693</th><td>                       DAG.getConstant(Mask, DL, VecTy, <b>true</b>),</td></tr>
<tr><th id="1694">1694</th><td>                       Op-&gt;getOperand(<var>2</var>), Op-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="1695">1695</th><td>  }</td></tr>
<tr><th id="1696">1696</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bmnz_v&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bmnz_v</span>:</td></tr>
<tr><th id="1697">1697</th><td>    <b>return</b> DAG.getNode(ISD::VSELECT, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>3</var>),</td></tr>
<tr><th id="1698">1698</th><td>                       Op-&gt;getOperand(<var>2</var>), Op-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="1699">1699</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bmnzi_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bmnzi_b</span>:</td></tr>
<tr><th id="1700">1700</th><td>    <b>return</b> DAG.getNode(ISD::VSELECT, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="1701">1701</th><td>                       lowerMSASplatImm(Op, <var>3</var>, DAG), Op-&gt;getOperand(<var>2</var>),</td></tr>
<tr><th id="1702">1702</th><td>                       Op-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="1703">1703</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bmz_v&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bmz_v</span>:</td></tr>
<tr><th id="1704">1704</th><td>    <b>return</b> DAG.getNode(ISD::VSELECT, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>3</var>),</td></tr>
<tr><th id="1705">1705</th><td>                       Op-&gt;getOperand(<var>1</var>), Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="1706">1706</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bmzi_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bmzi_b</span>:</td></tr>
<tr><th id="1707">1707</th><td>    <b>return</b> DAG.getNode(ISD::VSELECT, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="1708">1708</th><td>                       lowerMSASplatImm(Op, <var>3</var>, DAG), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1709">1709</th><td>                       Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="1710">1710</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bneg_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bneg_b</span>:</td></tr>
<tr><th id="1711">1711</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bneg_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bneg_h</span>:</td></tr>
<tr><th id="1712">1712</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bneg_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bneg_w</span>:</td></tr>
<tr><th id="1713">1713</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bneg_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bneg_d</span>: {</td></tr>
<tr><th id="1714">1714</th><td>    EVT VecTy = Op-&gt;getValueType(<var>0</var>);</td></tr>
<tr><th id="1715">1715</th><td>    SDValue One = DAG.getConstant(<var>1</var>, DL, VecTy);</td></tr>
<tr><th id="1716">1716</th><td></td></tr>
<tr><th id="1717">1717</th><td>    <b>return</b> DAG.getNode(ISD::XOR, DL, VecTy, Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1718">1718</th><td>                       DAG.getNode(ISD::SHL, DL, VecTy, One,</td></tr>
<tr><th id="1719">1719</th><td>                                   truncateVecElts(Op, DAG)));</td></tr>
<tr><th id="1720">1720</th><td>  }</td></tr>
<tr><th id="1721">1721</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bnegi_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bnegi_b</span>:</td></tr>
<tr><th id="1722">1722</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bnegi_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bnegi_h</span>:</td></tr>
<tr><th id="1723">1723</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bnegi_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bnegi_w</span>:</td></tr>
<tr><th id="1724">1724</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bnegi_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bnegi_d</span>:</td></tr>
<tr><th id="1725">1725</th><td>    <b>return</b> lowerMSABinaryBitImmIntr(Op, DAG, ISD::XOR, Op-&gt;getOperand(<var>2</var>),</td></tr>
<tr><th id="1726">1726</th><td>                                    !Subtarget.isLittle());</td></tr>
<tr><th id="1727">1727</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bnz_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bnz_b</span>:</td></tr>
<tr><th id="1728">1728</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bnz_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bnz_h</span>:</td></tr>
<tr><th id="1729">1729</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bnz_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bnz_w</span>:</td></tr>
<tr><th id="1730">1730</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bnz_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bnz_d</span>:</td></tr>
<tr><th id="1731">1731</th><td>    <b>return</b> DAG.getNode(MipsISD::VALL_NONZERO, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="1732">1732</th><td>                       Op-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="1733">1733</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bnz_v&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bnz_v</span>:</td></tr>
<tr><th id="1734">1734</th><td>    <b>return</b> DAG.getNode(MipsISD::VANY_NONZERO, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="1735">1735</th><td>                       Op-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="1736">1736</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bsel_v&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bsel_v</span>:</td></tr>
<tr><th id="1737">1737</th><td>    <i>// bsel_v(Mask, IfClear, IfSet) -&gt; (vselect Mask, IfSet, IfClear)</i></td></tr>
<tr><th id="1738">1738</th><td>    <b>return</b> DAG.getNode(ISD::VSELECT, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="1739">1739</th><td>                       Op-&gt;getOperand(<var>1</var>), Op-&gt;getOperand(<var>3</var>),</td></tr>
<tr><th id="1740">1740</th><td>                       Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="1741">1741</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bseli_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bseli_b</span>:</td></tr>
<tr><th id="1742">1742</th><td>    <i>// bseli_v(Mask, IfClear, IfSet) -&gt; (vselect Mask, IfSet, IfClear)</i></td></tr>
<tr><th id="1743">1743</th><td>    <b>return</b> DAG.getNode(ISD::VSELECT, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="1744">1744</th><td>                       Op-&gt;getOperand(<var>1</var>), lowerMSASplatImm(Op, <var>3</var>, DAG),</td></tr>
<tr><th id="1745">1745</th><td>                       Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="1746">1746</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bset_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bset_b</span>:</td></tr>
<tr><th id="1747">1747</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bset_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bset_h</span>:</td></tr>
<tr><th id="1748">1748</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bset_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bset_w</span>:</td></tr>
<tr><th id="1749">1749</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bset_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bset_d</span>: {</td></tr>
<tr><th id="1750">1750</th><td>    EVT VecTy = Op-&gt;getValueType(<var>0</var>);</td></tr>
<tr><th id="1751">1751</th><td>    SDValue One = DAG.getConstant(<var>1</var>, DL, VecTy);</td></tr>
<tr><th id="1752">1752</th><td></td></tr>
<tr><th id="1753">1753</th><td>    <b>return</b> DAG.getNode(ISD::OR, DL, VecTy, Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1754">1754</th><td>                       DAG.getNode(ISD::SHL, DL, VecTy, One,</td></tr>
<tr><th id="1755">1755</th><td>                                   truncateVecElts(Op, DAG)));</td></tr>
<tr><th id="1756">1756</th><td>  }</td></tr>
<tr><th id="1757">1757</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bseti_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bseti_b</span>:</td></tr>
<tr><th id="1758">1758</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bseti_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bseti_h</span>:</td></tr>
<tr><th id="1759">1759</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bseti_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bseti_w</span>:</td></tr>
<tr><th id="1760">1760</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bseti_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bseti_d</span>:</td></tr>
<tr><th id="1761">1761</th><td>    <b>return</b> lowerMSABinaryBitImmIntr(Op, DAG, ISD::OR, Op-&gt;getOperand(<var>2</var>),</td></tr>
<tr><th id="1762">1762</th><td>                                    !Subtarget.isLittle());</td></tr>
<tr><th id="1763">1763</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bz_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bz_b</span>:</td></tr>
<tr><th id="1764">1764</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bz_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bz_h</span>:</td></tr>
<tr><th id="1765">1765</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bz_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bz_w</span>:</td></tr>
<tr><th id="1766">1766</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bz_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bz_d</span>:</td></tr>
<tr><th id="1767">1767</th><td>    <b>return</b> DAG.getNode(MipsISD::VALL_ZERO, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="1768">1768</th><td>                       Op-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="1769">1769</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_bz_v&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_bz_v</span>:</td></tr>
<tr><th id="1770">1770</th><td>    <b>return</b> DAG.getNode(MipsISD::VANY_ZERO, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="1771">1771</th><td>                       Op-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="1772">1772</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ceq_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ceq_b</span>:</td></tr>
<tr><th id="1773">1773</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ceq_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ceq_h</span>:</td></tr>
<tr><th id="1774">1774</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ceq_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ceq_w</span>:</td></tr>
<tr><th id="1775">1775</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ceq_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ceq_d</span>:</td></tr>
<tr><th id="1776">1776</th><td>    <b>return</b> DAG.getSetCC(DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1777">1777</th><td>                        Op-&gt;getOperand(<var>2</var>), ISD::SETEQ);</td></tr>
<tr><th id="1778">1778</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ceqi_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ceqi_b</span>:</td></tr>
<tr><th id="1779">1779</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ceqi_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ceqi_h</span>:</td></tr>
<tr><th id="1780">1780</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ceqi_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ceqi_w</span>:</td></tr>
<tr><th id="1781">1781</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ceqi_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ceqi_d</span>:</td></tr>
<tr><th id="1782">1782</th><td>    <b>return</b> DAG.getSetCC(DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1783">1783</th><td>                        lowerMSASplatImm(Op, <var>2</var>, DAG, <b>true</b>), ISD::SETEQ);</td></tr>
<tr><th id="1784">1784</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_cle_s_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_cle_s_b</span>:</td></tr>
<tr><th id="1785">1785</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_cle_s_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_cle_s_h</span>:</td></tr>
<tr><th id="1786">1786</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_cle_s_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_cle_s_w</span>:</td></tr>
<tr><th id="1787">1787</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_cle_s_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_cle_s_d</span>:</td></tr>
<tr><th id="1788">1788</th><td>    <b>return</b> DAG.getSetCC(DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1789">1789</th><td>                        Op-&gt;getOperand(<var>2</var>), ISD::SETLE);</td></tr>
<tr><th id="1790">1790</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clei_s_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clei_s_b</span>:</td></tr>
<tr><th id="1791">1791</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clei_s_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clei_s_h</span>:</td></tr>
<tr><th id="1792">1792</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clei_s_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clei_s_w</span>:</td></tr>
<tr><th id="1793">1793</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clei_s_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clei_s_d</span>:</td></tr>
<tr><th id="1794">1794</th><td>    <b>return</b> DAG.getSetCC(DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1795">1795</th><td>                        lowerMSASplatImm(Op, <var>2</var>, DAG, <b>true</b>), ISD::SETLE);</td></tr>
<tr><th id="1796">1796</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_cle_u_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_cle_u_b</span>:</td></tr>
<tr><th id="1797">1797</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_cle_u_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_cle_u_h</span>:</td></tr>
<tr><th id="1798">1798</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_cle_u_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_cle_u_w</span>:</td></tr>
<tr><th id="1799">1799</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_cle_u_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_cle_u_d</span>:</td></tr>
<tr><th id="1800">1800</th><td>    <b>return</b> DAG.getSetCC(DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1801">1801</th><td>                        Op-&gt;getOperand(<var>2</var>), ISD::SETULE);</td></tr>
<tr><th id="1802">1802</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clei_u_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clei_u_b</span>:</td></tr>
<tr><th id="1803">1803</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clei_u_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clei_u_h</span>:</td></tr>
<tr><th id="1804">1804</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clei_u_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clei_u_w</span>:</td></tr>
<tr><th id="1805">1805</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clei_u_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clei_u_d</span>:</td></tr>
<tr><th id="1806">1806</th><td>    <b>return</b> DAG.getSetCC(DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1807">1807</th><td>                        lowerMSASplatImm(Op, <var>2</var>, DAG), ISD::SETULE);</td></tr>
<tr><th id="1808">1808</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clt_s_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clt_s_b</span>:</td></tr>
<tr><th id="1809">1809</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clt_s_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clt_s_h</span>:</td></tr>
<tr><th id="1810">1810</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clt_s_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clt_s_w</span>:</td></tr>
<tr><th id="1811">1811</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clt_s_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clt_s_d</span>:</td></tr>
<tr><th id="1812">1812</th><td>    <b>return</b> DAG.getSetCC(DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1813">1813</th><td>                        Op-&gt;getOperand(<var>2</var>), ISD::SETLT);</td></tr>
<tr><th id="1814">1814</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clti_s_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clti_s_b</span>:</td></tr>
<tr><th id="1815">1815</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clti_s_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clti_s_h</span>:</td></tr>
<tr><th id="1816">1816</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clti_s_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clti_s_w</span>:</td></tr>
<tr><th id="1817">1817</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clti_s_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clti_s_d</span>:</td></tr>
<tr><th id="1818">1818</th><td>    <b>return</b> DAG.getSetCC(DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1819">1819</th><td>                        lowerMSASplatImm(Op, <var>2</var>, DAG, <b>true</b>), ISD::SETLT);</td></tr>
<tr><th id="1820">1820</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clt_u_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clt_u_b</span>:</td></tr>
<tr><th id="1821">1821</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clt_u_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clt_u_h</span>:</td></tr>
<tr><th id="1822">1822</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clt_u_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clt_u_w</span>:</td></tr>
<tr><th id="1823">1823</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clt_u_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clt_u_d</span>:</td></tr>
<tr><th id="1824">1824</th><td>    <b>return</b> DAG.getSetCC(DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1825">1825</th><td>                        Op-&gt;getOperand(<var>2</var>), ISD::SETULT);</td></tr>
<tr><th id="1826">1826</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clti_u_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clti_u_b</span>:</td></tr>
<tr><th id="1827">1827</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clti_u_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clti_u_h</span>:</td></tr>
<tr><th id="1828">1828</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clti_u_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clti_u_w</span>:</td></tr>
<tr><th id="1829">1829</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_clti_u_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_clti_u_d</span>:</td></tr>
<tr><th id="1830">1830</th><td>    <b>return</b> DAG.getSetCC(DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1831">1831</th><td>                        lowerMSASplatImm(Op, <var>2</var>, DAG), ISD::SETULT);</td></tr>
<tr><th id="1832">1832</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_copy_s_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_copy_s_b</span>:</td></tr>
<tr><th id="1833">1833</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_copy_s_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_copy_s_h</span>:</td></tr>
<tr><th id="1834">1834</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_copy_s_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_copy_s_w</span>:</td></tr>
<tr><th id="1835">1835</th><td>    <b>return</b> lowerMSACopyIntr(Op, DAG, MipsISD::VEXTRACT_SEXT_ELT);</td></tr>
<tr><th id="1836">1836</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_copy_s_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_copy_s_d</span>:</td></tr>
<tr><th id="1837">1837</th><td>    <b>if</b> (Subtarget.hasMips64())</td></tr>
<tr><th id="1838">1838</th><td>      <i>// Lower directly into VEXTRACT_SEXT_ELT since i64 is legal on Mips64.</i></td></tr>
<tr><th id="1839">1839</th><td>      <b>return</b> lowerMSACopyIntr(Op, DAG, MipsISD::VEXTRACT_SEXT_ELT);</td></tr>
<tr><th id="1840">1840</th><td>    <b>else</b> {</td></tr>
<tr><th id="1841">1841</th><td>      <i>// Lower into the generic EXTRACT_VECTOR_ELT node and let the type</i></td></tr>
<tr><th id="1842">1842</th><td><i>      // legalizer and EXTRACT_VECTOR_ELT lowering sort it out.</i></td></tr>
<tr><th id="1843">1843</th><td>      <b>return</b> DAG.getNode(ISD::EXTRACT_VECTOR_ELT, SDLoc(Op),</td></tr>
<tr><th id="1844">1844</th><td>                         Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1845">1845</th><td>                         Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="1846">1846</th><td>    }</td></tr>
<tr><th id="1847">1847</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_copy_u_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_copy_u_b</span>:</td></tr>
<tr><th id="1848">1848</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_copy_u_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_copy_u_h</span>:</td></tr>
<tr><th id="1849">1849</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_copy_u_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_copy_u_w</span>:</td></tr>
<tr><th id="1850">1850</th><td>    <b>return</b> lowerMSACopyIntr(Op, DAG, MipsISD::VEXTRACT_ZEXT_ELT);</td></tr>
<tr><th id="1851">1851</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_copy_u_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_copy_u_d</span>:</td></tr>
<tr><th id="1852">1852</th><td>    <b>if</b> (Subtarget.hasMips64())</td></tr>
<tr><th id="1853">1853</th><td>      <i>// Lower directly into VEXTRACT_ZEXT_ELT since i64 is legal on Mips64.</i></td></tr>
<tr><th id="1854">1854</th><td>      <b>return</b> lowerMSACopyIntr(Op, DAG, MipsISD::VEXTRACT_ZEXT_ELT);</td></tr>
<tr><th id="1855">1855</th><td>    <b>else</b> {</td></tr>
<tr><th id="1856">1856</th><td>      <i>// Lower into the generic EXTRACT_VECTOR_ELT node and let the type</i></td></tr>
<tr><th id="1857">1857</th><td><i>      // legalizer and EXTRACT_VECTOR_ELT lowering sort it out.</i></td></tr>
<tr><th id="1858">1858</th><td><i>      // Note: When i64 is illegal, this results in copy_s.w instructions</i></td></tr>
<tr><th id="1859">1859</th><td><i>      // instead of copy_u.w instructions. This makes no difference to the</i></td></tr>
<tr><th id="1860">1860</th><td><i>      // behaviour since i64 is only illegal when the register file is 32-bit.</i></td></tr>
<tr><th id="1861">1861</th><td>      <b>return</b> DAG.getNode(ISD::EXTRACT_VECTOR_ELT, SDLoc(Op),</td></tr>
<tr><th id="1862">1862</th><td>                         Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1863">1863</th><td>                         Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="1864">1864</th><td>    }</td></tr>
<tr><th id="1865">1865</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_div_s_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_div_s_b</span>:</td></tr>
<tr><th id="1866">1866</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_div_s_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_div_s_h</span>:</td></tr>
<tr><th id="1867">1867</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_div_s_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_div_s_w</span>:</td></tr>
<tr><th id="1868">1868</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_div_s_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_div_s_d</span>:</td></tr>
<tr><th id="1869">1869</th><td>    <b>return</b> DAG.getNode(ISD::SDIV, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1870">1870</th><td>                       Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="1871">1871</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_div_u_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_div_u_b</span>:</td></tr>
<tr><th id="1872">1872</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_div_u_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_div_u_h</span>:</td></tr>
<tr><th id="1873">1873</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_div_u_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_div_u_w</span>:</td></tr>
<tr><th id="1874">1874</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_div_u_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_div_u_d</span>:</td></tr>
<tr><th id="1875">1875</th><td>    <b>return</b> DAG.getNode(ISD::UDIV, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1876">1876</th><td>                       Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="1877">1877</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fadd_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fadd_w</span>:</td></tr>
<tr><th id="1878">1878</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fadd_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fadd_d</span>:</td></tr>
<tr><th id="1879">1879</th><td>    <i>// TODO: If intrinsics have fast-math-flags, propagate them.</i></td></tr>
<tr><th id="1880">1880</th><td>    <b>return</b> DAG.getNode(ISD::FADD, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1881">1881</th><td>                       Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="1882">1882</th><td>  <i>// Don't lower mips_fcaf_[wd] since LLVM folds SETFALSE condcodes away</i></td></tr>
<tr><th id="1883">1883</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fceq_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fceq_w</span>:</td></tr>
<tr><th id="1884">1884</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fceq_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fceq_d</span>:</td></tr>
<tr><th id="1885">1885</th><td>    <b>return</b> DAG.getSetCC(DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1886">1886</th><td>                        Op-&gt;getOperand(<var>2</var>), ISD::SETOEQ);</td></tr>
<tr><th id="1887">1887</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fcle_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fcle_w</span>:</td></tr>
<tr><th id="1888">1888</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fcle_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fcle_d</span>:</td></tr>
<tr><th id="1889">1889</th><td>    <b>return</b> DAG.getSetCC(DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1890">1890</th><td>                        Op-&gt;getOperand(<var>2</var>), ISD::SETOLE);</td></tr>
<tr><th id="1891">1891</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fclt_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fclt_w</span>:</td></tr>
<tr><th id="1892">1892</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fclt_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fclt_d</span>:</td></tr>
<tr><th id="1893">1893</th><td>    <b>return</b> DAG.getSetCC(DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1894">1894</th><td>                        Op-&gt;getOperand(<var>2</var>), ISD::SETOLT);</td></tr>
<tr><th id="1895">1895</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fcne_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fcne_w</span>:</td></tr>
<tr><th id="1896">1896</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fcne_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fcne_d</span>:</td></tr>
<tr><th id="1897">1897</th><td>    <b>return</b> DAG.getSetCC(DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1898">1898</th><td>                        Op-&gt;getOperand(<var>2</var>), ISD::SETONE);</td></tr>
<tr><th id="1899">1899</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fcor_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fcor_w</span>:</td></tr>
<tr><th id="1900">1900</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fcor_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fcor_d</span>:</td></tr>
<tr><th id="1901">1901</th><td>    <b>return</b> DAG.getSetCC(DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1902">1902</th><td>                        Op-&gt;getOperand(<var>2</var>), ISD::SETO);</td></tr>
<tr><th id="1903">1903</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fcueq_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fcueq_w</span>:</td></tr>
<tr><th id="1904">1904</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fcueq_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fcueq_d</span>:</td></tr>
<tr><th id="1905">1905</th><td>    <b>return</b> DAG.getSetCC(DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1906">1906</th><td>                        Op-&gt;getOperand(<var>2</var>), ISD::SETUEQ);</td></tr>
<tr><th id="1907">1907</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fcule_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fcule_w</span>:</td></tr>
<tr><th id="1908">1908</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fcule_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fcule_d</span>:</td></tr>
<tr><th id="1909">1909</th><td>    <b>return</b> DAG.getSetCC(DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1910">1910</th><td>                        Op-&gt;getOperand(<var>2</var>), ISD::SETULE);</td></tr>
<tr><th id="1911">1911</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fcult_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fcult_w</span>:</td></tr>
<tr><th id="1912">1912</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fcult_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fcult_d</span>:</td></tr>
<tr><th id="1913">1913</th><td>    <b>return</b> DAG.getSetCC(DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1914">1914</th><td>                        Op-&gt;getOperand(<var>2</var>), ISD::SETULT);</td></tr>
<tr><th id="1915">1915</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fcun_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fcun_w</span>:</td></tr>
<tr><th id="1916">1916</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fcun_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fcun_d</span>:</td></tr>
<tr><th id="1917">1917</th><td>    <b>return</b> DAG.getSetCC(DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1918">1918</th><td>                        Op-&gt;getOperand(<var>2</var>), ISD::SETUO);</td></tr>
<tr><th id="1919">1919</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fcune_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fcune_w</span>:</td></tr>
<tr><th id="1920">1920</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fcune_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fcune_d</span>:</td></tr>
<tr><th id="1921">1921</th><td>    <b>return</b> DAG.getSetCC(DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1922">1922</th><td>                        Op-&gt;getOperand(<var>2</var>), ISD::SETUNE);</td></tr>
<tr><th id="1923">1923</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fdiv_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fdiv_w</span>:</td></tr>
<tr><th id="1924">1924</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fdiv_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fdiv_d</span>:</td></tr>
<tr><th id="1925">1925</th><td>    <i>// TODO: If intrinsics have fast-math-flags, propagate them.</i></td></tr>
<tr><th id="1926">1926</th><td>    <b>return</b> DAG.getNode(ISD::FDIV, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1927">1927</th><td>                       Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="1928">1928</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ffint_u_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ffint_u_w</span>:</td></tr>
<tr><th id="1929">1929</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ffint_u_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ffint_u_d</span>:</td></tr>
<tr><th id="1930">1930</th><td>    <b>return</b> DAG.getNode(ISD::UINT_TO_FP, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="1931">1931</th><td>                       Op-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="1932">1932</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ffint_s_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ffint_s_w</span>:</td></tr>
<tr><th id="1933">1933</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ffint_s_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ffint_s_d</span>:</td></tr>
<tr><th id="1934">1934</th><td>    <b>return</b> DAG.getNode(ISD::SINT_TO_FP, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="1935">1935</th><td>                       Op-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="1936">1936</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fill_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fill_b</span>:</td></tr>
<tr><th id="1937">1937</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fill_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fill_h</span>:</td></tr>
<tr><th id="1938">1938</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fill_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fill_w</span>:</td></tr>
<tr><th id="1939">1939</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fill_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fill_d</span>: {</td></tr>
<tr><th id="1940">1940</th><td>    EVT ResTy = Op-&gt;getValueType(<var>0</var>);</td></tr>
<tr><th id="1941">1941</th><td>    SmallVector&lt;SDValue, <var>16</var>&gt; Ops(ResTy.getVectorNumElements(),</td></tr>
<tr><th id="1942">1942</th><td>                                 Op-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="1943">1943</th><td></td></tr>
<tr><th id="1944">1944</th><td>    <i>// If ResTy is v2i64 then the type legalizer will break this node down into</i></td></tr>
<tr><th id="1945">1945</th><td><i>    // an equivalent v4i32.</i></td></tr>
<tr><th id="1946">1946</th><td>    <b>return</b> DAG.getBuildVector(ResTy, DL, Ops);</td></tr>
<tr><th id="1947">1947</th><td>  }</td></tr>
<tr><th id="1948">1948</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fexp2_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fexp2_w</span>:</td></tr>
<tr><th id="1949">1949</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fexp2_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fexp2_d</span>: {</td></tr>
<tr><th id="1950">1950</th><td>    <i>// TODO: If intrinsics have fast-math-flags, propagate them.</i></td></tr>
<tr><th id="1951">1951</th><td>    EVT ResTy = Op-&gt;getValueType(<var>0</var>);</td></tr>
<tr><th id="1952">1952</th><td>    <b>return</b> DAG.getNode(</td></tr>
<tr><th id="1953">1953</th><td>        ISD::FMUL, SDLoc(Op), ResTy, Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1954">1954</th><td>        DAG.getNode(ISD::FEXP2, SDLoc(Op), ResTy, Op-&gt;getOperand(<var>2</var>)));</td></tr>
<tr><th id="1955">1955</th><td>  }</td></tr>
<tr><th id="1956">1956</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_flog2_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_flog2_w</span>:</td></tr>
<tr><th id="1957">1957</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_flog2_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_flog2_d</span>:</td></tr>
<tr><th id="1958">1958</th><td>    <b>return</b> DAG.getNode(ISD::FLOG2, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="1959">1959</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fmadd_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fmadd_w</span>:</td></tr>
<tr><th id="1960">1960</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fmadd_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fmadd_d</span>:</td></tr>
<tr><th id="1961">1961</th><td>    <b>return</b> DAG.getNode(ISD::FMA, SDLoc(Op), Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="1962">1962</th><td>                       Op-&gt;getOperand(<var>1</var>), Op-&gt;getOperand(<var>2</var>), Op-&gt;getOperand(<var>3</var>));</td></tr>
<tr><th id="1963">1963</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fmul_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fmul_w</span>:</td></tr>
<tr><th id="1964">1964</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fmul_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fmul_d</span>:</td></tr>
<tr><th id="1965">1965</th><td>    <i>// TODO: If intrinsics have fast-math-flags, propagate them.</i></td></tr>
<tr><th id="1966">1966</th><td>    <b>return</b> DAG.getNode(ISD::FMUL, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1967">1967</th><td>                       Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="1968">1968</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fmsub_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fmsub_w</span>:</td></tr>
<tr><th id="1969">1969</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fmsub_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fmsub_d</span>: {</td></tr>
<tr><th id="1970">1970</th><td>    <i>// TODO: If intrinsics have fast-math-flags, propagate them.</i></td></tr>
<tr><th id="1971">1971</th><td>    <b>return</b> DAG.getNode(MipsISD::FMS, SDLoc(Op), Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="1972">1972</th><td>                       Op-&gt;getOperand(<var>1</var>), Op-&gt;getOperand(<var>2</var>), Op-&gt;getOperand(<var>3</var>));</td></tr>
<tr><th id="1973">1973</th><td>  }</td></tr>
<tr><th id="1974">1974</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_frint_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_frint_w</span>:</td></tr>
<tr><th id="1975">1975</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_frint_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_frint_d</span>:</td></tr>
<tr><th id="1976">1976</th><td>    <b>return</b> DAG.getNode(ISD::FRINT, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="1977">1977</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fsqrt_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fsqrt_w</span>:</td></tr>
<tr><th id="1978">1978</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fsqrt_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fsqrt_d</span>:</td></tr>
<tr><th id="1979">1979</th><td>    <b>return</b> DAG.getNode(ISD::FSQRT, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="1980">1980</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fsub_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fsub_w</span>:</td></tr>
<tr><th id="1981">1981</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_fsub_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_fsub_d</span>:</td></tr>
<tr><th id="1982">1982</th><td>    <i>// TODO: If intrinsics have fast-math-flags, propagate them.</i></td></tr>
<tr><th id="1983">1983</th><td>    <b>return</b> DAG.getNode(ISD::FSUB, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="1984">1984</th><td>                       Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="1985">1985</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ftrunc_u_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ftrunc_u_w</span>:</td></tr>
<tr><th id="1986">1986</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ftrunc_u_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ftrunc_u_d</span>:</td></tr>
<tr><th id="1987">1987</th><td>    <b>return</b> DAG.getNode(ISD::FP_TO_UINT, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="1988">1988</th><td>                       Op-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="1989">1989</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ftrunc_s_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ftrunc_s_w</span>:</td></tr>
<tr><th id="1990">1990</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ftrunc_s_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ftrunc_s_d</span>:</td></tr>
<tr><th id="1991">1991</th><td>    <b>return</b> DAG.getNode(ISD::FP_TO_SINT, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="1992">1992</th><td>                       Op-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="1993">1993</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ilvev_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ilvev_b</span>:</td></tr>
<tr><th id="1994">1994</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ilvev_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ilvev_h</span>:</td></tr>
<tr><th id="1995">1995</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ilvev_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ilvev_w</span>:</td></tr>
<tr><th id="1996">1996</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ilvev_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ilvev_d</span>:</td></tr>
<tr><th id="1997">1997</th><td>    <b>return</b> DAG.getNode(MipsISD::ILVEV, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="1998">1998</th><td>                       Op-&gt;getOperand(<var>1</var>), Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="1999">1999</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ilvl_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ilvl_b</span>:</td></tr>
<tr><th id="2000">2000</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ilvl_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ilvl_h</span>:</td></tr>
<tr><th id="2001">2001</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ilvl_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ilvl_w</span>:</td></tr>
<tr><th id="2002">2002</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ilvl_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ilvl_d</span>:</td></tr>
<tr><th id="2003">2003</th><td>    <b>return</b> DAG.getNode(MipsISD::ILVL, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2004">2004</th><td>                       Op-&gt;getOperand(<var>1</var>), Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="2005">2005</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ilvod_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ilvod_b</span>:</td></tr>
<tr><th id="2006">2006</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ilvod_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ilvod_h</span>:</td></tr>
<tr><th id="2007">2007</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ilvod_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ilvod_w</span>:</td></tr>
<tr><th id="2008">2008</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ilvod_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ilvod_d</span>:</td></tr>
<tr><th id="2009">2009</th><td>    <b>return</b> DAG.getNode(MipsISD::ILVOD, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2010">2010</th><td>                       Op-&gt;getOperand(<var>1</var>), Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="2011">2011</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ilvr_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ilvr_b</span>:</td></tr>
<tr><th id="2012">2012</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ilvr_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ilvr_h</span>:</td></tr>
<tr><th id="2013">2013</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ilvr_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ilvr_w</span>:</td></tr>
<tr><th id="2014">2014</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ilvr_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ilvr_d</span>:</td></tr>
<tr><th id="2015">2015</th><td>    <b>return</b> DAG.getNode(MipsISD::ILVR, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2016">2016</th><td>                       Op-&gt;getOperand(<var>1</var>), Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="2017">2017</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_insert_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_insert_b</span>:</td></tr>
<tr><th id="2018">2018</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_insert_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_insert_h</span>:</td></tr>
<tr><th id="2019">2019</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_insert_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_insert_w</span>:</td></tr>
<tr><th id="2020">2020</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_insert_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_insert_d</span>:</td></tr>
<tr><th id="2021">2021</th><td>    <b>return</b> DAG.getNode(ISD::INSERT_VECTOR_ELT, SDLoc(Op), Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2022">2022</th><td>                       Op-&gt;getOperand(<var>1</var>), Op-&gt;getOperand(<var>3</var>), Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="2023">2023</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_insve_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_insve_b</span>:</td></tr>
<tr><th id="2024">2024</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_insve_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_insve_h</span>:</td></tr>
<tr><th id="2025">2025</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_insve_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_insve_w</span>:</td></tr>
<tr><th id="2026">2026</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_insve_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_insve_d</span>: {</td></tr>
<tr><th id="2027">2027</th><td>    <i>// Report an error for out of range values.</i></td></tr>
<tr><th id="2028">2028</th><td>    int64_t Max;</td></tr>
<tr><th id="2029">2029</th><td>    <b>switch</b> (Intrinsic) {</td></tr>
<tr><th id="2030">2030</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_insve_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_insve_b</span>: Max = <var>15</var>; <b>break</b>;</td></tr>
<tr><th id="2031">2031</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_insve_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_insve_h</span>: Max = <var>7</var>; <b>break</b>;</td></tr>
<tr><th id="2032">2032</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_insve_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_insve_w</span>: Max = <var>3</var>; <b>break</b>;</td></tr>
<tr><th id="2033">2033</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_insve_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_insve_d</span>: Max = <var>1</var>; <b>break</b>;</td></tr>
<tr><th id="2034">2034</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unmatched intrinsic&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 2034)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unmatched intrinsic"</q>);</td></tr>
<tr><th id="2035">2035</th><td>    }</td></tr>
<tr><th id="2036">2036</th><td>    int64_t Value = cast&lt;ConstantSDNode&gt;(Op-&gt;getOperand(<var>2</var>))-&gt;getSExtValue();</td></tr>
<tr><th id="2037">2037</th><td>    <b>if</b> (Value &lt; <var>0</var> || Value &gt; Max)</td></tr>
<tr><th id="2038">2038</th><td>      report_fatal_error(<q>"Immediate out of range"</q>);</td></tr>
<tr><th id="2039">2039</th><td>    <b>return</b> DAG.getNode(MipsISD::INSVE, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2040">2040</th><td>                       Op-&gt;getOperand(<var>1</var>), Op-&gt;getOperand(<var>2</var>), Op-&gt;getOperand(<var>3</var>),</td></tr>
<tr><th id="2041">2041</th><td>                       DAG.getConstant(<var>0</var>, DL, MVT::i32));</td></tr>
<tr><th id="2042">2042</th><td>    }</td></tr>
<tr><th id="2043">2043</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ldi_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ldi_b</span>:</td></tr>
<tr><th id="2044">2044</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ldi_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ldi_h</span>:</td></tr>
<tr><th id="2045">2045</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ldi_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ldi_w</span>:</td></tr>
<tr><th id="2046">2046</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ldi_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ldi_d</span>:</td></tr>
<tr><th id="2047">2047</th><td>    <b>return</b> lowerMSASplatImm(Op, <var>1</var>, DAG, <b>true</b>);</td></tr>
<tr><th id="2048">2048</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_lsa&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_lsa</span>:</td></tr>
<tr><th id="2049">2049</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_dlsa&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_dlsa</span>: {</td></tr>
<tr><th id="2050">2050</th><td>    EVT ResTy = Op-&gt;getValueType(<var>0</var>);</td></tr>
<tr><th id="2051">2051</th><td>    <b>return</b> DAG.getNode(ISD::ADD, SDLoc(Op), ResTy, Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="2052">2052</th><td>                       DAG.getNode(ISD::SHL, SDLoc(Op), ResTy,</td></tr>
<tr><th id="2053">2053</th><td>                                   Op-&gt;getOperand(<var>2</var>), Op-&gt;getOperand(<var>3</var>)));</td></tr>
<tr><th id="2054">2054</th><td>  }</td></tr>
<tr><th id="2055">2055</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_maddv_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_maddv_b</span>:</td></tr>
<tr><th id="2056">2056</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_maddv_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_maddv_h</span>:</td></tr>
<tr><th id="2057">2057</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_maddv_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_maddv_w</span>:</td></tr>
<tr><th id="2058">2058</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_maddv_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_maddv_d</span>: {</td></tr>
<tr><th id="2059">2059</th><td>    EVT ResTy = Op-&gt;getValueType(<var>0</var>);</td></tr>
<tr><th id="2060">2060</th><td>    <b>return</b> DAG.getNode(ISD::ADD, SDLoc(Op), ResTy, Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="2061">2061</th><td>                       DAG.getNode(ISD::MUL, SDLoc(Op), ResTy,</td></tr>
<tr><th id="2062">2062</th><td>                                   Op-&gt;getOperand(<var>2</var>), Op-&gt;getOperand(<var>3</var>)));</td></tr>
<tr><th id="2063">2063</th><td>  }</td></tr>
<tr><th id="2064">2064</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_max_s_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_max_s_b</span>:</td></tr>
<tr><th id="2065">2065</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_max_s_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_max_s_h</span>:</td></tr>
<tr><th id="2066">2066</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_max_s_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_max_s_w</span>:</td></tr>
<tr><th id="2067">2067</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_max_s_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_max_s_d</span>:</td></tr>
<tr><th id="2068">2068</th><td>    <b>return</b> DAG.getNode(ISD::SMAX, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2069">2069</th><td>                       Op-&gt;getOperand(<var>1</var>), Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="2070">2070</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_max_u_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_max_u_b</span>:</td></tr>
<tr><th id="2071">2071</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_max_u_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_max_u_h</span>:</td></tr>
<tr><th id="2072">2072</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_max_u_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_max_u_w</span>:</td></tr>
<tr><th id="2073">2073</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_max_u_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_max_u_d</span>:</td></tr>
<tr><th id="2074">2074</th><td>    <b>return</b> DAG.getNode(ISD::UMAX, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2075">2075</th><td>                       Op-&gt;getOperand(<var>1</var>), Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="2076">2076</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_maxi_s_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_maxi_s_b</span>:</td></tr>
<tr><th id="2077">2077</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_maxi_s_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_maxi_s_h</span>:</td></tr>
<tr><th id="2078">2078</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_maxi_s_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_maxi_s_w</span>:</td></tr>
<tr><th id="2079">2079</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_maxi_s_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_maxi_s_d</span>:</td></tr>
<tr><th id="2080">2080</th><td>    <b>return</b> DAG.getNode(ISD::SMAX, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2081">2081</th><td>                       Op-&gt;getOperand(<var>1</var>), lowerMSASplatImm(Op, <var>2</var>, DAG, <b>true</b>));</td></tr>
<tr><th id="2082">2082</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_maxi_u_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_maxi_u_b</span>:</td></tr>
<tr><th id="2083">2083</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_maxi_u_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_maxi_u_h</span>:</td></tr>
<tr><th id="2084">2084</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_maxi_u_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_maxi_u_w</span>:</td></tr>
<tr><th id="2085">2085</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_maxi_u_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_maxi_u_d</span>:</td></tr>
<tr><th id="2086">2086</th><td>    <b>return</b> DAG.getNode(ISD::UMAX, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2087">2087</th><td>                       Op-&gt;getOperand(<var>1</var>), lowerMSASplatImm(Op, <var>2</var>, DAG));</td></tr>
<tr><th id="2088">2088</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_min_s_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_min_s_b</span>:</td></tr>
<tr><th id="2089">2089</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_min_s_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_min_s_h</span>:</td></tr>
<tr><th id="2090">2090</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_min_s_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_min_s_w</span>:</td></tr>
<tr><th id="2091">2091</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_min_s_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_min_s_d</span>:</td></tr>
<tr><th id="2092">2092</th><td>    <b>return</b> DAG.getNode(ISD::SMIN, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2093">2093</th><td>                       Op-&gt;getOperand(<var>1</var>), Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="2094">2094</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_min_u_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_min_u_b</span>:</td></tr>
<tr><th id="2095">2095</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_min_u_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_min_u_h</span>:</td></tr>
<tr><th id="2096">2096</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_min_u_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_min_u_w</span>:</td></tr>
<tr><th id="2097">2097</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_min_u_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_min_u_d</span>:</td></tr>
<tr><th id="2098">2098</th><td>    <b>return</b> DAG.getNode(ISD::UMIN, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2099">2099</th><td>                       Op-&gt;getOperand(<var>1</var>), Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="2100">2100</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mini_s_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mini_s_b</span>:</td></tr>
<tr><th id="2101">2101</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mini_s_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mini_s_h</span>:</td></tr>
<tr><th id="2102">2102</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mini_s_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mini_s_w</span>:</td></tr>
<tr><th id="2103">2103</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mini_s_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mini_s_d</span>:</td></tr>
<tr><th id="2104">2104</th><td>    <b>return</b> DAG.getNode(ISD::SMIN, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2105">2105</th><td>                       Op-&gt;getOperand(<var>1</var>), lowerMSASplatImm(Op, <var>2</var>, DAG, <b>true</b>));</td></tr>
<tr><th id="2106">2106</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mini_u_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mini_u_b</span>:</td></tr>
<tr><th id="2107">2107</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mini_u_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mini_u_h</span>:</td></tr>
<tr><th id="2108">2108</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mini_u_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mini_u_w</span>:</td></tr>
<tr><th id="2109">2109</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mini_u_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mini_u_d</span>:</td></tr>
<tr><th id="2110">2110</th><td>    <b>return</b> DAG.getNode(ISD::UMIN, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2111">2111</th><td>                       Op-&gt;getOperand(<var>1</var>), lowerMSASplatImm(Op, <var>2</var>, DAG));</td></tr>
<tr><th id="2112">2112</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mod_s_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mod_s_b</span>:</td></tr>
<tr><th id="2113">2113</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mod_s_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mod_s_h</span>:</td></tr>
<tr><th id="2114">2114</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mod_s_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mod_s_w</span>:</td></tr>
<tr><th id="2115">2115</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mod_s_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mod_s_d</span>:</td></tr>
<tr><th id="2116">2116</th><td>    <b>return</b> DAG.getNode(ISD::SREM, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="2117">2117</th><td>                       Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="2118">2118</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mod_u_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mod_u_b</span>:</td></tr>
<tr><th id="2119">2119</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mod_u_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mod_u_h</span>:</td></tr>
<tr><th id="2120">2120</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mod_u_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mod_u_w</span>:</td></tr>
<tr><th id="2121">2121</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mod_u_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mod_u_d</span>:</td></tr>
<tr><th id="2122">2122</th><td>    <b>return</b> DAG.getNode(ISD::UREM, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="2123">2123</th><td>                       Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="2124">2124</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mulv_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mulv_b</span>:</td></tr>
<tr><th id="2125">2125</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mulv_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mulv_h</span>:</td></tr>
<tr><th id="2126">2126</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mulv_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mulv_w</span>:</td></tr>
<tr><th id="2127">2127</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mulv_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mulv_d</span>:</td></tr>
<tr><th id="2128">2128</th><td>    <b>return</b> DAG.getNode(ISD::MUL, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="2129">2129</th><td>                       Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="2130">2130</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_msubv_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_msubv_b</span>:</td></tr>
<tr><th id="2131">2131</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_msubv_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_msubv_h</span>:</td></tr>
<tr><th id="2132">2132</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_msubv_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_msubv_w</span>:</td></tr>
<tr><th id="2133">2133</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_msubv_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_msubv_d</span>: {</td></tr>
<tr><th id="2134">2134</th><td>    EVT ResTy = Op-&gt;getValueType(<var>0</var>);</td></tr>
<tr><th id="2135">2135</th><td>    <b>return</b> DAG.getNode(ISD::SUB, SDLoc(Op), ResTy, Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="2136">2136</th><td>                       DAG.getNode(ISD::MUL, SDLoc(Op), ResTy,</td></tr>
<tr><th id="2137">2137</th><td>                                   Op-&gt;getOperand(<var>2</var>), Op-&gt;getOperand(<var>3</var>)));</td></tr>
<tr><th id="2138">2138</th><td>  }</td></tr>
<tr><th id="2139">2139</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_nlzc_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_nlzc_b</span>:</td></tr>
<tr><th id="2140">2140</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_nlzc_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_nlzc_h</span>:</td></tr>
<tr><th id="2141">2141</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_nlzc_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_nlzc_w</span>:</td></tr>
<tr><th id="2142">2142</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_nlzc_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_nlzc_d</span>:</td></tr>
<tr><th id="2143">2143</th><td>    <b>return</b> DAG.getNode(ISD::CTLZ, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="2144">2144</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_nor_v&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_nor_v</span>: {</td></tr>
<tr><th id="2145">2145</th><td>    SDValue Res = DAG.getNode(ISD::OR, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2146">2146</th><td>                              Op-&gt;getOperand(<var>1</var>), Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="2147">2147</th><td>    <b>return</b> DAG.getNOT(DL, Res, Res-&gt;getValueType(<var>0</var>));</td></tr>
<tr><th id="2148">2148</th><td>  }</td></tr>
<tr><th id="2149">2149</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_nori_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_nori_b</span>: {</td></tr>
<tr><th id="2150">2150</th><td>    SDValue Res =  DAG.getNode(ISD::OR, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2151">2151</th><td>                               Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="2152">2152</th><td>                               lowerMSASplatImm(Op, <var>2</var>, DAG));</td></tr>
<tr><th id="2153">2153</th><td>    <b>return</b> DAG.getNOT(DL, Res, Res-&gt;getValueType(<var>0</var>));</td></tr>
<tr><th id="2154">2154</th><td>  }</td></tr>
<tr><th id="2155">2155</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_or_v&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_or_v</span>:</td></tr>
<tr><th id="2156">2156</th><td>    <b>return</b> DAG.getNode(ISD::OR, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="2157">2157</th><td>                       Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="2158">2158</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ori_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ori_b</span>:</td></tr>
<tr><th id="2159">2159</th><td>    <b>return</b> DAG.getNode(ISD::OR, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2160">2160</th><td>                       Op-&gt;getOperand(<var>1</var>), lowerMSASplatImm(Op, <var>2</var>, DAG));</td></tr>
<tr><th id="2161">2161</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_pckev_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_pckev_b</span>:</td></tr>
<tr><th id="2162">2162</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_pckev_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_pckev_h</span>:</td></tr>
<tr><th id="2163">2163</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_pckev_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_pckev_w</span>:</td></tr>
<tr><th id="2164">2164</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_pckev_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_pckev_d</span>:</td></tr>
<tr><th id="2165">2165</th><td>    <b>return</b> DAG.getNode(MipsISD::PCKEV, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2166">2166</th><td>                       Op-&gt;getOperand(<var>1</var>), Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="2167">2167</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_pckod_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_pckod_b</span>:</td></tr>
<tr><th id="2168">2168</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_pckod_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_pckod_h</span>:</td></tr>
<tr><th id="2169">2169</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_pckod_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_pckod_w</span>:</td></tr>
<tr><th id="2170">2170</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_pckod_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_pckod_d</span>:</td></tr>
<tr><th id="2171">2171</th><td>    <b>return</b> DAG.getNode(MipsISD::PCKOD, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2172">2172</th><td>                       Op-&gt;getOperand(<var>1</var>), Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="2173">2173</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_pcnt_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_pcnt_b</span>:</td></tr>
<tr><th id="2174">2174</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_pcnt_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_pcnt_h</span>:</td></tr>
<tr><th id="2175">2175</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_pcnt_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_pcnt_w</span>:</td></tr>
<tr><th id="2176">2176</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_pcnt_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_pcnt_d</span>:</td></tr>
<tr><th id="2177">2177</th><td>    <b>return</b> DAG.getNode(ISD::CTPOP, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="2178">2178</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sat_s_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sat_s_b</span>:</td></tr>
<tr><th id="2179">2179</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sat_s_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sat_s_h</span>:</td></tr>
<tr><th id="2180">2180</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sat_s_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sat_s_w</span>:</td></tr>
<tr><th id="2181">2181</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sat_s_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sat_s_d</span>:</td></tr>
<tr><th id="2182">2182</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sat_u_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sat_u_b</span>:</td></tr>
<tr><th id="2183">2183</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sat_u_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sat_u_h</span>:</td></tr>
<tr><th id="2184">2184</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sat_u_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sat_u_w</span>:</td></tr>
<tr><th id="2185">2185</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sat_u_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sat_u_d</span>: {</td></tr>
<tr><th id="2186">2186</th><td>    <i>// Report an error for out of range values.</i></td></tr>
<tr><th id="2187">2187</th><td>    int64_t Max;</td></tr>
<tr><th id="2188">2188</th><td>    <b>switch</b> (Intrinsic) {</td></tr>
<tr><th id="2189">2189</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sat_s_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sat_s_b</span>:</td></tr>
<tr><th id="2190">2190</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sat_u_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sat_u_b</span>: Max = <var>7</var>;  <b>break</b>;</td></tr>
<tr><th id="2191">2191</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sat_s_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sat_s_h</span>:</td></tr>
<tr><th id="2192">2192</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sat_u_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sat_u_h</span>: Max = <var>15</var>; <b>break</b>;</td></tr>
<tr><th id="2193">2193</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sat_s_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sat_s_w</span>:</td></tr>
<tr><th id="2194">2194</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sat_u_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sat_u_w</span>: Max = <var>31</var>; <b>break</b>;</td></tr>
<tr><th id="2195">2195</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sat_s_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sat_s_d</span>:</td></tr>
<tr><th id="2196">2196</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sat_u_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sat_u_d</span>: Max = <var>63</var>; <b>break</b>;</td></tr>
<tr><th id="2197">2197</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unmatched intrinsic&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 2197)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unmatched intrinsic"</q>);</td></tr>
<tr><th id="2198">2198</th><td>    }</td></tr>
<tr><th id="2199">2199</th><td>    int64_t Value = cast&lt;ConstantSDNode&gt;(Op-&gt;getOperand(<var>2</var>))-&gt;getSExtValue();</td></tr>
<tr><th id="2200">2200</th><td>    <b>if</b> (Value &lt; <var>0</var> || Value &gt; Max)</td></tr>
<tr><th id="2201">2201</th><td>      report_fatal_error(<q>"Immediate out of range"</q>);</td></tr>
<tr><th id="2202">2202</th><td>    <b>return</b> SDValue();</td></tr>
<tr><th id="2203">2203</th><td>  }</td></tr>
<tr><th id="2204">2204</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_shf_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_shf_b</span>:</td></tr>
<tr><th id="2205">2205</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_shf_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_shf_h</span>:</td></tr>
<tr><th id="2206">2206</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_shf_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_shf_w</span>: {</td></tr>
<tr><th id="2207">2207</th><td>    int64_t Value = cast&lt;ConstantSDNode&gt;(Op-&gt;getOperand(<var>2</var>))-&gt;getSExtValue();</td></tr>
<tr><th id="2208">2208</th><td>    <b>if</b> (Value &lt; <var>0</var> || Value &gt; <var>255</var>)</td></tr>
<tr><th id="2209">2209</th><td>      report_fatal_error(<q>"Immediate out of range"</q>);</td></tr>
<tr><th id="2210">2210</th><td>    <b>return</b> DAG.getNode(MipsISD::SHF, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2211">2211</th><td>                       Op-&gt;getOperand(<var>2</var>), Op-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="2212">2212</th><td>  }</td></tr>
<tr><th id="2213">2213</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sldi_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sldi_b</span>:</td></tr>
<tr><th id="2214">2214</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sldi_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sldi_h</span>:</td></tr>
<tr><th id="2215">2215</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sldi_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sldi_w</span>:</td></tr>
<tr><th id="2216">2216</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sldi_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sldi_d</span>: {</td></tr>
<tr><th id="2217">2217</th><td>    <i>// Report an error for out of range values.</i></td></tr>
<tr><th id="2218">2218</th><td>    int64_t Max;</td></tr>
<tr><th id="2219">2219</th><td>    <b>switch</b> (Intrinsic) {</td></tr>
<tr><th id="2220">2220</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sldi_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sldi_b</span>: Max = <var>15</var>; <b>break</b>;</td></tr>
<tr><th id="2221">2221</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sldi_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sldi_h</span>: Max = <var>7</var>; <b>break</b>;</td></tr>
<tr><th id="2222">2222</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sldi_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sldi_w</span>: Max = <var>3</var>; <b>break</b>;</td></tr>
<tr><th id="2223">2223</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sldi_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sldi_d</span>: Max = <var>1</var>; <b>break</b>;</td></tr>
<tr><th id="2224">2224</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unmatched intrinsic&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 2224)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unmatched intrinsic"</q>);</td></tr>
<tr><th id="2225">2225</th><td>    }</td></tr>
<tr><th id="2226">2226</th><td>    int64_t Value = cast&lt;ConstantSDNode&gt;(Op-&gt;getOperand(<var>3</var>))-&gt;getSExtValue();</td></tr>
<tr><th id="2227">2227</th><td>    <b>if</b> (Value &lt; <var>0</var> || Value &gt; Max)</td></tr>
<tr><th id="2228">2228</th><td>      report_fatal_error(<q>"Immediate out of range"</q>);</td></tr>
<tr><th id="2229">2229</th><td>    <b>return</b> SDValue();</td></tr>
<tr><th id="2230">2230</th><td>  }</td></tr>
<tr><th id="2231">2231</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sll_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sll_b</span>:</td></tr>
<tr><th id="2232">2232</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sll_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sll_h</span>:</td></tr>
<tr><th id="2233">2233</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sll_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sll_w</span>:</td></tr>
<tr><th id="2234">2234</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sll_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sll_d</span>:</td></tr>
<tr><th id="2235">2235</th><td>    <b>return</b> DAG.getNode(ISD::SHL, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="2236">2236</th><td>                       truncateVecElts(Op, DAG));</td></tr>
<tr><th id="2237">2237</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_slli_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_slli_b</span>:</td></tr>
<tr><th id="2238">2238</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_slli_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_slli_h</span>:</td></tr>
<tr><th id="2239">2239</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_slli_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_slli_w</span>:</td></tr>
<tr><th id="2240">2240</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_slli_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_slli_d</span>:</td></tr>
<tr><th id="2241">2241</th><td>    <b>return</b> DAG.getNode(ISD::SHL, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2242">2242</th><td>                       Op-&gt;getOperand(<var>1</var>), lowerMSASplatImm(Op, <var>2</var>, DAG));</td></tr>
<tr><th id="2243">2243</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_splat_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_splat_b</span>:</td></tr>
<tr><th id="2244">2244</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_splat_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_splat_h</span>:</td></tr>
<tr><th id="2245">2245</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_splat_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_splat_w</span>:</td></tr>
<tr><th id="2246">2246</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_splat_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_splat_d</span>:</td></tr>
<tr><th id="2247">2247</th><td>    <i>// We can't lower via VECTOR_SHUFFLE because it requires constant shuffle</i></td></tr>
<tr><th id="2248">2248</th><td><i>    // masks, nor can we lower via BUILD_VECTOR &amp; EXTRACT_VECTOR_ELT because</i></td></tr>
<tr><th id="2249">2249</th><td><i>    // EXTRACT_VECTOR_ELT can't extract i64's on MIPS32.</i></td></tr>
<tr><th id="2250">2250</th><td><i>    // Instead we lower to MipsISD::VSHF and match from there.</i></td></tr>
<tr><th id="2251">2251</th><td>    <b>return</b> DAG.getNode(MipsISD::VSHF, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2252">2252</th><td>                       lowerMSASplatZExt(Op, <var>2</var>, DAG), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="2253">2253</th><td>                       Op-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="2254">2254</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_splati_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_splati_b</span>:</td></tr>
<tr><th id="2255">2255</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_splati_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_splati_h</span>:</td></tr>
<tr><th id="2256">2256</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_splati_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_splati_w</span>:</td></tr>
<tr><th id="2257">2257</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_splati_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_splati_d</span>:</td></tr>
<tr><th id="2258">2258</th><td>    <b>return</b> DAG.getNode(MipsISD::VSHF, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2259">2259</th><td>                       lowerMSASplatImm(Op, <var>2</var>, DAG), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="2260">2260</th><td>                       Op-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="2261">2261</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sra_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sra_b</span>:</td></tr>
<tr><th id="2262">2262</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sra_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sra_h</span>:</td></tr>
<tr><th id="2263">2263</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sra_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sra_w</span>:</td></tr>
<tr><th id="2264">2264</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_sra_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_sra_d</span>:</td></tr>
<tr><th id="2265">2265</th><td>    <b>return</b> DAG.getNode(ISD::SRA, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="2266">2266</th><td>                       truncateVecElts(Op, DAG));</td></tr>
<tr><th id="2267">2267</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srai_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srai_b</span>:</td></tr>
<tr><th id="2268">2268</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srai_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srai_h</span>:</td></tr>
<tr><th id="2269">2269</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srai_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srai_w</span>:</td></tr>
<tr><th id="2270">2270</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srai_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srai_d</span>:</td></tr>
<tr><th id="2271">2271</th><td>    <b>return</b> DAG.getNode(ISD::SRA, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2272">2272</th><td>                       Op-&gt;getOperand(<var>1</var>), lowerMSASplatImm(Op, <var>2</var>, DAG));</td></tr>
<tr><th id="2273">2273</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srari_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srari_b</span>:</td></tr>
<tr><th id="2274">2274</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srari_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srari_h</span>:</td></tr>
<tr><th id="2275">2275</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srari_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srari_w</span>:</td></tr>
<tr><th id="2276">2276</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srari_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srari_d</span>: {</td></tr>
<tr><th id="2277">2277</th><td>    <i>// Report an error for out of range values.</i></td></tr>
<tr><th id="2278">2278</th><td>    int64_t Max;</td></tr>
<tr><th id="2279">2279</th><td>    <b>switch</b> (Intrinsic) {</td></tr>
<tr><th id="2280">2280</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srari_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srari_b</span>: Max = <var>7</var>; <b>break</b>;</td></tr>
<tr><th id="2281">2281</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srari_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srari_h</span>: Max = <var>15</var>; <b>break</b>;</td></tr>
<tr><th id="2282">2282</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srari_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srari_w</span>: Max = <var>31</var>; <b>break</b>;</td></tr>
<tr><th id="2283">2283</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srari_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srari_d</span>: Max = <var>63</var>; <b>break</b>;</td></tr>
<tr><th id="2284">2284</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unmatched intrinsic&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 2284)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unmatched intrinsic"</q>);</td></tr>
<tr><th id="2285">2285</th><td>    }</td></tr>
<tr><th id="2286">2286</th><td>    int64_t Value = cast&lt;ConstantSDNode&gt;(Op-&gt;getOperand(<var>2</var>))-&gt;getSExtValue();</td></tr>
<tr><th id="2287">2287</th><td>    <b>if</b> (Value &lt; <var>0</var> || Value &gt; Max)</td></tr>
<tr><th id="2288">2288</th><td>      report_fatal_error(<q>"Immediate out of range"</q>);</td></tr>
<tr><th id="2289">2289</th><td>    <b>return</b> SDValue();</td></tr>
<tr><th id="2290">2290</th><td>  }</td></tr>
<tr><th id="2291">2291</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srl_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srl_b</span>:</td></tr>
<tr><th id="2292">2292</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srl_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srl_h</span>:</td></tr>
<tr><th id="2293">2293</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srl_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srl_w</span>:</td></tr>
<tr><th id="2294">2294</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srl_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srl_d</span>:</td></tr>
<tr><th id="2295">2295</th><td>    <b>return</b> DAG.getNode(ISD::SRL, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="2296">2296</th><td>                       truncateVecElts(Op, DAG));</td></tr>
<tr><th id="2297">2297</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srli_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srli_b</span>:</td></tr>
<tr><th id="2298">2298</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srli_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srli_h</span>:</td></tr>
<tr><th id="2299">2299</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srli_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srli_w</span>:</td></tr>
<tr><th id="2300">2300</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srli_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srli_d</span>:</td></tr>
<tr><th id="2301">2301</th><td>    <b>return</b> DAG.getNode(ISD::SRL, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2302">2302</th><td>                       Op-&gt;getOperand(<var>1</var>), lowerMSASplatImm(Op, <var>2</var>, DAG));</td></tr>
<tr><th id="2303">2303</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srlri_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srlri_b</span>:</td></tr>
<tr><th id="2304">2304</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srlri_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srlri_h</span>:</td></tr>
<tr><th id="2305">2305</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srlri_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srlri_w</span>:</td></tr>
<tr><th id="2306">2306</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srlri_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srlri_d</span>: {</td></tr>
<tr><th id="2307">2307</th><td>    <i>// Report an error for out of range values.</i></td></tr>
<tr><th id="2308">2308</th><td>    int64_t Max;</td></tr>
<tr><th id="2309">2309</th><td>    <b>switch</b> (Intrinsic) {</td></tr>
<tr><th id="2310">2310</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srlri_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srlri_b</span>: Max = <var>7</var>; <b>break</b>;</td></tr>
<tr><th id="2311">2311</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srlri_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srlri_h</span>: Max = <var>15</var>; <b>break</b>;</td></tr>
<tr><th id="2312">2312</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srlri_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srlri_w</span>: Max = <var>31</var>; <b>break</b>;</td></tr>
<tr><th id="2313">2313</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_srlri_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_srlri_d</span>: Max = <var>63</var>; <b>break</b>;</td></tr>
<tr><th id="2314">2314</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unmatched intrinsic&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 2314)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unmatched intrinsic"</q>);</td></tr>
<tr><th id="2315">2315</th><td>    }</td></tr>
<tr><th id="2316">2316</th><td>    int64_t Value = cast&lt;ConstantSDNode&gt;(Op-&gt;getOperand(<var>2</var>))-&gt;getSExtValue();</td></tr>
<tr><th id="2317">2317</th><td>    <b>if</b> (Value &lt; <var>0</var> || Value &gt; Max)</td></tr>
<tr><th id="2318">2318</th><td>      report_fatal_error(<q>"Immediate out of range"</q>);</td></tr>
<tr><th id="2319">2319</th><td>    <b>return</b> SDValue();</td></tr>
<tr><th id="2320">2320</th><td>  }</td></tr>
<tr><th id="2321">2321</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_subv_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_subv_b</span>:</td></tr>
<tr><th id="2322">2322</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_subv_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_subv_h</span>:</td></tr>
<tr><th id="2323">2323</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_subv_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_subv_w</span>:</td></tr>
<tr><th id="2324">2324</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_subv_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_subv_d</span>:</td></tr>
<tr><th id="2325">2325</th><td>    <b>return</b> DAG.getNode(ISD::SUB, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="2326">2326</th><td>                       Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="2327">2327</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_subvi_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_subvi_b</span>:</td></tr>
<tr><th id="2328">2328</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_subvi_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_subvi_h</span>:</td></tr>
<tr><th id="2329">2329</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_subvi_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_subvi_w</span>:</td></tr>
<tr><th id="2330">2330</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_subvi_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_subvi_d</span>:</td></tr>
<tr><th id="2331">2331</th><td>    <b>return</b> DAG.getNode(ISD::SUB, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2332">2332</th><td>                       Op-&gt;getOperand(<var>1</var>), lowerMSASplatImm(Op, <var>2</var>, DAG));</td></tr>
<tr><th id="2333">2333</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_vshf_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_vshf_b</span>:</td></tr>
<tr><th id="2334">2334</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_vshf_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_vshf_h</span>:</td></tr>
<tr><th id="2335">2335</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_vshf_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_vshf_w</span>:</td></tr>
<tr><th id="2336">2336</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_vshf_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_vshf_d</span>:</td></tr>
<tr><th id="2337">2337</th><td>    <b>return</b> DAG.getNode(MipsISD::VSHF, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2338">2338</th><td>                       Op-&gt;getOperand(<var>1</var>), Op-&gt;getOperand(<var>2</var>), Op-&gt;getOperand(<var>3</var>));</td></tr>
<tr><th id="2339">2339</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_xor_v&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_xor_v</span>:</td></tr>
<tr><th id="2340">2340</th><td>    <b>return</b> DAG.getNode(ISD::XOR, DL, Op-&gt;getValueType(<var>0</var>), Op-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="2341">2341</th><td>                       Op-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="2342">2342</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_xori_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_xori_b</span>:</td></tr>
<tr><th id="2343">2343</th><td>    <b>return</b> DAG.getNode(ISD::XOR, DL, Op-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="2344">2344</th><td>                       Op-&gt;getOperand(<var>1</var>), lowerMSASplatImm(Op, <var>2</var>, DAG));</td></tr>
<tr><th id="2345">2345</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;thread_pointer&apos; in namespace &apos;llvm::Intrinsic&apos;">thread_pointer</span>: {</td></tr>
<tr><th id="2346">2346</th><td>    EVT PtrVT = getPointerTy(DAG.getDataLayout(), <var>0</var>);</td></tr>
<tr><th id="2347">2347</th><td>    <b>if</b> (ABI.UsesCapabilityTls())</td></tr>
<tr><th id="2348">2348</th><td>      PtrVT = CapType;</td></tr>
<tr><th id="2349">2349</th><td>    <b>return</b> DAG.getNode(MipsISD::ThreadPointer, DL, PtrVT);</td></tr>
<tr><th id="2350">2350</th><td>  }</td></tr>
<tr><th id="2351">2351</th><td>  }</td></tr>
<tr><th id="2352">2352</th><td>}</td></tr>
<tr><th id="2353">2353</th><td></td></tr>
<tr><th id="2354">2354</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL16lowerMSALoadIntrN4llvm7SDValueERNS_12SelectionDAGEjRKNS_13MipsSubtargetE" title='lowerMSALoadIntr' data-type='llvm::SDValue lowerMSALoadIntr(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG, unsigned int Intr, const llvm::MipsSubtarget &amp; Subtarget)' data-ref="_ZL16lowerMSALoadIntrN4llvm7SDValueERNS_12SelectionDAGEjRKNS_13MipsSubtargetE">lowerMSALoadIntr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="420Op" title='Op' data-type='llvm::SDValue' data-ref="420Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="421DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="421DAG">DAG</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="422Intr" title='Intr' data-type='unsigned int' data-ref="422Intr">Intr</dfn>,</td></tr>
<tr><th id="2355">2355</th><td>                                <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col3 decl" id="423Subtarget" title='Subtarget' data-type='const llvm::MipsSubtarget &amp;' data-ref="423Subtarget">Subtarget</dfn>) {</td></tr>
<tr><th id="2356">2356</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col4 decl" id="424DL" title='DL' data-type='llvm::SDLoc' data-ref="424DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#420Op" title='Op' data-ref="420Op">Op</a>);</td></tr>
<tr><th id="2357">2357</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="425ChainIn" title='ChainIn' data-type='llvm::SDValue' data-ref="425ChainIn">ChainIn</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#420Op" title='Op' data-ref="420Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2358">2358</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="426Address" title='Address' data-type='llvm::SDValue' data-ref="426Address">Address</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#420Op" title='Op' data-ref="420Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="2359">2359</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="427Offset" title='Offset' data-type='llvm::SDValue' data-ref="427Offset">Offset</dfn>  = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#420Op" title='Op' data-ref="420Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="2360">2360</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="428ResTy" title='ResTy' data-type='llvm::EVT' data-ref="428ResTy">ResTy</dfn> = <a class="local col0 ref" href="#420Op" title='Op' data-ref="420Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="2361">2361</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="429PtrTy" title='PtrTy' data-type='llvm::EVT' data-ref="429PtrTy">PtrTy</dfn> = <a class="local col6 ref" href="#426Address" title='Address' data-ref="426Address">Address</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="2362">2362</th><td></td></tr>
<tr><th id="2363">2363</th><td>  <i>// For N64 addresses have the underlying type MVT::i64. This intrinsic</i></td></tr>
<tr><th id="2364">2364</th><td><i>  // however takes an i32 signed constant offset. The actual type of the</i></td></tr>
<tr><th id="2365">2365</th><td><i>  // intrinsic is a scaled signed i10.</i></td></tr>
<tr><th id="2366">2366</th><td>  <b>if</b> (<a class="local col3 ref" href="#423Subtarget" title='Subtarget' data-ref="423Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isABI_N64Ev" title='llvm::MipsSubtarget::isABI_N64' data-ref="_ZNK4llvm13MipsSubtarget9isABI_N64Ev">isABI_N64</a>())</td></tr>
<tr><th id="2367">2367</th><td>    <a class="local col7 ref" href="#427Offset" title='Offset' data-ref="427Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col1 ref" href="#421DAG" title='DAG' data-ref="421DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a>, <a class="local col4 ref" href="#424DL" title='DL' data-ref="424DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#429PtrTy" title='PtrTy' data-ref="429PtrTy">PtrTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#427Offset" title='Offset' data-ref="427Offset">Offset</a>);</td></tr>
<tr><th id="2368">2368</th><td></td></tr>
<tr><th id="2369">2369</th><td>  <a class="local col6 ref" href="#426Address" title='Address' data-ref="426Address">Address</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col1 ref" href="#421DAG" title='DAG' data-ref="421DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>, <a class="local col4 ref" href="#424DL" title='DL' data-ref="424DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#429PtrTy" title='PtrTy' data-ref="429PtrTy">PtrTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#426Address" title='Address' data-ref="426Address">Address</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#427Offset" title='Offset' data-ref="427Offset">Offset</a>);</td></tr>
<tr><th id="2370">2370</th><td>  <b>return</b> <a class="local col1 ref" href="#421DAG" title='DAG' data-ref="421DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getLoadENS_3EVTERKNS_5SDLocENS_7SDValueES5_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesEPKNS_6MDNodeE" title='llvm::SelectionDAG::getLoad' data-ref="_ZN4llvm12SelectionDAG7getLoadENS_3EVTERKNS_5SDLocENS_7SDValueES5_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesEPKNS_6MDNodeE">getLoad</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#428ResTy" title='ResTy' data-ref="428ResTy">ResTy</a>, <a class="local col4 ref" href="#424DL" title='DL' data-ref="424DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#425ChainIn" title='ChainIn' data-ref="425ChainIn">ChainIn</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#426Address" title='Address' data-ref="426Address">Address</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a><a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1Ej" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1Ej">(</a>),</td></tr>
<tr><th id="2371">2371</th><td>                     <i>/* Alignment = */</i> <var>16</var>);</td></tr>
<tr><th id="2372">2372</th><td>}</td></tr>
<tr><th id="2373">2373</th><td></td></tr>
<tr><th id="2374">2374</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering22lowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerINTRINSIC_W_CHAIN' data-ref="_ZNK4llvm20MipsSETargetLowering22lowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE">lowerINTRINSIC_W_CHAIN</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="430Op" title='Op' data-type='llvm::SDValue' data-ref="430Op">Op</dfn>,</td></tr>
<tr><th id="2375">2375</th><td>                                                     <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="431DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="431DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="2376">2376</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="432Intr" title='Intr' data-type='unsigned int' data-ref="432Intr">Intr</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col0 ref" href="#430Op" title='Op' data-ref="430Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2377">2377</th><td>  <b>switch</b> (<a class="local col2 ref" href="#432Intr" title='Intr' data-ref="432Intr">Intr</a>) {</td></tr>
<tr><th id="2378">2378</th><td>  <b>default</b>:</td></tr>
<tr><th id="2379">2379</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2380">2380</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_extp&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_extp</span>:</td></tr>
<tr><th id="2381">2381</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::EXTP);</td></tr>
<tr><th id="2382">2382</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_extpdp&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_extpdp</span>:</td></tr>
<tr><th id="2383">2383</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::EXTPDP);</td></tr>
<tr><th id="2384">2384</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_extr_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_extr_w</span>:</td></tr>
<tr><th id="2385">2385</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::EXTR_W);</td></tr>
<tr><th id="2386">2386</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_extr_r_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_extr_r_w</span>:</td></tr>
<tr><th id="2387">2387</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::EXTR_R_W);</td></tr>
<tr><th id="2388">2388</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_extr_rs_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_extr_rs_w</span>:</td></tr>
<tr><th id="2389">2389</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::EXTR_RS_W);</td></tr>
<tr><th id="2390">2390</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_extr_s_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_extr_s_h</span>:</td></tr>
<tr><th id="2391">2391</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::EXTR_S_H);</td></tr>
<tr><th id="2392">2392</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mthlip&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mthlip</span>:</td></tr>
<tr><th id="2393">2393</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::MTHLIP);</td></tr>
<tr><th id="2394">2394</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_mulsaq_s_w_ph&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_mulsaq_s_w_ph</span>:</td></tr>
<tr><th id="2395">2395</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::MULSAQ_S_W_PH);</td></tr>
<tr><th id="2396">2396</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_maq_s_w_phl&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_maq_s_w_phl</span>:</td></tr>
<tr><th id="2397">2397</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::MAQ_S_W_PHL);</td></tr>
<tr><th id="2398">2398</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_maq_s_w_phr&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_maq_s_w_phr</span>:</td></tr>
<tr><th id="2399">2399</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::MAQ_S_W_PHR);</td></tr>
<tr><th id="2400">2400</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_maq_sa_w_phl&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_maq_sa_w_phl</span>:</td></tr>
<tr><th id="2401">2401</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::MAQ_SA_W_PHL);</td></tr>
<tr><th id="2402">2402</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_maq_sa_w_phr&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_maq_sa_w_phr</span>:</td></tr>
<tr><th id="2403">2403</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::MAQ_SA_W_PHR);</td></tr>
<tr><th id="2404">2404</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_dpaq_s_w_ph&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_dpaq_s_w_ph</span>:</td></tr>
<tr><th id="2405">2405</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::DPAQ_S_W_PH);</td></tr>
<tr><th id="2406">2406</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_dpsq_s_w_ph&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_dpsq_s_w_ph</span>:</td></tr>
<tr><th id="2407">2407</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::DPSQ_S_W_PH);</td></tr>
<tr><th id="2408">2408</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_dpaq_sa_l_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_dpaq_sa_l_w</span>:</td></tr>
<tr><th id="2409">2409</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::DPAQ_SA_L_W);</td></tr>
<tr><th id="2410">2410</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_dpsq_sa_l_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_dpsq_sa_l_w</span>:</td></tr>
<tr><th id="2411">2411</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::DPSQ_SA_L_W);</td></tr>
<tr><th id="2412">2412</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_dpaqx_s_w_ph&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_dpaqx_s_w_ph</span>:</td></tr>
<tr><th id="2413">2413</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::DPAQX_S_W_PH);</td></tr>
<tr><th id="2414">2414</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_dpaqx_sa_w_ph&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_dpaqx_sa_w_ph</span>:</td></tr>
<tr><th id="2415">2415</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::DPAQX_SA_W_PH);</td></tr>
<tr><th id="2416">2416</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_dpsqx_s_w_ph&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_dpsqx_s_w_ph</span>:</td></tr>
<tr><th id="2417">2417</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::DPSQX_S_W_PH);</td></tr>
<tr><th id="2418">2418</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_dpsqx_sa_w_ph&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_dpsqx_sa_w_ph</span>:</td></tr>
<tr><th id="2419">2419</th><td>    <b>return</b> lowerDSPIntr(Op, DAG, MipsISD::DPSQX_SA_W_PH);</td></tr>
<tr><th id="2420">2420</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ld_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ld_b</span>:</td></tr>
<tr><th id="2421">2421</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ld_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ld_h</span>:</td></tr>
<tr><th id="2422">2422</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ld_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ld_w</span>:</td></tr>
<tr><th id="2423">2423</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ld_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ld_d</span>:</td></tr>
<tr><th id="2424">2424</th><td>   <b>return</b> lowerMSALoadIntr(Op, DAG, Intr, Subtarget);</td></tr>
<tr><th id="2425">2425</th><td>  }</td></tr>
<tr><th id="2426">2426</th><td>}</td></tr>
<tr><th id="2427">2427</th><td></td></tr>
<tr><th id="2428">2428</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL17lowerMSAStoreIntrN4llvm7SDValueERNS_12SelectionDAGEjRKNS_13MipsSubtargetE" title='lowerMSAStoreIntr' data-type='llvm::SDValue lowerMSAStoreIntr(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG, unsigned int Intr, const llvm::MipsSubtarget &amp; Subtarget)' data-ref="_ZL17lowerMSAStoreIntrN4llvm7SDValueERNS_12SelectionDAGEjRKNS_13MipsSubtargetE">lowerMSAStoreIntr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="433Op" title='Op' data-type='llvm::SDValue' data-ref="433Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="434DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="434DAG">DAG</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="435Intr" title='Intr' data-type='unsigned int' data-ref="435Intr">Intr</dfn>,</td></tr>
<tr><th id="2429">2429</th><td>                                 <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col6 decl" id="436Subtarget" title='Subtarget' data-type='const llvm::MipsSubtarget &amp;' data-ref="436Subtarget">Subtarget</dfn>) {</td></tr>
<tr><th id="2430">2430</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col7 decl" id="437DL" title='DL' data-type='llvm::SDLoc' data-ref="437DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#433Op" title='Op' data-ref="433Op">Op</a>);</td></tr>
<tr><th id="2431">2431</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="438ChainIn" title='ChainIn' data-type='llvm::SDValue' data-ref="438ChainIn">ChainIn</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#433Op" title='Op' data-ref="433Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2432">2432</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="439Value" title='Value' data-type='llvm::SDValue' data-ref="439Value">Value</dfn>   = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#433Op" title='Op' data-ref="433Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="2433">2433</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="440Address" title='Address' data-type='llvm::SDValue' data-ref="440Address">Address</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#433Op" title='Op' data-ref="433Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="2434">2434</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="441Offset" title='Offset' data-type='llvm::SDValue' data-ref="441Offset">Offset</dfn>  = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#433Op" title='Op' data-ref="433Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>4</var>);</td></tr>
<tr><th id="2435">2435</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="442PtrTy" title='PtrTy' data-type='llvm::EVT' data-ref="442PtrTy">PtrTy</dfn> = <a class="local col0 ref" href="#440Address" title='Address' data-ref="440Address">Address</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="2436">2436</th><td></td></tr>
<tr><th id="2437">2437</th><td>  <i>// For N64 addresses have the underlying type MVT::i64. This intrinsic</i></td></tr>
<tr><th id="2438">2438</th><td><i>  // however takes an i32 signed constant offset. The actual type of the</i></td></tr>
<tr><th id="2439">2439</th><td><i>  // intrinsic is a scaled signed i10.</i></td></tr>
<tr><th id="2440">2440</th><td>  <b>if</b> (<a class="local col6 ref" href="#436Subtarget" title='Subtarget' data-ref="436Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isABI_N64Ev" title='llvm::MipsSubtarget::isABI_N64' data-ref="_ZNK4llvm13MipsSubtarget9isABI_N64Ev">isABI_N64</a>())</td></tr>
<tr><th id="2441">2441</th><td>    <a class="local col1 ref" href="#441Offset" title='Offset' data-ref="441Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col4 ref" href="#434DAG" title='DAG' data-ref="434DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a>, <a class="local col7 ref" href="#437DL" title='DL' data-ref="437DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#442PtrTy" title='PtrTy' data-ref="442PtrTy">PtrTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#441Offset" title='Offset' data-ref="441Offset">Offset</a>);</td></tr>
<tr><th id="2442">2442</th><td></td></tr>
<tr><th id="2443">2443</th><td>  <a class="local col0 ref" href="#440Address" title='Address' data-ref="440Address">Address</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col4 ref" href="#434DAG" title='DAG' data-ref="434DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>, <a class="local col7 ref" href="#437DL" title='DL' data-ref="437DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#442PtrTy" title='PtrTy' data-ref="442PtrTy">PtrTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#440Address" title='Address' data-ref="440Address">Address</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#441Offset" title='Offset' data-ref="441Offset">Offset</a>);</td></tr>
<tr><th id="2444">2444</th><td></td></tr>
<tr><th id="2445">2445</th><td>  <b>return</b> <a class="local col4 ref" href="#434DAG" title='DAG' data-ref="434DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getStoreENS_7SDValueERKNS_5SDLocES1_S1_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesE" title='llvm::SelectionDAG::getStore' data-ref="_ZN4llvm12SelectionDAG8getStoreENS_7SDValueERKNS_5SDLocES1_S1_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesE">getStore</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#438ChainIn" title='ChainIn' data-ref="438ChainIn">ChainIn</a>, <a class="local col7 ref" href="#437DL" title='DL' data-ref="437DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#439Value" title='Value' data-ref="439Value">Value</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#440Address" title='Address' data-ref="440Address">Address</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a><a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1Ej" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1Ej">(</a>),</td></tr>
<tr><th id="2446">2446</th><td>                      <i>/* Alignment = */</i> <var>16</var>);</td></tr>
<tr><th id="2447">2447</th><td>}</td></tr>
<tr><th id="2448">2448</th><td></td></tr>
<tr><th id="2449">2449</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering19lowerINTRINSIC_VOIDENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerINTRINSIC_VOID' data-ref="_ZNK4llvm20MipsSETargetLowering19lowerINTRINSIC_VOIDENS_7SDValueERNS_12SelectionDAGE">lowerINTRINSIC_VOID</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="443Op" title='Op' data-type='llvm::SDValue' data-ref="443Op">Op</dfn>,</td></tr>
<tr><th id="2450">2450</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="444DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="444DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="2451">2451</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="445Intr" title='Intr' data-type='unsigned int' data-ref="445Intr">Intr</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#443Op" title='Op' data-ref="443Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2452">2452</th><td>  <b>switch</b> (<a class="local col5 ref" href="#445Intr" title='Intr' data-ref="445Intr">Intr</a>) {</td></tr>
<tr><th id="2453">2453</th><td>  <b>default</b>:</td></tr>
<tr><th id="2454">2454</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2455">2455</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_st_b&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_st_b</span>:</td></tr>
<tr><th id="2456">2456</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_st_h&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_st_h</span>:</td></tr>
<tr><th id="2457">2457</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_st_w&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_st_w</span>:</td></tr>
<tr><th id="2458">2458</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_st_d&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_st_d</span>:</td></tr>
<tr><th id="2459">2459</th><td>    <b>return</b> lowerMSAStoreIntr(Op, DAG, Intr, Subtarget);</td></tr>
<tr><th id="2460">2460</th><td>  }</td></tr>
<tr><th id="2461">2461</th><td>}</td></tr>
<tr><th id="2462">2462</th><td></td></tr>
<tr><th id="2463">2463</th><td><i>// Lower ISD::EXTRACT_VECTOR_ELT into MipsISD::VEXTRACT_SEXT_ELT.</i></td></tr>
<tr><th id="2464">2464</th><td><i>//</i></td></tr>
<tr><th id="2465">2465</th><td><i>// The non-value bits resulting from ISD::EXTRACT_VECTOR_ELT are undefined. We</i></td></tr>
<tr><th id="2466">2466</th><td><i>// choose to sign-extend but we could have equally chosen zero-extend. The</i></td></tr>
<tr><th id="2467">2467</th><td><i>// DAGCombiner will fold any sign/zero extension of the ISD::EXTRACT_VECTOR_ELT</i></td></tr>
<tr><th id="2468">2468</th><td><i>// result into this node later (possibly changing it to a zero-extend in the</i></td></tr>
<tr><th id="2469">2469</th><td><i>// process).</i></td></tr>
<tr><th id="2470">2470</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::</td></tr>
<tr><th id="2471">2471</th><td><dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering23lowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerEXTRACT_VECTOR_ELT' data-ref="_ZNK4llvm20MipsSETargetLowering23lowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE">lowerEXTRACT_VECTOR_ELT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="446Op" title='Op' data-type='llvm::SDValue' data-ref="446Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="447DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="447DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="2472">2472</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="448DL" title='DL' data-type='llvm::SDLoc' data-ref="448DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#446Op" title='Op' data-ref="446Op">Op</a>);</td></tr>
<tr><th id="2473">2473</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="449ResTy" title='ResTy' data-type='llvm::EVT' data-ref="449ResTy">ResTy</dfn> = <a class="local col6 ref" href="#446Op" title='Op' data-ref="446Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="2474">2474</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="450Op0" title='Op0' data-type='llvm::SDValue' data-ref="450Op0">Op0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#446Op" title='Op' data-ref="446Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2475">2475</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="451VecTy" title='VecTy' data-type='llvm::EVT' data-ref="451VecTy">VecTy</dfn> = <a class="local col0 ref" href="#450Op0" title='Op0' data-ref="450Op0">Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="2476">2476</th><td></td></tr>
<tr><th id="2477">2477</th><td>  <b>if</b> (!<a class="local col1 ref" href="#451VecTy" title='VecTy' data-ref="451VecTy">VecTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT14is128BitVectorEv" title='llvm::EVT::is128BitVector' data-ref="_ZNK4llvm3EVT14is128BitVectorEv">is128BitVector</a>())</td></tr>
<tr><th id="2478">2478</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2479">2479</th><td></td></tr>
<tr><th id="2480">2480</th><td>  <b>if</b> (<a class="local col9 ref" href="#449ResTy" title='ResTy' data-ref="449ResTy">ResTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT9isIntegerEv" title='llvm::EVT::isInteger' data-ref="_ZNK4llvm3EVT9isIntegerEv">isInteger</a>()) {</td></tr>
<tr><th id="2481">2481</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="452Op1" title='Op1' data-type='llvm::SDValue' data-ref="452Op1">Op1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#446Op" title='Op' data-ref="446Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2482">2482</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="453EltTy" title='EltTy' data-type='llvm::EVT' data-ref="453EltTy">EltTy</dfn> = <a class="local col1 ref" href="#451VecTy" title='VecTy' data-ref="451VecTy">VecTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>();</td></tr>
<tr><th id="2483">2483</th><td>    <b>return</b> <a class="local col7 ref" href="#447DAG" title='DAG' data-ref="447DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::VEXTRACT_SEXT_ELT" title='llvm::MipsISD::NodeType::VEXTRACT_SEXT_ELT' data-ref="llvm::MipsISD::NodeType::VEXTRACT_SEXT_ELT">VEXTRACT_SEXT_ELT</a>, <a class="local col8 ref" href="#448DL" title='DL' data-ref="448DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#449ResTy" title='ResTy' data-ref="449ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#450Op0" title='Op0' data-ref="450Op0">Op0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#452Op1" title='Op1' data-ref="452Op1">Op1</a>,</td></tr>
<tr><th id="2484">2484</th><td>                       <a class="local col7 ref" href="#447DAG" title='DAG' data-ref="447DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE" title='llvm::SelectionDAG::getValueType' data-ref="_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE">getValueType</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#453EltTy" title='EltTy' data-ref="453EltTy">EltTy</a>));</td></tr>
<tr><th id="2485">2485</th><td>  }</td></tr>
<tr><th id="2486">2486</th><td></td></tr>
<tr><th id="2487">2487</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col6 ref" href="#446Op" title='Op' data-ref="446Op">Op</a>;</td></tr>
<tr><th id="2488">2488</th><td>}</td></tr>
<tr><th id="2489">2489</th><td></td></tr>
<tr><th id="2490">2490</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17isConstantOrUndefN4llvm7SDValueE" title='isConstantOrUndef' data-type='bool isConstantOrUndef(const llvm::SDValue Op)' data-ref="_ZL17isConstantOrUndefN4llvm7SDValueE">isConstantOrUndef</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="454Op" title='Op' data-type='const llvm::SDValue' data-ref="454Op">Op</dfn>) {</td></tr>
<tr><th id="2491">2491</th><td>  <b>if</b> (<a class="local col4 ref" href="#454Op" title='Op' data-ref="454Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode7isUndefEv" title='llvm::SDNode::isUndef' data-ref="_ZNK4llvm6SDNode7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="2492">2492</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2493">2493</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#454Op" title='Op' data-ref="454Op">Op</a>))</td></tr>
<tr><th id="2494">2494</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2495">2495</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<a class="local col4 ref" href="#454Op" title='Op' data-ref="454Op">Op</a>))</td></tr>
<tr><th id="2496">2496</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2497">2497</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2498">2498</th><td>}</td></tr>
<tr><th id="2499">2499</th><td></td></tr>
<tr><th id="2500">2500</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL29isConstantOrUndefBUILD_VECTORPKN4llvm17BuildVectorSDNodeE" title='isConstantOrUndefBUILD_VECTOR' data-type='bool isConstantOrUndefBUILD_VECTOR(const llvm::BuildVectorSDNode * Op)' data-ref="_ZL29isConstantOrUndefBUILD_VECTORPKN4llvm17BuildVectorSDNodeE">isConstantOrUndefBUILD_VECTOR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BuildVectorSDNode" title='llvm::BuildVectorSDNode' data-ref="llvm::BuildVectorSDNode">BuildVectorSDNode</a> *<dfn class="local col5 decl" id="455Op" title='Op' data-type='const llvm::BuildVectorSDNode *' data-ref="455Op">Op</dfn>) {</td></tr>
<tr><th id="2501">2501</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="456i" title='i' data-type='unsigned int' data-ref="456i">i</dfn> = <var>0</var>; <a class="local col6 ref" href="#456i" title='i' data-ref="456i">i</a> &lt; <a class="local col5 ref" href="#455Op" title='Op' data-ref="455Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col6 ref" href="#456i" title='i' data-ref="456i">i</a>)</td></tr>
<tr><th id="2502">2502</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL17isConstantOrUndefN4llvm7SDValueE" title='isConstantOrUndef' data-use='c' data-ref="_ZL17isConstantOrUndefN4llvm7SDValueE">isConstantOrUndef</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#455Op" title='Op' data-ref="455Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#456i" title='i' data-ref="456i">i</a>)))</td></tr>
<tr><th id="2503">2503</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2504">2504</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2505">2505</th><td>}</td></tr>
<tr><th id="2506">2506</th><td></td></tr>
<tr><th id="2507">2507</th><td><i>// Lowers ISD::BUILD_VECTOR into appropriate SelectionDAG nodes for the</i></td></tr>
<tr><th id="2508">2508</th><td><i>// backend.</i></td></tr>
<tr><th id="2509">2509</th><td><i>//</i></td></tr>
<tr><th id="2510">2510</th><td><i>// Lowers according to the following rules:</i></td></tr>
<tr><th id="2511">2511</th><td><i>// - Constant splats are legal as-is as long as the SplatBitSize is a power of</i></td></tr>
<tr><th id="2512">2512</th><td><i>//   2 less than or equal to 64 and the value fits into a signed 10-bit</i></td></tr>
<tr><th id="2513">2513</th><td><i>//   immediate</i></td></tr>
<tr><th id="2514">2514</th><td><i>// - Constant splats are lowered to bitconverted BUILD_VECTORs if SplatBitSize</i></td></tr>
<tr><th id="2515">2515</th><td><i>//   is a power of 2 less than or equal to 64 and the value does not fit into a</i></td></tr>
<tr><th id="2516">2516</th><td><i>//   signed 10-bit immediate</i></td></tr>
<tr><th id="2517">2517</th><td><i>// - Non-constant splats are legal as-is.</i></td></tr>
<tr><th id="2518">2518</th><td><i>// - Non-constant non-splats are lowered to sequences of INSERT_VECTOR_ELT.</i></td></tr>
<tr><th id="2519">2519</th><td><i>// - All others are illegal and must be expanded.</i></td></tr>
<tr><th id="2520">2520</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering17lowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerBUILD_VECTOR' data-ref="_ZNK4llvm20MipsSETargetLowering17lowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE">lowerBUILD_VECTOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="457Op" title='Op' data-type='llvm::SDValue' data-ref="457Op">Op</dfn>,</td></tr>
<tr><th id="2521">2521</th><td>                                                <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="458DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="458DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="2522">2522</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BuildVectorSDNode" title='llvm::BuildVectorSDNode' data-ref="llvm::BuildVectorSDNode">BuildVectorSDNode</a> *<dfn class="local col9 decl" id="459Node" title='Node' data-type='llvm::BuildVectorSDNode *' data-ref="459Node">Node</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BuildVectorSDNode" title='llvm::BuildVectorSDNode' data-ref="llvm::BuildVectorSDNode">BuildVectorSDNode</a>&gt;(<span class='refarg'><a class="local col7 ref" href="#457Op" title='Op' data-ref="457Op">Op</a></span>);</td></tr>
<tr><th id="2523">2523</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="460ResTy" title='ResTy' data-type='llvm::EVT' data-ref="460ResTy">ResTy</dfn> = <a class="local col7 ref" href="#457Op" title='Op' data-ref="457Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="2524">2524</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col1 decl" id="461DL" title='DL' data-type='llvm::SDLoc' data-ref="461DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#457Op" title='Op' data-ref="457Op">Op</a>);</td></tr>
<tr><th id="2525">2525</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ev" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ev"></a><dfn class="local col2 decl" id="462SplatValue" title='SplatValue' data-type='llvm::APInt' data-ref="462SplatValue">SplatValue</dfn>, <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ev" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ev"></a><dfn class="local col3 decl" id="463SplatUndef" title='SplatUndef' data-type='llvm::APInt' data-ref="463SplatUndef">SplatUndef</dfn>;</td></tr>
<tr><th id="2526">2526</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="464SplatBitSize" title='SplatBitSize' data-type='unsigned int' data-ref="464SplatBitSize">SplatBitSize</dfn>;</td></tr>
<tr><th id="2527">2527</th><td>  <em>bool</em> <dfn class="local col5 decl" id="465HasAnyUndefs" title='HasAnyUndefs' data-type='bool' data-ref="465HasAnyUndefs">HasAnyUndefs</dfn>;</td></tr>
<tr><th id="2528">2528</th><td></td></tr>
<tr><th id="2529">2529</th><td>  <b>if</b> (!<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6hasMSAEv" title='llvm::MipsSubtarget::hasMSA' data-ref="_ZNK4llvm13MipsSubtarget6hasMSAEv">hasMSA</a>() || !<a class="local col0 ref" href="#460ResTy" title='ResTy' data-ref="460ResTy">ResTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT14is128BitVectorEv" title='llvm::EVT::is128BitVector' data-ref="_ZNK4llvm3EVT14is128BitVectorEv">is128BitVector</a>())</td></tr>
<tr><th id="2530">2530</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2531">2531</th><td></td></tr>
<tr><th id="2532">2532</th><td>  <b>if</b> (<a class="local col9 ref" href="#459Node" title='Node' data-ref="459Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm17BuildVectorSDNode15isConstantSplatERNS_5APIntES2_RjRbjb" title='llvm::BuildVectorSDNode::isConstantSplat' data-ref="_ZNK4llvm17BuildVectorSDNode15isConstantSplatERNS_5APIntES2_RjRbjb">isConstantSplat</a>(<span class='refarg'><a class="local col2 ref" href="#462SplatValue" title='SplatValue' data-ref="462SplatValue">SplatValue</a></span>, <span class='refarg'><a class="local col3 ref" href="#463SplatUndef" title='SplatUndef' data-ref="463SplatUndef">SplatUndef</a></span>, <span class='refarg'><a class="local col4 ref" href="#464SplatBitSize" title='SplatBitSize' data-ref="464SplatBitSize">SplatBitSize</a></span>,</td></tr>
<tr><th id="2533">2533</th><td>                            <span class='refarg'><a class="local col5 ref" href="#465HasAnyUndefs" title='HasAnyUndefs' data-ref="465HasAnyUndefs">HasAnyUndefs</a></span>, <var>8</var>,</td></tr>
<tr><th id="2534">2534</th><td>                            !<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget8isLittleEv" title='llvm::MipsSubtarget::isLittle' data-ref="_ZNK4llvm13MipsSubtarget8isLittleEv">isLittle</a>()) &amp;&amp; <a class="local col4 ref" href="#464SplatBitSize" title='SplatBitSize' data-ref="464SplatBitSize">SplatBitSize</a> &lt;= <var>64</var>) {</td></tr>
<tr><th id="2535">2535</th><td>    <i>// We can only cope with 8, 16, 32, or 64-bit elements</i></td></tr>
<tr><th id="2536">2536</th><td>    <b>if</b> (<a class="local col4 ref" href="#464SplatBitSize" title='SplatBitSize' data-ref="464SplatBitSize">SplatBitSize</a> != <var>8</var> &amp;&amp; <a class="local col4 ref" href="#464SplatBitSize" title='SplatBitSize' data-ref="464SplatBitSize">SplatBitSize</a> != <var>16</var> &amp;&amp; <a class="local col4 ref" href="#464SplatBitSize" title='SplatBitSize' data-ref="464SplatBitSize">SplatBitSize</a> != <var>32</var> &amp;&amp;</td></tr>
<tr><th id="2537">2537</th><td>        <a class="local col4 ref" href="#464SplatBitSize" title='SplatBitSize' data-ref="464SplatBitSize">SplatBitSize</a> != <var>64</var>)</td></tr>
<tr><th id="2538">2538</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2539">2539</th><td></td></tr>
<tr><th id="2540">2540</th><td>    <i>// If the value isn't an integer type we will have to bitcast</i></td></tr>
<tr><th id="2541">2541</th><td><i>    // from an integer type first. Also, if there are any undefs, we must</i></td></tr>
<tr><th id="2542">2542</th><td><i>    // lower them to defined values first.</i></td></tr>
<tr><th id="2543">2543</th><td>    <b>if</b> (<a class="local col0 ref" href="#460ResTy" title='ResTy' data-ref="460ResTy">ResTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT9isIntegerEv" title='llvm::EVT::isInteger' data-ref="_ZNK4llvm3EVT9isIntegerEv">isInteger</a>() &amp;&amp; !<a class="local col5 ref" href="#465HasAnyUndefs" title='HasAnyUndefs' data-ref="465HasAnyUndefs">HasAnyUndefs</a>)</td></tr>
<tr><th id="2544">2544</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col7 ref" href="#457Op" title='Op' data-ref="457Op">Op</a>;</td></tr>
<tr><th id="2545">2545</th><td></td></tr>
<tr><th id="2546">2546</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1Ev" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1Ev"></a><dfn class="local col6 decl" id="466ViaVecTy" title='ViaVecTy' data-type='llvm::EVT' data-ref="466ViaVecTy">ViaVecTy</dfn>;</td></tr>
<tr><th id="2547">2547</th><td></td></tr>
<tr><th id="2548">2548</th><td>    <b>switch</b> (<a class="local col4 ref" href="#464SplatBitSize" title='SplatBitSize' data-ref="464SplatBitSize">SplatBitSize</a>) {</td></tr>
<tr><th id="2549">2549</th><td>    <b>default</b>:</td></tr>
<tr><th id="2550">2550</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2551">2551</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="2552">2552</th><td>      <a class="local col6 ref" href="#466ViaVecTy" title='ViaVecTy' data-ref="466ViaVecTy">ViaVecTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>;</td></tr>
<tr><th id="2553">2553</th><td>      <b>break</b>;</td></tr>
<tr><th id="2554">2554</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="2555">2555</th><td>      <a class="local col6 ref" href="#466ViaVecTy" title='ViaVecTy' data-ref="466ViaVecTy">ViaVecTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a>;</td></tr>
<tr><th id="2556">2556</th><td>      <b>break</b>;</td></tr>
<tr><th id="2557">2557</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="2558">2558</th><td>      <a class="local col6 ref" href="#466ViaVecTy" title='ViaVecTy' data-ref="466ViaVecTy">ViaVecTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>;</td></tr>
<tr><th id="2559">2559</th><td>      <b>break</b>;</td></tr>
<tr><th id="2560">2560</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="2561">2561</th><td>      <i>// There's no fill.d to fall back on for 64-bit values</i></td></tr>
<tr><th id="2562">2562</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2563">2563</th><td>    }</td></tr>
<tr><th id="2564">2564</th><td></td></tr>
<tr><th id="2565">2565</th><td>    <i>// SelectionDAG::getConstant will promote SplatValue appropriately.</i></td></tr>
<tr><th id="2566">2566</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="467Result" title='Result' data-type='llvm::SDValue' data-ref="467Result">Result</dfn> = <a class="local col8 ref" href="#458DAG" title='DAG' data-ref="458DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col2 ref" href="#462SplatValue" title='SplatValue' data-ref="462SplatValue">SplatValue</a>, <a class="local col1 ref" href="#461DL" title='DL' data-ref="461DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#466ViaVecTy" title='ViaVecTy' data-ref="466ViaVecTy">ViaVecTy</a>);</td></tr>
<tr><th id="2567">2567</th><td></td></tr>
<tr><th id="2568">2568</th><td>    <i>// Bitcast to the type we originally wanted</i></td></tr>
<tr><th id="2569">2569</th><td>    <b>if</b> (<a class="local col6 ref" href="#466ViaVecTy" title='ViaVecTy' data-ref="466ViaVecTy">ViaVecTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#460ResTy" title='ResTy' data-ref="460ResTy">ResTy</a>)</td></tr>
<tr><th id="2570">2570</th><td>      <a class="local col7 ref" href="#467Result" title='Result' data-ref="467Result">Result</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col8 ref" href="#458DAG" title='DAG' data-ref="458DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col9 ref" href="#459Node" title='Node' data-ref="459Node">Node</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#460ResTy" title='ResTy' data-ref="460ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#467Result" title='Result' data-ref="467Result">Result</a>);</td></tr>
<tr><th id="2571">2571</th><td></td></tr>
<tr><th id="2572">2572</th><td>    <b>return</b> <a class="local col7 ref" href="#467Result" title='Result' data-ref="467Result">Result</a>;</td></tr>
<tr><th id="2573">2573</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#458DAG" title='DAG' data-ref="458DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12isSplatValueENS_7SDValueEb" title='llvm::SelectionDAG::isSplatValue' data-ref="_ZN4llvm12SelectionDAG12isSplatValueENS_7SDValueEb">isSplatValue</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#457Op" title='Op' data-ref="457Op">Op</a>, <i>/* AllowUndefs */</i> <b>false</b>))</td></tr>
<tr><th id="2574">2574</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col7 ref" href="#457Op" title='Op' data-ref="457Op">Op</a>;</td></tr>
<tr><th id="2575">2575</th><td>  <b>else</b> <b>if</b> (!<a class="tu ref" href="#_ZL29isConstantOrUndefBUILD_VECTORPKN4llvm17BuildVectorSDNodeE" title='isConstantOrUndefBUILD_VECTOR' data-use='c' data-ref="_ZL29isConstantOrUndefBUILD_VECTORPKN4llvm17BuildVectorSDNodeE">isConstantOrUndefBUILD_VECTOR</a>(<a class="local col9 ref" href="#459Node" title='Node' data-ref="459Node">Node</a>)) {</td></tr>
<tr><th id="2576">2576</th><td>    <i>// Use INSERT_VECTOR_ELT operations rather than expand to stores.</i></td></tr>
<tr><th id="2577">2577</th><td><i>    // The resulting code is the same length as the expansion, but it doesn't</i></td></tr>
<tr><th id="2578">2578</th><td><i>    // use memory operations</i></td></tr>
<tr><th id="2579">2579</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="468ResTy" title='ResTy' data-type='llvm::EVT' data-ref="468ResTy">ResTy</dfn> = <a class="local col9 ref" href="#459Node" title='Node' data-ref="459Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="2580">2580</th><td></td></tr>
<tr><th id="2581">2581</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ResTy.isVector()) ? void (0) : __assert_fail (&quot;ResTy.isVector()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 2581, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#468ResTy" title='ResTy' data-ref="468ResTy">ResTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>());</td></tr>
<tr><th id="2582">2582</th><td></td></tr>
<tr><th id="2583">2583</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="469NumElts" title='NumElts' data-type='unsigned int' data-ref="469NumElts">NumElts</dfn> = <a class="local col8 ref" href="#468ResTy" title='ResTy' data-ref="468ResTy">ResTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>();</td></tr>
<tr><th id="2584">2584</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="470Vector" title='Vector' data-type='llvm::SDValue' data-ref="470Vector">Vector</dfn> = <a class="local col8 ref" href="#458DAG" title='DAG' data-ref="458DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE" title='llvm::SelectionDAG::getUNDEF' data-ref="_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE">getUNDEF</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#468ResTy" title='ResTy' data-ref="468ResTy">ResTy</a>);</td></tr>
<tr><th id="2585">2585</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="471i" title='i' data-type='unsigned int' data-ref="471i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#471i" title='i' data-ref="471i">i</a> &lt; <a class="local col9 ref" href="#469NumElts" title='NumElts' data-ref="469NumElts">NumElts</a>; ++<a class="local col1 ref" href="#471i" title='i' data-ref="471i">i</a>) {</td></tr>
<tr><th id="2586">2586</th><td>      <a class="local col0 ref" href="#470Vector" title='Vector' data-ref="470Vector">Vector</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col8 ref" href="#458DAG" title='DAG' data-ref="458DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>, <a class="local col1 ref" href="#461DL" title='DL' data-ref="461DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#468ResTy" title='ResTy' data-ref="468ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#470Vector" title='Vector' data-ref="470Vector">Vector</a>,</td></tr>
<tr><th id="2587">2587</th><td>                           <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#459Node" title='Node' data-ref="459Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#471i" title='i' data-ref="471i">i</a>),</td></tr>
<tr><th id="2588">2588</th><td>                           <a class="local col8 ref" href="#458DAG" title='DAG' data-ref="458DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col1 ref" href="#471i" title='i' data-ref="471i">i</a>, <a class="local col1 ref" href="#461DL" title='DL' data-ref="461DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="2589">2589</th><td>    }</td></tr>
<tr><th id="2590">2590</th><td>    <b>return</b> <a class="local col0 ref" href="#470Vector" title='Vector' data-ref="470Vector">Vector</a>;</td></tr>
<tr><th id="2591">2591</th><td>  }</td></tr>
<tr><th id="2592">2592</th><td></td></tr>
<tr><th id="2593">2593</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2594">2594</th><td>}</td></tr>
<tr><th id="2595">2595</th><td></td></tr>
<tr><th id="2596">2596</th><td><i  data-doc="_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// Lower VECTOR_SHUFFLE into SHF (if possible).</i></td></tr>
<tr><th id="2597">2597</th><td><i  data-doc="_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2598">2598</th><td><i  data-doc="_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// SHF splits the vector into blocks of four elements, then shuffles these</i></td></tr>
<tr><th id="2599">2599</th><td><i  data-doc="_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// elements according to a &lt;4 x i2&gt; constant (encoded as an integer immediate).</i></td></tr>
<tr><th id="2600">2600</th><td><i  data-doc="_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2601">2601</th><td><i  data-doc="_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// It is therefore possible to lower into SHF when the mask takes the form:</i></td></tr>
<tr><th id="2602">2602</th><td><i  data-doc="_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;a, b, c, d, a+4, b+4, c+4, d+4, a+8, b+8, c+8, d+8, ...&gt;</i></td></tr>
<tr><th id="2603">2603</th><td><i  data-doc="_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// When undef's appear they are treated as if they were whatever value is</i></td></tr>
<tr><th id="2604">2604</th><td><i  data-doc="_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// necessary in order to fit the above forms.</i></td></tr>
<tr><th id="2605">2605</th><td><i  data-doc="_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2606">2606</th><td><i  data-doc="_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// For example:</i></td></tr>
<tr><th id="2607">2607</th><td><i  data-doc="_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   %2 = shufflevector &lt;8 x i16&gt; %0, &lt;8 x i16&gt; undef,</i></td></tr>
<tr><th id="2608">2608</th><td><i  data-doc="_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//                      &lt;8 x i32&gt; &lt;i32 3, i32 2, i32 1, i32 0,</i></td></tr>
<tr><th id="2609">2609</th><td><i  data-doc="_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//                                 i32 7, i32 6, i32 5, i32 4&gt;</i></td></tr>
<tr><th id="2610">2610</th><td><i  data-doc="_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// is lowered to:</i></td></tr>
<tr><th id="2611">2611</th><td><i  data-doc="_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   (SHF_H $w0, $w1, 27)</i></td></tr>
<tr><th id="2612">2612</th><td><i  data-doc="_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// where the 27 comes from:</i></td></tr>
<tr><th id="2613">2613</th><td><i  data-doc="_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   3 + (2 &lt;&lt; 2) + (1 &lt;&lt; 4) + (0 &lt;&lt; 6)</i></td></tr>
<tr><th id="2614">2614</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE" title='lowerVECTOR_SHUFFLE_SHF' data-type='llvm::SDValue lowerVECTOR_SHUFFLE_SHF(llvm::SDValue Op, llvm::EVT ResTy, SmallVector&lt;int, 16&gt; Indices, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">lowerVECTOR_SHUFFLE_SHF</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="472Op" title='Op' data-type='llvm::SDValue' data-ref="472Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="473ResTy" title='ResTy' data-type='llvm::EVT' data-ref="473ResTy">ResTy</dfn>,</td></tr>
<tr><th id="2615">2615</th><td>                                       <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>int</em>, <var>16</var>&gt; <dfn class="local col4 decl" id="474Indices" title='Indices' data-type='SmallVector&lt;int, 16&gt;' data-ref="474Indices">Indices</dfn>,</td></tr>
<tr><th id="2616">2616</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="475DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="475DAG">DAG</dfn>) {</td></tr>
<tr><th id="2617">2617</th><td>  <em>int</em> <dfn class="local col6 decl" id="476SHFIndices" title='SHFIndices' data-type='int [4]' data-ref="476SHFIndices">SHFIndices</dfn>[<var>4</var>] = { -<var>1</var>, -<var>1</var>, -<var>1</var>, -<var>1</var> };</td></tr>
<tr><th id="2618">2618</th><td></td></tr>
<tr><th id="2619">2619</th><td>  <b>if</b> (<a class="local col4 ref" href="#474Indices" title='Indices' data-ref="474Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &lt; <var>4</var>)</td></tr>
<tr><th id="2620">2620</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2621">2621</th><td></td></tr>
<tr><th id="2622">2622</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="477i" title='i' data-type='unsigned int' data-ref="477i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#477i" title='i' data-ref="477i">i</a> &lt; <var>4</var>; ++<a class="local col7 ref" href="#477i" title='i' data-ref="477i">i</a>) {</td></tr>
<tr><th id="2623">2623</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="478j" title='j' data-type='unsigned int' data-ref="478j">j</dfn> = <a class="local col7 ref" href="#477i" title='i' data-ref="477i">i</a>; <a class="local col8 ref" href="#478j" title='j' data-ref="478j">j</a> &lt; <a class="local col4 ref" href="#474Indices" title='Indices' data-ref="474Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col8 ref" href="#478j" title='j' data-ref="478j">j</a> += <var>4</var>) {</td></tr>
<tr><th id="2624">2624</th><td>      <em>int</em> <dfn class="local col9 decl" id="479Idx" title='Idx' data-type='int' data-ref="479Idx">Idx</dfn> = <a class="local col4 ref" href="#474Indices" title='Indices' data-ref="474Indices">Indices</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#478j" title='j' data-ref="478j">j</a>]</a>;</td></tr>
<tr><th id="2625">2625</th><td></td></tr>
<tr><th id="2626">2626</th><td>      <i>// Convert from vector index to 4-element subvector index</i></td></tr>
<tr><th id="2627">2627</th><td><i>      // If an index refers to an element outside of the subvector then give up</i></td></tr>
<tr><th id="2628">2628</th><td>      <b>if</b> (<a class="local col9 ref" href="#479Idx" title='Idx' data-ref="479Idx">Idx</a> != -<var>1</var>) {</td></tr>
<tr><th id="2629">2629</th><td>        <a class="local col9 ref" href="#479Idx" title='Idx' data-ref="479Idx">Idx</a> -= <var>4</var> * (<a class="local col8 ref" href="#478j" title='j' data-ref="478j">j</a> / <var>4</var>);</td></tr>
<tr><th id="2630">2630</th><td>        <b>if</b> (<a class="local col9 ref" href="#479Idx" title='Idx' data-ref="479Idx">Idx</a> &lt; <var>0</var> || <a class="local col9 ref" href="#479Idx" title='Idx' data-ref="479Idx">Idx</a> &gt;= <var>4</var>)</td></tr>
<tr><th id="2631">2631</th><td>          <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2632">2632</th><td>      }</td></tr>
<tr><th id="2633">2633</th><td></td></tr>
<tr><th id="2634">2634</th><td>      <i>// If the mask has an undef, replace it with the current index.</i></td></tr>
<tr><th id="2635">2635</th><td><i>      // Note that it might still be undef if the current index is also undef</i></td></tr>
<tr><th id="2636">2636</th><td>      <b>if</b> (<a class="local col6 ref" href="#476SHFIndices" title='SHFIndices' data-ref="476SHFIndices">SHFIndices</a>[<a class="local col7 ref" href="#477i" title='i' data-ref="477i">i</a>] == -<var>1</var>)</td></tr>
<tr><th id="2637">2637</th><td>        <a class="local col6 ref" href="#476SHFIndices" title='SHFIndices' data-ref="476SHFIndices">SHFIndices</a>[<a class="local col7 ref" href="#477i" title='i' data-ref="477i">i</a>] = <a class="local col9 ref" href="#479Idx" title='Idx' data-ref="479Idx">Idx</a>;</td></tr>
<tr><th id="2638">2638</th><td></td></tr>
<tr><th id="2639">2639</th><td>      <i>// Check that non-undef values are the same as in the mask. If they</i></td></tr>
<tr><th id="2640">2640</th><td><i>      // aren't then give up</i></td></tr>
<tr><th id="2641">2641</th><td>      <b>if</b> (!(<a class="local col9 ref" href="#479Idx" title='Idx' data-ref="479Idx">Idx</a> == -<var>1</var> || <a class="local col9 ref" href="#479Idx" title='Idx' data-ref="479Idx">Idx</a> == <a class="local col6 ref" href="#476SHFIndices" title='SHFIndices' data-ref="476SHFIndices">SHFIndices</a>[<a class="local col7 ref" href="#477i" title='i' data-ref="477i">i</a>]))</td></tr>
<tr><th id="2642">2642</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2643">2643</th><td>    }</td></tr>
<tr><th id="2644">2644</th><td>  }</td></tr>
<tr><th id="2645">2645</th><td></td></tr>
<tr><th id="2646">2646</th><td>  <i>// Calculate the immediate. Replace any remaining undefs with zero</i></td></tr>
<tr><th id="2647">2647</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col0 decl" id="480Imm" title='Imm' data-type='llvm::APInt' data-ref="480Imm">Imm</dfn><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><var>32</var>, <var>0</var>);</td></tr>
<tr><th id="2648">2648</th><td>  <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="481i" title='i' data-type='int' data-ref="481i">i</dfn> = <var>3</var>; <a class="local col1 ref" href="#481i" title='i' data-ref="481i">i</a> &gt;= <var>0</var>; --<a class="local col1 ref" href="#481i" title='i' data-ref="481i">i</a>) {</td></tr>
<tr><th id="2649">2649</th><td>    <em>int</em> <dfn class="local col2 decl" id="482Idx" title='Idx' data-type='int' data-ref="482Idx">Idx</dfn> = <a class="local col6 ref" href="#476SHFIndices" title='SHFIndices' data-ref="476SHFIndices">SHFIndices</a>[<a class="local col1 ref" href="#481i" title='i' data-ref="481i">i</a>];</td></tr>
<tr><th id="2650">2650</th><td></td></tr>
<tr><th id="2651">2651</th><td>    <b>if</b> (<a class="local col2 ref" href="#482Idx" title='Idx' data-ref="482Idx">Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="2652">2652</th><td>      <a class="local col2 ref" href="#482Idx" title='Idx' data-ref="482Idx">Idx</a> = <var>0</var>;</td></tr>
<tr><th id="2653">2653</th><td></td></tr>
<tr><th id="2654">2654</th><td>    <a class="local col0 ref" href="#480Imm" title='Imm' data-ref="480Imm">Imm</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntlSEj" title='llvm::APInt::operator&lt;&lt;=' data-ref="_ZN4llvm5APIntlSEj">&lt;&lt;=</a> <var>2</var>;</td></tr>
<tr><th id="2655">2655</th><td>    <a class="local col0 ref" href="#480Imm" title='Imm' data-ref="480Imm">Imm</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntoREm" title='llvm::APInt::operator|=' data-ref="_ZN4llvm5APIntoREm">|=</a> <a class="local col2 ref" href="#482Idx" title='Idx' data-ref="482Idx">Idx</a> &amp; <var>0x3</var>;</td></tr>
<tr><th id="2656">2656</th><td>  }</td></tr>
<tr><th id="2657">2657</th><td></td></tr>
<tr><th id="2658">2658</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col3 decl" id="483DL" title='DL' data-type='llvm::SDLoc' data-ref="483DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#472Op" title='Op' data-ref="472Op">Op</a>);</td></tr>
<tr><th id="2659">2659</th><td>  <b>return</b> <a class="local col5 ref" href="#475DAG" title='DAG' data-ref="475DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::SHF" title='llvm::MipsISD::NodeType::SHF' data-ref="llvm::MipsISD::NodeType::SHF">SHF</a>, <a class="local col3 ref" href="#483DL" title='DL' data-ref="483DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#473ResTy" title='ResTy' data-ref="473ResTy">ResTy</a>,</td></tr>
<tr><th id="2660">2660</th><td>                     <a class="local col5 ref" href="#475DAG" title='DAG' data-ref="475DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col0 ref" href="#480Imm" title='Imm' data-ref="480Imm">Imm</a>, <a class="local col3 ref" href="#483DL" title='DL' data-ref="483DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#472Op" title='Op' data-ref="472Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="2661">2661</th><td>}</td></tr>
<tr><th id="2662">2662</th><td></td></tr>
<tr><th id="2663">2663</th><td><i class="doc">/// Determine whether a range fits a regular pattern of values.</i></td></tr>
<tr><th id="2664">2664</th><td><i class="doc">/// This function accounts for the possibility of jumping over the End iterator.</i></td></tr>
<tr><th id="2665">2665</th><td><b>template</b> &lt;<b>typename</b> ValType&gt;</td></tr>
<tr><th id="2666">2666</th><td><em>static</em> <em>bool</em></td></tr>
<tr><th id="2667">2667</th><td><dfn class="tu decl def" id="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-type='bool fitsRegularPattern(typename SmallVectorImpl&lt;ValType&gt;::const_iterator Begin, unsigned int CheckStride, typename SmallVectorImpl&lt;ValType&gt;::const_iterator End, ValType ExpectedIndex, unsigned int ExpectedIndexStride)' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</dfn>(<b>typename</b> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;ValType&gt;::const_iterator <dfn class="local col4 decl" id="484Begin" title='Begin' data-type='typename SmallVectorImpl&lt;ValType&gt;::const_iterator' data-ref="484Begin">Begin</dfn>,</td></tr>
<tr><th id="2668">2668</th><td>                   <em>unsigned</em> <dfn class="local col5 decl" id="485CheckStride" title='CheckStride' data-type='unsigned int' data-ref="485CheckStride">CheckStride</dfn>,</td></tr>
<tr><th id="2669">2669</th><td>                   <b>typename</b> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;ValType&gt;::const_iterator <dfn class="local col6 decl" id="486End" title='End' data-type='typename SmallVectorImpl&lt;ValType&gt;::const_iterator' data-ref="486End">End</dfn>,</td></tr>
<tr><th id="2670">2670</th><td>                   ValType <dfn class="local col7 decl" id="487ExpectedIndex" title='ExpectedIndex' data-type='ValType' data-ref="487ExpectedIndex">ExpectedIndex</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="488ExpectedIndexStride" title='ExpectedIndexStride' data-type='unsigned int' data-ref="488ExpectedIndexStride">ExpectedIndexStride</dfn>) {</td></tr>
<tr><th id="2671">2671</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="489I" title='I' data-type='auto &amp;' data-ref="489I">I</dfn> = <a class="local col4 ref" href="#484Begin" title='Begin' data-ref="484Begin">Begin</a>;</td></tr>
<tr><th id="2672">2672</th><td></td></tr>
<tr><th id="2673">2673</th><td>  <b>while</b> (<a class="local col9 ref" href="#489I" title='I' data-ref="489I">I</a> != <a class="local col6 ref" href="#486End" title='End' data-ref="486End">End</a>) {</td></tr>
<tr><th id="2674">2674</th><td>    <b>if</b> (*<a class="local col9 ref" href="#489I" title='I' data-ref="489I">I</a> != -<var>1</var> &amp;&amp; *<a class="local col9 ref" href="#489I" title='I' data-ref="489I">I</a> != <a class="local col7 ref" href="#487ExpectedIndex" title='ExpectedIndex' data-ref="487ExpectedIndex">ExpectedIndex</a>)</td></tr>
<tr><th id="2675">2675</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2676">2676</th><td>    <a class="local col7 ref" href="#487ExpectedIndex" title='ExpectedIndex' data-ref="487ExpectedIndex">ExpectedIndex</a> += <a class="local col8 ref" href="#488ExpectedIndexStride" title='ExpectedIndexStride' data-ref="488ExpectedIndexStride">ExpectedIndexStride</a>;</td></tr>
<tr><th id="2677">2677</th><td></td></tr>
<tr><th id="2678">2678</th><td>    <i>// Incrementing past End is undefined behaviour so we must increment one</i></td></tr>
<tr><th id="2679">2679</th><td><i>    // step at a time and check for End at each step.</i></td></tr>
<tr><th id="2680">2680</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="490n" title='n' data-type='unsigned int' data-ref="490n">n</dfn> = <var>0</var>; <a class="local col0 ref" href="#490n" title='n' data-ref="490n">n</a> &lt; <a class="local col5 ref" href="#485CheckStride" title='CheckStride' data-ref="485CheckStride">CheckStride</a> &amp;&amp; <a class="local col9 ref" href="#489I" title='I' data-ref="489I">I</a> != <a class="local col6 ref" href="#486End" title='End' data-ref="486End">End</a>; ++<a class="local col0 ref" href="#490n" title='n' data-ref="490n">n</a>, ++<a class="local col9 ref" href="#489I" title='I' data-ref="489I">I</a>)</td></tr>
<tr><th id="2681">2681</th><td>      ; <i>// Empty loop body.</i></td></tr>
<tr><th id="2682">2682</th><td>  }</td></tr>
<tr><th id="2683">2683</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2684">2684</th><td>}</td></tr>
<tr><th id="2685">2685</th><td></td></tr>
<tr><th id="2686">2686</th><td><i  data-doc="_ZL23isVECTOR_SHUFFLE_SPLATIN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// Determine whether VECTOR_SHUFFLE is a SPLATI.</i></td></tr>
<tr><th id="2687">2687</th><td><i  data-doc="_ZL23isVECTOR_SHUFFLE_SPLATIN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2688">2688</th><td><i  data-doc="_ZL23isVECTOR_SHUFFLE_SPLATIN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// It is a SPLATI when the mask is:</i></td></tr>
<tr><th id="2689">2689</th><td><i  data-doc="_ZL23isVECTOR_SHUFFLE_SPLATIN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;x, x, x, ...&gt;</i></td></tr>
<tr><th id="2690">2690</th><td><i  data-doc="_ZL23isVECTOR_SHUFFLE_SPLATIN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// where x is any valid index.</i></td></tr>
<tr><th id="2691">2691</th><td><i  data-doc="_ZL23isVECTOR_SHUFFLE_SPLATIN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2692">2692</th><td><i  data-doc="_ZL23isVECTOR_SHUFFLE_SPLATIN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// When undef's appear in the mask they are treated as if they were whatever</i></td></tr>
<tr><th id="2693">2693</th><td><i  data-doc="_ZL23isVECTOR_SHUFFLE_SPLATIN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// value is necessary in order to fit the above form.</i></td></tr>
<tr><th id="2694">2694</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL23isVECTOR_SHUFFLE_SPLATIN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE" title='isVECTOR_SHUFFLE_SPLATI' data-type='bool isVECTOR_SHUFFLE_SPLATI(llvm::SDValue Op, llvm::EVT ResTy, SmallVector&lt;int, 16&gt; Indices, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL23isVECTOR_SHUFFLE_SPLATIN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">isVECTOR_SHUFFLE_SPLATI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="491Op" title='Op' data-type='llvm::SDValue' data-ref="491Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="492ResTy" title='ResTy' data-type='llvm::EVT' data-ref="492ResTy">ResTy</dfn>,</td></tr>
<tr><th id="2695">2695</th><td>                                    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>int</em>, <var>16</var>&gt; <dfn class="local col3 decl" id="493Indices" title='Indices' data-type='SmallVector&lt;int, 16&gt;' data-ref="493Indices">Indices</dfn>,</td></tr>
<tr><th id="2696">2696</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="494DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="494DAG">DAG</dfn>) {</td></tr>
<tr><th id="2697">2697</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Indices.size() % 2) == 0) ? void (0) : __assert_fail (&quot;(Indices.size() % 2) == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 2697, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col3 ref" href="#493Indices" title='Indices' data-ref="493Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() % <var>2</var>) == <var>0</var>);</td></tr>
<tr><th id="2698">2698</th><td></td></tr>
<tr><th id="2699">2699</th><td>  <em>int</em> <dfn class="local col5 decl" id="495SplatIndex" title='SplatIndex' data-type='int' data-ref="495SplatIndex">SplatIndex</dfn> = -<var>1</var>;</td></tr>
<tr><th id="2700">2700</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="496V" title='V' data-type='const int &amp;' data-ref="496V">V</dfn> : <a class="local col3 ref" href="#493Indices" title='Indices' data-ref="493Indices">Indices</a>) {</td></tr>
<tr><th id="2701">2701</th><td>    <b>if</b> (<a class="local col6 ref" href="#496V" title='V' data-ref="496V">V</a> != -<var>1</var>) {</td></tr>
<tr><th id="2702">2702</th><td>      <a class="local col5 ref" href="#495SplatIndex" title='SplatIndex' data-ref="495SplatIndex">SplatIndex</a> = <a class="local col6 ref" href="#496V" title='V' data-ref="496V">V</a>;</td></tr>
<tr><th id="2703">2703</th><td>      <b>break</b>;</td></tr>
<tr><th id="2704">2704</th><td>    }</td></tr>
<tr><th id="2705">2705</th><td>  }</td></tr>
<tr><th id="2706">2706</th><td></td></tr>
<tr><th id="2707">2707</th><td>  <b>return</b> <a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col3 ref" href="#493Indices" title='Indices' data-ref="493Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <var>1</var>, <a class="local col3 ref" href="#493Indices" title='Indices' data-ref="493Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(), <a class="local col5 ref" href="#495SplatIndex" title='SplatIndex' data-ref="495SplatIndex">SplatIndex</a>,</td></tr>
<tr><th id="2708">2708</th><td>                                 <var>0</var>);</td></tr>
<tr><th id="2709">2709</th><td>}</td></tr>
<tr><th id="2710">2710</th><td></td></tr>
<tr><th id="2711">2711</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// Lower VECTOR_SHUFFLE into ILVEV (if possible).</i></td></tr>
<tr><th id="2712">2712</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2713">2713</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// ILVEV interleaves the even elements from each vector.</i></td></tr>
<tr><th id="2714">2714</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2715">2715</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// It is possible to lower into ILVEV when the mask consists of two of the</i></td></tr>
<tr><th id="2716">2716</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// following forms interleaved:</i></td></tr>
<tr><th id="2717">2717</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;0, 2, 4, ...&gt;</i></td></tr>
<tr><th id="2718">2718</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;n, n+2, n+4, ...&gt;</i></td></tr>
<tr><th id="2719">2719</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// where n is the number of elements in the vector.</i></td></tr>
<tr><th id="2720">2720</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// For example:</i></td></tr>
<tr><th id="2721">2721</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;0, 0, 2, 2, 4, 4, ...&gt;</i></td></tr>
<tr><th id="2722">2722</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;0, n, 2, n+2, 4, n+4, ...&gt;</i></td></tr>
<tr><th id="2723">2723</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2724">2724</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// When undef's appear in the mask they are treated as if they were whatever</i></td></tr>
<tr><th id="2725">2725</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// value is necessary in order to fit the above forms.</i></td></tr>
<tr><th id="2726">2726</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL25lowerVECTOR_SHUFFLE_ILVEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE" title='lowerVECTOR_SHUFFLE_ILVEV' data-type='llvm::SDValue lowerVECTOR_SHUFFLE_ILVEV(llvm::SDValue Op, llvm::EVT ResTy, SmallVector&lt;int, 16&gt; Indices, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL25lowerVECTOR_SHUFFLE_ILVEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">lowerVECTOR_SHUFFLE_ILVEV</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="497Op" title='Op' data-type='llvm::SDValue' data-ref="497Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="498ResTy" title='ResTy' data-type='llvm::EVT' data-ref="498ResTy">ResTy</dfn>,</td></tr>
<tr><th id="2727">2727</th><td>                                         <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>int</em>, <var>16</var>&gt; <dfn class="local col9 decl" id="499Indices" title='Indices' data-type='SmallVector&lt;int, 16&gt;' data-ref="499Indices">Indices</dfn>,</td></tr>
<tr><th id="2728">2728</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="500DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="500DAG">DAG</dfn>) {</td></tr>
<tr><th id="2729">2729</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Indices.size() % 2) == 0) ? void (0) : __assert_fail (&quot;(Indices.size() % 2) == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 2729, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col9 ref" href="#499Indices" title='Indices' data-ref="499Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() % <var>2</var>) == <var>0</var>);</td></tr>
<tr><th id="2730">2730</th><td></td></tr>
<tr><th id="2731">2731</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col1 decl" id="501Wt" title='Wt' data-type='llvm::SDValue' data-ref="501Wt">Wt</dfn>;</td></tr>
<tr><th id="2732">2732</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col2 decl" id="502Ws" title='Ws' data-type='llvm::SDValue' data-ref="502Ws">Ws</dfn>;</td></tr>
<tr><th id="2733">2733</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="503Begin" title='Begin' data-type='int *const &amp;' data-ref="503Begin">Begin</dfn> = <a class="local col9 ref" href="#499Indices" title='Indices' data-ref="499Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>();</td></tr>
<tr><th id="2734">2734</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col4 decl" id="504End" title='End' data-type='int *const &amp;' data-ref="504End">End</dfn> = <a class="local col9 ref" href="#499Indices" title='Indices' data-ref="499Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="2735">2735</th><td></td></tr>
<tr><th id="2736">2736</th><td>  <i>// Check even elements are taken from the even elements of one half or the</i></td></tr>
<tr><th id="2737">2737</th><td><i>  // other and pick an operand accordingly.</i></td></tr>
<tr><th id="2738">2738</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col3 ref" href="#503Begin" title='Begin' data-ref="503Begin">Begin</a>, <var>2</var>, <a class="local col4 ref" href="#504End" title='End' data-ref="504End">End</a>, <var>0</var>, <var>2</var>))</td></tr>
<tr><th id="2739">2739</th><td>    <a class="local col1 ref" href="#501Wt" title='Wt' data-ref="501Wt">Wt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#497Op" title='Op' data-ref="497Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2740">2740</th><td>  <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col3 ref" href="#503Begin" title='Begin' data-ref="503Begin">Begin</a>, <var>2</var>, <a class="local col4 ref" href="#504End" title='End' data-ref="504End">End</a>, <a class="local col9 ref" href="#499Indices" title='Indices' data-ref="499Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(), <var>2</var>))</td></tr>
<tr><th id="2741">2741</th><td>    <a class="local col1 ref" href="#501Wt" title='Wt' data-ref="501Wt">Wt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#497Op" title='Op' data-ref="497Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2742">2742</th><td>  <b>else</b></td></tr>
<tr><th id="2743">2743</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2744">2744</th><td></td></tr>
<tr><th id="2745">2745</th><td>  <i>// Check odd elements are taken from the even elements of one half or the</i></td></tr>
<tr><th id="2746">2746</th><td><i>  // other and pick an operand accordingly.</i></td></tr>
<tr><th id="2747">2747</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col3 ref" href="#503Begin" title='Begin' data-ref="503Begin">Begin</a> + <var>1</var>, <var>2</var>, <a class="local col4 ref" href="#504End" title='End' data-ref="504End">End</a>, <var>0</var>, <var>2</var>))</td></tr>
<tr><th id="2748">2748</th><td>    <a class="local col2 ref" href="#502Ws" title='Ws' data-ref="502Ws">Ws</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#497Op" title='Op' data-ref="497Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2749">2749</th><td>  <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col3 ref" href="#503Begin" title='Begin' data-ref="503Begin">Begin</a> + <var>1</var>, <var>2</var>, <a class="local col4 ref" href="#504End" title='End' data-ref="504End">End</a>, <a class="local col9 ref" href="#499Indices" title='Indices' data-ref="499Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(), <var>2</var>))</td></tr>
<tr><th id="2750">2750</th><td>    <a class="local col2 ref" href="#502Ws" title='Ws' data-ref="502Ws">Ws</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#497Op" title='Op' data-ref="497Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2751">2751</th><td>  <b>else</b></td></tr>
<tr><th id="2752">2752</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2753">2753</th><td></td></tr>
<tr><th id="2754">2754</th><td>  <b>return</b> <a class="local col0 ref" href="#500DAG" title='DAG' data-ref="500DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::ILVEV" title='llvm::MipsISD::NodeType::ILVEV' data-ref="llvm::MipsISD::NodeType::ILVEV">ILVEV</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#497Op" title='Op' data-ref="497Op">Op</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#498ResTy" title='ResTy' data-ref="498ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#502Ws" title='Ws' data-ref="502Ws">Ws</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#501Wt" title='Wt' data-ref="501Wt">Wt</a>);</td></tr>
<tr><th id="2755">2755</th><td>}</td></tr>
<tr><th id="2756">2756</th><td></td></tr>
<tr><th id="2757">2757</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// Lower VECTOR_SHUFFLE into ILVOD (if possible).</i></td></tr>
<tr><th id="2758">2758</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2759">2759</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// ILVOD interleaves the odd elements from each vector.</i></td></tr>
<tr><th id="2760">2760</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2761">2761</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// It is possible to lower into ILVOD when the mask consists of two of the</i></td></tr>
<tr><th id="2762">2762</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// following forms interleaved:</i></td></tr>
<tr><th id="2763">2763</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;1, 3, 5, ...&gt;</i></td></tr>
<tr><th id="2764">2764</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;n+1, n+3, n+5, ...&gt;</i></td></tr>
<tr><th id="2765">2765</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// where n is the number of elements in the vector.</i></td></tr>
<tr><th id="2766">2766</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// For example:</i></td></tr>
<tr><th id="2767">2767</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;1, 1, 3, 3, 5, 5, ...&gt;</i></td></tr>
<tr><th id="2768">2768</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;1, n+1, 3, n+3, 5, n+5, ...&gt;</i></td></tr>
<tr><th id="2769">2769</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2770">2770</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// When undef's appear in the mask they are treated as if they were whatever</i></td></tr>
<tr><th id="2771">2771</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_ILVODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// value is necessary in order to fit the above forms.</i></td></tr>
<tr><th id="2772">2772</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL25lowerVECTOR_SHUFFLE_ILVODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE" title='lowerVECTOR_SHUFFLE_ILVOD' data-type='llvm::SDValue lowerVECTOR_SHUFFLE_ILVOD(llvm::SDValue Op, llvm::EVT ResTy, SmallVector&lt;int, 16&gt; Indices, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL25lowerVECTOR_SHUFFLE_ILVODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">lowerVECTOR_SHUFFLE_ILVOD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="505Op" title='Op' data-type='llvm::SDValue' data-ref="505Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="506ResTy" title='ResTy' data-type='llvm::EVT' data-ref="506ResTy">ResTy</dfn>,</td></tr>
<tr><th id="2773">2773</th><td>                                         <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>int</em>, <var>16</var>&gt; <dfn class="local col7 decl" id="507Indices" title='Indices' data-type='SmallVector&lt;int, 16&gt;' data-ref="507Indices">Indices</dfn>,</td></tr>
<tr><th id="2774">2774</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="508DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="508DAG">DAG</dfn>) {</td></tr>
<tr><th id="2775">2775</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Indices.size() % 2) == 0) ? void (0) : __assert_fail (&quot;(Indices.size() % 2) == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 2775, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#507Indices" title='Indices' data-ref="507Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() % <var>2</var>) == <var>0</var>);</td></tr>
<tr><th id="2776">2776</th><td></td></tr>
<tr><th id="2777">2777</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col9 decl" id="509Wt" title='Wt' data-type='llvm::SDValue' data-ref="509Wt">Wt</dfn>;</td></tr>
<tr><th id="2778">2778</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col0 decl" id="510Ws" title='Ws' data-type='llvm::SDValue' data-ref="510Ws">Ws</dfn>;</td></tr>
<tr><th id="2779">2779</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="511Begin" title='Begin' data-type='int *const &amp;' data-ref="511Begin">Begin</dfn> = <a class="local col7 ref" href="#507Indices" title='Indices' data-ref="507Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>();</td></tr>
<tr><th id="2780">2780</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="512End" title='End' data-type='int *const &amp;' data-ref="512End">End</dfn> = <a class="local col7 ref" href="#507Indices" title='Indices' data-ref="507Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="2781">2781</th><td></td></tr>
<tr><th id="2782">2782</th><td>  <i>// Check even elements are taken from the odd elements of one half or the</i></td></tr>
<tr><th id="2783">2783</th><td><i>  // other and pick an operand accordingly.</i></td></tr>
<tr><th id="2784">2784</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col1 ref" href="#511Begin" title='Begin' data-ref="511Begin">Begin</a>, <var>2</var>, <a class="local col2 ref" href="#512End" title='End' data-ref="512End">End</a>, <var>1</var>, <var>2</var>))</td></tr>
<tr><th id="2785">2785</th><td>    <a class="local col9 ref" href="#509Wt" title='Wt' data-ref="509Wt">Wt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col5 ref" href="#505Op" title='Op' data-ref="505Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2786">2786</th><td>  <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col1 ref" href="#511Begin" title='Begin' data-ref="511Begin">Begin</a>, <var>2</var>, <a class="local col2 ref" href="#512End" title='End' data-ref="512End">End</a>, <a class="local col7 ref" href="#507Indices" title='Indices' data-ref="507Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() + <var>1</var>, <var>2</var>))</td></tr>
<tr><th id="2787">2787</th><td>    <a class="local col9 ref" href="#509Wt" title='Wt' data-ref="509Wt">Wt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col5 ref" href="#505Op" title='Op' data-ref="505Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2788">2788</th><td>  <b>else</b></td></tr>
<tr><th id="2789">2789</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2790">2790</th><td></td></tr>
<tr><th id="2791">2791</th><td>  <i>// Check odd elements are taken from the odd elements of one half or the</i></td></tr>
<tr><th id="2792">2792</th><td><i>  // other and pick an operand accordingly.</i></td></tr>
<tr><th id="2793">2793</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col1 ref" href="#511Begin" title='Begin' data-ref="511Begin">Begin</a> + <var>1</var>, <var>2</var>, <a class="local col2 ref" href="#512End" title='End' data-ref="512End">End</a>, <var>1</var>, <var>2</var>))</td></tr>
<tr><th id="2794">2794</th><td>    <a class="local col0 ref" href="#510Ws" title='Ws' data-ref="510Ws">Ws</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col5 ref" href="#505Op" title='Op' data-ref="505Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2795">2795</th><td>  <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col1 ref" href="#511Begin" title='Begin' data-ref="511Begin">Begin</a> + <var>1</var>, <var>2</var>, <a class="local col2 ref" href="#512End" title='End' data-ref="512End">End</a>, <a class="local col7 ref" href="#507Indices" title='Indices' data-ref="507Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() + <var>1</var>, <var>2</var>))</td></tr>
<tr><th id="2796">2796</th><td>    <a class="local col0 ref" href="#510Ws" title='Ws' data-ref="510Ws">Ws</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col5 ref" href="#505Op" title='Op' data-ref="505Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2797">2797</th><td>  <b>else</b></td></tr>
<tr><th id="2798">2798</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2799">2799</th><td></td></tr>
<tr><th id="2800">2800</th><td>  <b>return</b> <a class="local col8 ref" href="#508DAG" title='DAG' data-ref="508DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::ILVOD" title='llvm::MipsISD::NodeType::ILVOD' data-ref="llvm::MipsISD::NodeType::ILVOD">ILVOD</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#505Op" title='Op' data-ref="505Op">Op</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#506ResTy" title='ResTy' data-ref="506ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#509Wt" title='Wt' data-ref="509Wt">Wt</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#510Ws" title='Ws' data-ref="510Ws">Ws</a>);</td></tr>
<tr><th id="2801">2801</th><td>}</td></tr>
<tr><th id="2802">2802</th><td></td></tr>
<tr><th id="2803">2803</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVRN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// Lower VECTOR_SHUFFLE into ILVR (if possible).</i></td></tr>
<tr><th id="2804">2804</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVRN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2805">2805</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVRN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// ILVR interleaves consecutive elements from the right (lowest-indexed) half of</i></td></tr>
<tr><th id="2806">2806</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVRN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// each vector.</i></td></tr>
<tr><th id="2807">2807</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVRN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2808">2808</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVRN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// It is possible to lower into ILVR when the mask consists of two of the</i></td></tr>
<tr><th id="2809">2809</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVRN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// following forms interleaved:</i></td></tr>
<tr><th id="2810">2810</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVRN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;0, 1, 2, ...&gt;</i></td></tr>
<tr><th id="2811">2811</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVRN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;n, n+1, n+2, ...&gt;</i></td></tr>
<tr><th id="2812">2812</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVRN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// where n is the number of elements in the vector.</i></td></tr>
<tr><th id="2813">2813</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVRN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// For example:</i></td></tr>
<tr><th id="2814">2814</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVRN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;0, 0, 1, 1, 2, 2, ...&gt;</i></td></tr>
<tr><th id="2815">2815</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVRN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;0, n, 1, n+1, 2, n+2, ...&gt;</i></td></tr>
<tr><th id="2816">2816</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVRN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2817">2817</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVRN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// When undef's appear in the mask they are treated as if they were whatever</i></td></tr>
<tr><th id="2818">2818</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVRN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// value is necessary in order to fit the above forms.</i></td></tr>
<tr><th id="2819">2819</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL24lowerVECTOR_SHUFFLE_ILVRN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE" title='lowerVECTOR_SHUFFLE_ILVR' data-type='llvm::SDValue lowerVECTOR_SHUFFLE_ILVR(llvm::SDValue Op, llvm::EVT ResTy, SmallVector&lt;int, 16&gt; Indices, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL24lowerVECTOR_SHUFFLE_ILVRN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">lowerVECTOR_SHUFFLE_ILVR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="513Op" title='Op' data-type='llvm::SDValue' data-ref="513Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="514ResTy" title='ResTy' data-type='llvm::EVT' data-ref="514ResTy">ResTy</dfn>,</td></tr>
<tr><th id="2820">2820</th><td>                                        <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>int</em>, <var>16</var>&gt; <dfn class="local col5 decl" id="515Indices" title='Indices' data-type='SmallVector&lt;int, 16&gt;' data-ref="515Indices">Indices</dfn>,</td></tr>
<tr><th id="2821">2821</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="516DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="516DAG">DAG</dfn>) {</td></tr>
<tr><th id="2822">2822</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Indices.size() % 2) == 0) ? void (0) : __assert_fail (&quot;(Indices.size() % 2) == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 2822, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col5 ref" href="#515Indices" title='Indices' data-ref="515Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() % <var>2</var>) == <var>0</var>);</td></tr>
<tr><th id="2823">2823</th><td></td></tr>
<tr><th id="2824">2824</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col7 decl" id="517Wt" title='Wt' data-type='llvm::SDValue' data-ref="517Wt">Wt</dfn>;</td></tr>
<tr><th id="2825">2825</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col8 decl" id="518Ws" title='Ws' data-type='llvm::SDValue' data-ref="518Ws">Ws</dfn>;</td></tr>
<tr><th id="2826">2826</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="519Begin" title='Begin' data-type='int *const &amp;' data-ref="519Begin">Begin</dfn> = <a class="local col5 ref" href="#515Indices" title='Indices' data-ref="515Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>();</td></tr>
<tr><th id="2827">2827</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="520End" title='End' data-type='int *const &amp;' data-ref="520End">End</dfn> = <a class="local col5 ref" href="#515Indices" title='Indices' data-ref="515Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="2828">2828</th><td></td></tr>
<tr><th id="2829">2829</th><td>  <i>// Check even elements are taken from the right (lowest-indexed) elements of</i></td></tr>
<tr><th id="2830">2830</th><td><i>  // one half or the other and pick an operand accordingly.</i></td></tr>
<tr><th id="2831">2831</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col9 ref" href="#519Begin" title='Begin' data-ref="519Begin">Begin</a>, <var>2</var>, <a class="local col0 ref" href="#520End" title='End' data-ref="520End">End</a>, <var>0</var>, <var>1</var>))</td></tr>
<tr><th id="2832">2832</th><td>    <a class="local col7 ref" href="#517Wt" title='Wt' data-ref="517Wt">Wt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#513Op" title='Op' data-ref="513Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2833">2833</th><td>  <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col9 ref" href="#519Begin" title='Begin' data-ref="519Begin">Begin</a>, <var>2</var>, <a class="local col0 ref" href="#520End" title='End' data-ref="520End">End</a>, <a class="local col5 ref" href="#515Indices" title='Indices' data-ref="515Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(), <var>1</var>))</td></tr>
<tr><th id="2834">2834</th><td>    <a class="local col7 ref" href="#517Wt" title='Wt' data-ref="517Wt">Wt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#513Op" title='Op' data-ref="513Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2835">2835</th><td>  <b>else</b></td></tr>
<tr><th id="2836">2836</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2837">2837</th><td></td></tr>
<tr><th id="2838">2838</th><td>  <i>// Check odd elements are taken from the right (lowest-indexed) elements of</i></td></tr>
<tr><th id="2839">2839</th><td><i>  // one half or the other and pick an operand accordingly.</i></td></tr>
<tr><th id="2840">2840</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col9 ref" href="#519Begin" title='Begin' data-ref="519Begin">Begin</a> + <var>1</var>, <var>2</var>, <a class="local col0 ref" href="#520End" title='End' data-ref="520End">End</a>, <var>0</var>, <var>1</var>))</td></tr>
<tr><th id="2841">2841</th><td>    <a class="local col8 ref" href="#518Ws" title='Ws' data-ref="518Ws">Ws</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#513Op" title='Op' data-ref="513Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2842">2842</th><td>  <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col9 ref" href="#519Begin" title='Begin' data-ref="519Begin">Begin</a> + <var>1</var>, <var>2</var>, <a class="local col0 ref" href="#520End" title='End' data-ref="520End">End</a>, <a class="local col5 ref" href="#515Indices" title='Indices' data-ref="515Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(), <var>1</var>))</td></tr>
<tr><th id="2843">2843</th><td>    <a class="local col8 ref" href="#518Ws" title='Ws' data-ref="518Ws">Ws</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#513Op" title='Op' data-ref="513Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2844">2844</th><td>  <b>else</b></td></tr>
<tr><th id="2845">2845</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2846">2846</th><td></td></tr>
<tr><th id="2847">2847</th><td>  <b>return</b> <a class="local col6 ref" href="#516DAG" title='DAG' data-ref="516DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::ILVR" title='llvm::MipsISD::NodeType::ILVR' data-ref="llvm::MipsISD::NodeType::ILVR">ILVR</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#513Op" title='Op' data-ref="513Op">Op</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#514ResTy" title='ResTy' data-ref="514ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#518Ws" title='Ws' data-ref="518Ws">Ws</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#517Wt" title='Wt' data-ref="517Wt">Wt</a>);</td></tr>
<tr><th id="2848">2848</th><td>}</td></tr>
<tr><th id="2849">2849</th><td></td></tr>
<tr><th id="2850">2850</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVLN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// Lower VECTOR_SHUFFLE into ILVL (if possible).</i></td></tr>
<tr><th id="2851">2851</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVLN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2852">2852</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVLN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// ILVL interleaves consecutive elements from the left (highest-indexed) half</i></td></tr>
<tr><th id="2853">2853</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVLN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// of each vector.</i></td></tr>
<tr><th id="2854">2854</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVLN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2855">2855</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVLN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// It is possible to lower into ILVL when the mask consists of two of the</i></td></tr>
<tr><th id="2856">2856</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVLN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// following forms interleaved:</i></td></tr>
<tr><th id="2857">2857</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVLN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;x, x+1, x+2, ...&gt;</i></td></tr>
<tr><th id="2858">2858</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVLN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;n+x, n+x+1, n+x+2, ...&gt;</i></td></tr>
<tr><th id="2859">2859</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVLN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// where n is the number of elements in the vector and x is half n.</i></td></tr>
<tr><th id="2860">2860</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVLN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// For example:</i></td></tr>
<tr><th id="2861">2861</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVLN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;x, x, x+1, x+1, x+2, x+2, ...&gt;</i></td></tr>
<tr><th id="2862">2862</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVLN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;x, n+x, x+1, n+x+1, x+2, n+x+2, ...&gt;</i></td></tr>
<tr><th id="2863">2863</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVLN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2864">2864</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVLN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// When undef's appear in the mask they are treated as if they were whatever</i></td></tr>
<tr><th id="2865">2865</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_ILVLN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// value is necessary in order to fit the above forms.</i></td></tr>
<tr><th id="2866">2866</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL24lowerVECTOR_SHUFFLE_ILVLN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE" title='lowerVECTOR_SHUFFLE_ILVL' data-type='llvm::SDValue lowerVECTOR_SHUFFLE_ILVL(llvm::SDValue Op, llvm::EVT ResTy, SmallVector&lt;int, 16&gt; Indices, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL24lowerVECTOR_SHUFFLE_ILVLN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">lowerVECTOR_SHUFFLE_ILVL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="521Op" title='Op' data-type='llvm::SDValue' data-ref="521Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="522ResTy" title='ResTy' data-type='llvm::EVT' data-ref="522ResTy">ResTy</dfn>,</td></tr>
<tr><th id="2867">2867</th><td>                                        <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>int</em>, <var>16</var>&gt; <dfn class="local col3 decl" id="523Indices" title='Indices' data-type='SmallVector&lt;int, 16&gt;' data-ref="523Indices">Indices</dfn>,</td></tr>
<tr><th id="2868">2868</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="524DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="524DAG">DAG</dfn>) {</td></tr>
<tr><th id="2869">2869</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Indices.size() % 2) == 0) ? void (0) : __assert_fail (&quot;(Indices.size() % 2) == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 2869, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col3 ref" href="#523Indices" title='Indices' data-ref="523Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() % <var>2</var>) == <var>0</var>);</td></tr>
<tr><th id="2870">2870</th><td></td></tr>
<tr><th id="2871">2871</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="525HalfSize" title='HalfSize' data-type='unsigned int' data-ref="525HalfSize">HalfSize</dfn> = <a class="local col3 ref" href="#523Indices" title='Indices' data-ref="523Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() / <var>2</var>;</td></tr>
<tr><th id="2872">2872</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col6 decl" id="526Wt" title='Wt' data-type='llvm::SDValue' data-ref="526Wt">Wt</dfn>;</td></tr>
<tr><th id="2873">2873</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col7 decl" id="527Ws" title='Ws' data-type='llvm::SDValue' data-ref="527Ws">Ws</dfn>;</td></tr>
<tr><th id="2874">2874</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="528Begin" title='Begin' data-type='int *const &amp;' data-ref="528Begin">Begin</dfn> = <a class="local col3 ref" href="#523Indices" title='Indices' data-ref="523Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>();</td></tr>
<tr><th id="2875">2875</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="529End" title='End' data-type='int *const &amp;' data-ref="529End">End</dfn> = <a class="local col3 ref" href="#523Indices" title='Indices' data-ref="523Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="2876">2876</th><td></td></tr>
<tr><th id="2877">2877</th><td>  <i>// Check even elements are taken from the left (highest-indexed) elements of</i></td></tr>
<tr><th id="2878">2878</th><td><i>  // one half or the other and pick an operand accordingly.</i></td></tr>
<tr><th id="2879">2879</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col8 ref" href="#528Begin" title='Begin' data-ref="528Begin">Begin</a>, <var>2</var>, <a class="local col9 ref" href="#529End" title='End' data-ref="529End">End</a>, <a class="local col5 ref" href="#525HalfSize" title='HalfSize' data-ref="525HalfSize">HalfSize</a>, <var>1</var>))</td></tr>
<tr><th id="2880">2880</th><td>    <a class="local col6 ref" href="#526Wt" title='Wt' data-ref="526Wt">Wt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#521Op" title='Op' data-ref="521Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2881">2881</th><td>  <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col8 ref" href="#528Begin" title='Begin' data-ref="528Begin">Begin</a>, <var>2</var>, <a class="local col9 ref" href="#529End" title='End' data-ref="529End">End</a>, <a class="local col3 ref" href="#523Indices" title='Indices' data-ref="523Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() + <a class="local col5 ref" href="#525HalfSize" title='HalfSize' data-ref="525HalfSize">HalfSize</a>, <var>1</var>))</td></tr>
<tr><th id="2882">2882</th><td>    <a class="local col6 ref" href="#526Wt" title='Wt' data-ref="526Wt">Wt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#521Op" title='Op' data-ref="521Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2883">2883</th><td>  <b>else</b></td></tr>
<tr><th id="2884">2884</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2885">2885</th><td></td></tr>
<tr><th id="2886">2886</th><td>  <i>// Check odd elements are taken from the left (highest-indexed) elements of</i></td></tr>
<tr><th id="2887">2887</th><td><i>  // one half or the other and pick an operand accordingly.</i></td></tr>
<tr><th id="2888">2888</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col8 ref" href="#528Begin" title='Begin' data-ref="528Begin">Begin</a> + <var>1</var>, <var>2</var>, <a class="local col9 ref" href="#529End" title='End' data-ref="529End">End</a>, <a class="local col5 ref" href="#525HalfSize" title='HalfSize' data-ref="525HalfSize">HalfSize</a>, <var>1</var>))</td></tr>
<tr><th id="2889">2889</th><td>    <a class="local col7 ref" href="#527Ws" title='Ws' data-ref="527Ws">Ws</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#521Op" title='Op' data-ref="521Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2890">2890</th><td>  <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col8 ref" href="#528Begin" title='Begin' data-ref="528Begin">Begin</a> + <var>1</var>, <var>2</var>, <a class="local col9 ref" href="#529End" title='End' data-ref="529End">End</a>, <a class="local col3 ref" href="#523Indices" title='Indices' data-ref="523Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() + <a class="local col5 ref" href="#525HalfSize" title='HalfSize' data-ref="525HalfSize">HalfSize</a>,</td></tr>
<tr><th id="2891">2891</th><td>                                   <var>1</var>))</td></tr>
<tr><th id="2892">2892</th><td>    <a class="local col7 ref" href="#527Ws" title='Ws' data-ref="527Ws">Ws</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#521Op" title='Op' data-ref="521Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2893">2893</th><td>  <b>else</b></td></tr>
<tr><th id="2894">2894</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2895">2895</th><td></td></tr>
<tr><th id="2896">2896</th><td>  <b>return</b> <a class="local col4 ref" href="#524DAG" title='DAG' data-ref="524DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::ILVL" title='llvm::MipsISD::NodeType::ILVL' data-ref="llvm::MipsISD::NodeType::ILVL">ILVL</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#521Op" title='Op' data-ref="521Op">Op</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#522ResTy" title='ResTy' data-ref="522ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#527Ws" title='Ws' data-ref="527Ws">Ws</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#526Wt" title='Wt' data-ref="526Wt">Wt</a>);</td></tr>
<tr><th id="2897">2897</th><td>}</td></tr>
<tr><th id="2898">2898</th><td></td></tr>
<tr><th id="2899">2899</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// Lower VECTOR_SHUFFLE into PCKEV (if possible).</i></td></tr>
<tr><th id="2900">2900</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2901">2901</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// PCKEV copies the even elements of each vector into the result vector.</i></td></tr>
<tr><th id="2902">2902</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2903">2903</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// It is possible to lower into PCKEV when the mask consists of two of the</i></td></tr>
<tr><th id="2904">2904</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// following forms concatenated:</i></td></tr>
<tr><th id="2905">2905</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;0, 2, 4, ...&gt;</i></td></tr>
<tr><th id="2906">2906</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;n, n+2, n+4, ...&gt;</i></td></tr>
<tr><th id="2907">2907</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// where n is the number of elements in the vector.</i></td></tr>
<tr><th id="2908">2908</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// For example:</i></td></tr>
<tr><th id="2909">2909</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;0, 2, 4, ..., 0, 2, 4, ...&gt;</i></td></tr>
<tr><th id="2910">2910</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;0, 2, 4, ..., n, n+2, n+4, ...&gt;</i></td></tr>
<tr><th id="2911">2911</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2912">2912</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// When undef's appear in the mask they are treated as if they were whatever</i></td></tr>
<tr><th id="2913">2913</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// value is necessary in order to fit the above forms.</i></td></tr>
<tr><th id="2914">2914</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL25lowerVECTOR_SHUFFLE_PCKEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE" title='lowerVECTOR_SHUFFLE_PCKEV' data-type='llvm::SDValue lowerVECTOR_SHUFFLE_PCKEV(llvm::SDValue Op, llvm::EVT ResTy, SmallVector&lt;int, 16&gt; Indices, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL25lowerVECTOR_SHUFFLE_PCKEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">lowerVECTOR_SHUFFLE_PCKEV</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="530Op" title='Op' data-type='llvm::SDValue' data-ref="530Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="531ResTy" title='ResTy' data-type='llvm::EVT' data-ref="531ResTy">ResTy</dfn>,</td></tr>
<tr><th id="2915">2915</th><td>                                         <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>int</em>, <var>16</var>&gt; <dfn class="local col2 decl" id="532Indices" title='Indices' data-type='SmallVector&lt;int, 16&gt;' data-ref="532Indices">Indices</dfn>,</td></tr>
<tr><th id="2916">2916</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="533DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="533DAG">DAG</dfn>) {</td></tr>
<tr><th id="2917">2917</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Indices.size() % 2) == 0) ? void (0) : __assert_fail (&quot;(Indices.size() % 2) == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 2917, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col2 ref" href="#532Indices" title='Indices' data-ref="532Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() % <var>2</var>) == <var>0</var>);</td></tr>
<tr><th id="2918">2918</th><td></td></tr>
<tr><th id="2919">2919</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col4 decl" id="534Wt" title='Wt' data-type='llvm::SDValue' data-ref="534Wt">Wt</dfn>;</td></tr>
<tr><th id="2920">2920</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col5 decl" id="535Ws" title='Ws' data-type='llvm::SDValue' data-ref="535Ws">Ws</dfn>;</td></tr>
<tr><th id="2921">2921</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="536Begin" title='Begin' data-type='int *const &amp;' data-ref="536Begin">Begin</dfn> = <a class="local col2 ref" href="#532Indices" title='Indices' data-ref="532Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>();</td></tr>
<tr><th id="2922">2922</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="537Mid" title='Mid' data-type='int *const &amp;' data-ref="537Mid">Mid</dfn> = <a class="local col2 ref" href="#532Indices" title='Indices' data-ref="532Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>() + <a class="local col2 ref" href="#532Indices" title='Indices' data-ref="532Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() / <var>2</var>;</td></tr>
<tr><th id="2923">2923</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="538End" title='End' data-type='int *const &amp;' data-ref="538End">End</dfn> = <a class="local col2 ref" href="#532Indices" title='Indices' data-ref="532Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="2924">2924</th><td></td></tr>
<tr><th id="2925">2925</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col6 ref" href="#536Begin" title='Begin' data-ref="536Begin">Begin</a>, <var>1</var>, <a class="local col7 ref" href="#537Mid" title='Mid' data-ref="537Mid">Mid</a>, <var>0</var>, <var>2</var>))</td></tr>
<tr><th id="2926">2926</th><td>    <a class="local col4 ref" href="#534Wt" title='Wt' data-ref="534Wt">Wt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col0 ref" href="#530Op" title='Op' data-ref="530Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2927">2927</th><td>  <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col6 ref" href="#536Begin" title='Begin' data-ref="536Begin">Begin</a>, <var>1</var>, <a class="local col7 ref" href="#537Mid" title='Mid' data-ref="537Mid">Mid</a>, <a class="local col2 ref" href="#532Indices" title='Indices' data-ref="532Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(), <var>2</var>))</td></tr>
<tr><th id="2928">2928</th><td>    <a class="local col4 ref" href="#534Wt" title='Wt' data-ref="534Wt">Wt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col0 ref" href="#530Op" title='Op' data-ref="530Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2929">2929</th><td>  <b>else</b></td></tr>
<tr><th id="2930">2930</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2931">2931</th><td></td></tr>
<tr><th id="2932">2932</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col7 ref" href="#537Mid" title='Mid' data-ref="537Mid">Mid</a>, <var>1</var>, <a class="local col8 ref" href="#538End" title='End' data-ref="538End">End</a>, <var>0</var>, <var>2</var>))</td></tr>
<tr><th id="2933">2933</th><td>    <a class="local col5 ref" href="#535Ws" title='Ws' data-ref="535Ws">Ws</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col0 ref" href="#530Op" title='Op' data-ref="530Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2934">2934</th><td>  <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col7 ref" href="#537Mid" title='Mid' data-ref="537Mid">Mid</a>, <var>1</var>, <a class="local col8 ref" href="#538End" title='End' data-ref="538End">End</a>, <a class="local col2 ref" href="#532Indices" title='Indices' data-ref="532Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(), <var>2</var>))</td></tr>
<tr><th id="2935">2935</th><td>    <a class="local col5 ref" href="#535Ws" title='Ws' data-ref="535Ws">Ws</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col0 ref" href="#530Op" title='Op' data-ref="530Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2936">2936</th><td>  <b>else</b></td></tr>
<tr><th id="2937">2937</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2938">2938</th><td></td></tr>
<tr><th id="2939">2939</th><td>  <b>return</b> <a class="local col3 ref" href="#533DAG" title='DAG' data-ref="533DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::PCKEV" title='llvm::MipsISD::NodeType::PCKEV' data-ref="llvm::MipsISD::NodeType::PCKEV">PCKEV</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#530Op" title='Op' data-ref="530Op">Op</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#531ResTy" title='ResTy' data-ref="531ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#535Ws" title='Ws' data-ref="535Ws">Ws</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#534Wt" title='Wt' data-ref="534Wt">Wt</a>);</td></tr>
<tr><th id="2940">2940</th><td>}</td></tr>
<tr><th id="2941">2941</th><td></td></tr>
<tr><th id="2942">2942</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// Lower VECTOR_SHUFFLE into PCKOD (if possible).</i></td></tr>
<tr><th id="2943">2943</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2944">2944</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// PCKOD copies the odd elements of each vector into the result vector.</i></td></tr>
<tr><th id="2945">2945</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2946">2946</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// It is possible to lower into PCKOD when the mask consists of two of the</i></td></tr>
<tr><th id="2947">2947</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// following forms concatenated:</i></td></tr>
<tr><th id="2948">2948</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;1, 3, 5, ...&gt;</i></td></tr>
<tr><th id="2949">2949</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;n+1, n+3, n+5, ...&gt;</i></td></tr>
<tr><th id="2950">2950</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// where n is the number of elements in the vector.</i></td></tr>
<tr><th id="2951">2951</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// For example:</i></td></tr>
<tr><th id="2952">2952</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;1, 3, 5, ..., 1, 3, 5, ...&gt;</i></td></tr>
<tr><th id="2953">2953</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//   &lt;1, 3, 5, ..., n+1, n+3, n+5, ...&gt;</i></td></tr>
<tr><th id="2954">2954</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2955">2955</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// When undef's appear in the mask they are treated as if they were whatever</i></td></tr>
<tr><th id="2956">2956</th><td><i  data-doc="_ZL25lowerVECTOR_SHUFFLE_PCKODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// value is necessary in order to fit the above forms.</i></td></tr>
<tr><th id="2957">2957</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL25lowerVECTOR_SHUFFLE_PCKODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE" title='lowerVECTOR_SHUFFLE_PCKOD' data-type='llvm::SDValue lowerVECTOR_SHUFFLE_PCKOD(llvm::SDValue Op, llvm::EVT ResTy, SmallVector&lt;int, 16&gt; Indices, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL25lowerVECTOR_SHUFFLE_PCKODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">lowerVECTOR_SHUFFLE_PCKOD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="539Op" title='Op' data-type='llvm::SDValue' data-ref="539Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="540ResTy" title='ResTy' data-type='llvm::EVT' data-ref="540ResTy">ResTy</dfn>,</td></tr>
<tr><th id="2958">2958</th><td>                                         <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>int</em>, <var>16</var>&gt; <dfn class="local col1 decl" id="541Indices" title='Indices' data-type='SmallVector&lt;int, 16&gt;' data-ref="541Indices">Indices</dfn>,</td></tr>
<tr><th id="2959">2959</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="542DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="542DAG">DAG</dfn>) {</td></tr>
<tr><th id="2960">2960</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Indices.size() % 2) == 0) ? void (0) : __assert_fail (&quot;(Indices.size() % 2) == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 2960, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col1 ref" href="#541Indices" title='Indices' data-ref="541Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() % <var>2</var>) == <var>0</var>);</td></tr>
<tr><th id="2961">2961</th><td></td></tr>
<tr><th id="2962">2962</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col3 decl" id="543Wt" title='Wt' data-type='llvm::SDValue' data-ref="543Wt">Wt</dfn>;</td></tr>
<tr><th id="2963">2963</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col4 decl" id="544Ws" title='Ws' data-type='llvm::SDValue' data-ref="544Ws">Ws</dfn>;</td></tr>
<tr><th id="2964">2964</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col5 decl" id="545Begin" title='Begin' data-type='int *const &amp;' data-ref="545Begin">Begin</dfn> = <a class="local col1 ref" href="#541Indices" title='Indices' data-ref="541Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>();</td></tr>
<tr><th id="2965">2965</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="546Mid" title='Mid' data-type='int *const &amp;' data-ref="546Mid">Mid</dfn> = <a class="local col1 ref" href="#541Indices" title='Indices' data-ref="541Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>() + <a class="local col1 ref" href="#541Indices" title='Indices' data-ref="541Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() / <var>2</var>;</td></tr>
<tr><th id="2966">2966</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="547End" title='End' data-type='int *const &amp;' data-ref="547End">End</dfn> = <a class="local col1 ref" href="#541Indices" title='Indices' data-ref="541Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="2967">2967</th><td></td></tr>
<tr><th id="2968">2968</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col5 ref" href="#545Begin" title='Begin' data-ref="545Begin">Begin</a>, <var>1</var>, <a class="local col6 ref" href="#546Mid" title='Mid' data-ref="546Mid">Mid</a>, <var>1</var>, <var>2</var>))</td></tr>
<tr><th id="2969">2969</th><td>    <a class="local col3 ref" href="#543Wt" title='Wt' data-ref="543Wt">Wt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col9 ref" href="#539Op" title='Op' data-ref="539Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2970">2970</th><td>  <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col5 ref" href="#545Begin" title='Begin' data-ref="545Begin">Begin</a>, <var>1</var>, <a class="local col6 ref" href="#546Mid" title='Mid' data-ref="546Mid">Mid</a>, <a class="local col1 ref" href="#541Indices" title='Indices' data-ref="541Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() + <var>1</var>, <var>2</var>))</td></tr>
<tr><th id="2971">2971</th><td>    <a class="local col3 ref" href="#543Wt" title='Wt' data-ref="543Wt">Wt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col9 ref" href="#539Op" title='Op' data-ref="539Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2972">2972</th><td>  <b>else</b></td></tr>
<tr><th id="2973">2973</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2974">2974</th><td></td></tr>
<tr><th id="2975">2975</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col6 ref" href="#546Mid" title='Mid' data-ref="546Mid">Mid</a>, <var>1</var>, <a class="local col7 ref" href="#547End" title='End' data-ref="547End">End</a>, <var>1</var>, <var>2</var>))</td></tr>
<tr><th id="2976">2976</th><td>    <a class="local col4 ref" href="#544Ws" title='Ws' data-ref="544Ws">Ws</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col9 ref" href="#539Op" title='Op' data-ref="539Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2977">2977</th><td>  <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j" title='fitsRegularPattern' data-use='c' data-ref="_ZL18fitsRegularPatternN4llvm15SmallVectorImplIT_E14const_iteratorEjS3_S1_j">fitsRegularPattern</a>&lt;<em>int</em>&gt;(<a class="local col6 ref" href="#546Mid" title='Mid' data-ref="546Mid">Mid</a>, <var>1</var>, <a class="local col7 ref" href="#547End" title='End' data-ref="547End">End</a>, <a class="local col1 ref" href="#541Indices" title='Indices' data-ref="541Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() + <var>1</var>, <var>2</var>))</td></tr>
<tr><th id="2978">2978</th><td>    <a class="local col4 ref" href="#544Ws" title='Ws' data-ref="544Ws">Ws</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col9 ref" href="#539Op" title='Op' data-ref="539Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2979">2979</th><td>  <b>else</b></td></tr>
<tr><th id="2980">2980</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="2981">2981</th><td></td></tr>
<tr><th id="2982">2982</th><td>  <b>return</b> <a class="local col2 ref" href="#542DAG" title='DAG' data-ref="542DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::PCKOD" title='llvm::MipsISD::NodeType::PCKOD' data-ref="llvm::MipsISD::NodeType::PCKOD">PCKOD</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#539Op" title='Op' data-ref="539Op">Op</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#540ResTy" title='ResTy' data-ref="540ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#544Ws" title='Ws' data-ref="544Ws">Ws</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#543Wt" title='Wt' data-ref="543Wt">Wt</a>);</td></tr>
<tr><th id="2983">2983</th><td>}</td></tr>
<tr><th id="2984">2984</th><td></td></tr>
<tr><th id="2985">2985</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_VSHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// Lower VECTOR_SHUFFLE into VSHF.</i></td></tr>
<tr><th id="2986">2986</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_VSHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">//</i></td></tr>
<tr><th id="2987">2987</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_VSHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// This mostly consists of converting the shuffle indices in Indices into a</i></td></tr>
<tr><th id="2988">2988</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_VSHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// BUILD_VECTOR and adding it as an operand to the resulting VSHF. There is</i></td></tr>
<tr><th id="2989">2989</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_VSHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// also code to eliminate unused operands of the VECTOR_SHUFFLE. For example,</i></td></tr>
<tr><th id="2990">2990</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_VSHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// if the type is v8i16 and all the indices are less than 8 then the second</i></td></tr>
<tr><th id="2991">2991</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_VSHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// operand is unused and can be replaced with anything. We choose to replace it</i></td></tr>
<tr><th id="2992">2992</th><td><i  data-doc="_ZL24lowerVECTOR_SHUFFLE_VSHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">// with the used operand since this reduces the number of instructions overall.</i></td></tr>
<tr><th id="2993">2993</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL24lowerVECTOR_SHUFFLE_VSHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE" title='lowerVECTOR_SHUFFLE_VSHF' data-type='llvm::SDValue lowerVECTOR_SHUFFLE_VSHF(llvm::SDValue Op, llvm::EVT ResTy, SmallVector&lt;int, 16&gt; Indices, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL24lowerVECTOR_SHUFFLE_VSHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">lowerVECTOR_SHUFFLE_VSHF</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="548Op" title='Op' data-type='llvm::SDValue' data-ref="548Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="549ResTy" title='ResTy' data-type='llvm::EVT' data-ref="549ResTy">ResTy</dfn>,</td></tr>
<tr><th id="2994">2994</th><td>                                        <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>int</em>, <var>16</var>&gt; <dfn class="local col0 decl" id="550Indices" title='Indices' data-type='SmallVector&lt;int, 16&gt;' data-ref="550Indices">Indices</dfn>,</td></tr>
<tr><th id="2995">2995</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="551DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="551DAG">DAG</dfn>) {</td></tr>
<tr><th id="2996">2996</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="552Ops" title='Ops' data-type='SmallVector&lt;llvm::SDValue, 16&gt;' data-ref="552Ops">Ops</dfn>;</td></tr>
<tr><th id="2997">2997</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col3 decl" id="553Op0" title='Op0' data-type='llvm::SDValue' data-ref="553Op0">Op0</dfn>;</td></tr>
<tr><th id="2998">2998</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col4 decl" id="554Op1" title='Op1' data-type='llvm::SDValue' data-ref="554Op1">Op1</dfn>;</td></tr>
<tr><th id="2999">2999</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="555MaskVecTy" title='MaskVecTy' data-type='llvm::EVT' data-ref="555MaskVecTy">MaskVecTy</dfn> = <a class="local col9 ref" href="#549ResTy" title='ResTy' data-ref="549ResTy">ResTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT32changeVectorElementTypeToIntegerEv" title='llvm::EVT::changeVectorElementTypeToInteger' data-ref="_ZNK4llvm3EVT32changeVectorElementTypeToIntegerEv">changeVectorElementTypeToInteger</a>();</td></tr>
<tr><th id="3000">3000</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="556MaskEltTy" title='MaskEltTy' data-type='llvm::EVT' data-ref="556MaskEltTy">MaskEltTy</dfn> = <a class="local col5 ref" href="#555MaskVecTy" title='MaskVecTy' data-ref="555MaskVecTy">MaskVecTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>();</td></tr>
<tr><th id="3001">3001</th><td>  <em>bool</em> <dfn class="local col7 decl" id="557Using1stVec" title='Using1stVec' data-type='bool' data-ref="557Using1stVec">Using1stVec</dfn> = <b>false</b>;</td></tr>
<tr><th id="3002">3002</th><td>  <em>bool</em> <dfn class="local col8 decl" id="558Using2ndVec" title='Using2ndVec' data-type='bool' data-ref="558Using2ndVec">Using2ndVec</dfn> = <b>false</b>;</td></tr>
<tr><th id="3003">3003</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col9 decl" id="559DL" title='DL' data-type='llvm::SDLoc' data-ref="559DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#548Op" title='Op' data-ref="548Op">Op</a>);</td></tr>
<tr><th id="3004">3004</th><td>  <em>int</em> <dfn class="local col0 decl" id="560ResTyNumElts" title='ResTyNumElts' data-type='int' data-ref="560ResTyNumElts">ResTyNumElts</dfn> = <a class="local col9 ref" href="#549ResTy" title='ResTy' data-ref="549ResTy">ResTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>();</td></tr>
<tr><th id="3005">3005</th><td></td></tr>
<tr><th id="3006">3006</th><td>  <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="561i" title='i' data-type='int' data-ref="561i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#561i" title='i' data-ref="561i">i</a> &lt; <a class="local col0 ref" href="#560ResTyNumElts" title='ResTyNumElts' data-ref="560ResTyNumElts">ResTyNumElts</a>; ++<a class="local col1 ref" href="#561i" title='i' data-ref="561i">i</a>) {</td></tr>
<tr><th id="3007">3007</th><td>    <i>// Idx == -1 means UNDEF</i></td></tr>
<tr><th id="3008">3008</th><td>    <em>int</em> <dfn class="local col2 decl" id="562Idx" title='Idx' data-type='int' data-ref="562Idx">Idx</dfn> = <a class="local col0 ref" href="#550Indices" title='Indices' data-ref="550Indices">Indices</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#561i" title='i' data-ref="561i">i</a>]</a>;</td></tr>
<tr><th id="3009">3009</th><td></td></tr>
<tr><th id="3010">3010</th><td>    <b>if</b> (<var>0</var> &lt;= <a class="local col2 ref" href="#562Idx" title='Idx' data-ref="562Idx">Idx</a> &amp;&amp; <a class="local col2 ref" href="#562Idx" title='Idx' data-ref="562Idx">Idx</a> &lt; <a class="local col0 ref" href="#560ResTyNumElts" title='ResTyNumElts' data-ref="560ResTyNumElts">ResTyNumElts</a>)</td></tr>
<tr><th id="3011">3011</th><td>      <a class="local col7 ref" href="#557Using1stVec" title='Using1stVec' data-ref="557Using1stVec">Using1stVec</a> = <b>true</b>;</td></tr>
<tr><th id="3012">3012</th><td>    <b>if</b> (<a class="local col0 ref" href="#560ResTyNumElts" title='ResTyNumElts' data-ref="560ResTyNumElts">ResTyNumElts</a> &lt;= <a class="local col2 ref" href="#562Idx" title='Idx' data-ref="562Idx">Idx</a> &amp;&amp; <a class="local col2 ref" href="#562Idx" title='Idx' data-ref="562Idx">Idx</a> &lt; <a class="local col0 ref" href="#560ResTyNumElts" title='ResTyNumElts' data-ref="560ResTyNumElts">ResTyNumElts</a> * <var>2</var>)</td></tr>
<tr><th id="3013">3013</th><td>      <a class="local col8 ref" href="#558Using2ndVec" title='Using2ndVec' data-ref="558Using2ndVec">Using2ndVec</a> = <b>true</b>;</td></tr>
<tr><th id="3014">3014</th><td>  }</td></tr>
<tr><th id="3015">3015</th><td></td></tr>
<tr><th id="3016">3016</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>int</em>, <var>16</var>&gt;::<a class="typedef" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{int}::iterator" title='llvm::SmallVectorImpl&lt;int&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{int}::iterator">iterator</a> <dfn class="local col3 decl" id="563I" title='I' data-type='SmallVector&lt;int, 16&gt;::iterator' data-ref="563I">I</dfn> = <a class="local col0 ref" href="#550Indices" title='Indices' data-ref="550Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(); <a class="local col3 ref" href="#563I" title='I' data-ref="563I">I</a> != <a class="local col0 ref" href="#550Indices" title='Indices' data-ref="550Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="3017">3017</th><td>       ++<a class="local col3 ref" href="#563I" title='I' data-ref="563I">I</a>)</td></tr>
<tr><th id="3018">3018</th><td>    <a class="local col2 ref" href="#552Ops" title='Ops' data-ref="552Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#551DAG" title='DAG' data-ref="551DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(*<a class="local col3 ref" href="#563I" title='I' data-ref="563I">I</a>, <a class="local col9 ref" href="#559DL" title='DL' data-ref="559DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#556MaskEltTy" title='MaskEltTy' data-ref="556MaskEltTy">MaskEltTy</a>));</td></tr>
<tr><th id="3019">3019</th><td></td></tr>
<tr><th id="3020">3020</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="564MaskVec" title='MaskVec' data-type='llvm::SDValue' data-ref="564MaskVec">MaskVec</dfn> = <a class="local col1 ref" href="#551DAG" title='DAG' data-ref="551DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getBuildVector' data-ref="_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE">getBuildVector</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#555MaskVecTy" title='MaskVecTy' data-ref="555MaskVecTy">MaskVecTy</a>, <a class="local col9 ref" href="#559DL" title='DL' data-ref="559DL">DL</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col2 ref" href="#552Ops" title='Ops' data-ref="552Ops">Ops</a>);</td></tr>
<tr><th id="3021">3021</th><td></td></tr>
<tr><th id="3022">3022</th><td>  <b>if</b> (<a class="local col7 ref" href="#557Using1stVec" title='Using1stVec' data-ref="557Using1stVec">Using1stVec</a> &amp;&amp; <a class="local col8 ref" href="#558Using2ndVec" title='Using2ndVec' data-ref="558Using2ndVec">Using2ndVec</a>) {</td></tr>
<tr><th id="3023">3023</th><td>    <a class="local col3 ref" href="#553Op0" title='Op0' data-ref="553Op0">Op0</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col8 ref" href="#548Op" title='Op' data-ref="548Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="3024">3024</th><td>    <a class="local col4 ref" href="#554Op1" title='Op1' data-ref="554Op1">Op1</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col8 ref" href="#548Op" title='Op' data-ref="548Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="3025">3025</th><td>  } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#557Using1stVec" title='Using1stVec' data-ref="557Using1stVec">Using1stVec</a>)</td></tr>
<tr><th id="3026">3026</th><td>    <a class="local col3 ref" href="#553Op0" title='Op0' data-ref="553Op0">Op0</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#554Op1" title='Op1' data-ref="554Op1">Op1</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col8 ref" href="#548Op" title='Op' data-ref="548Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="3027">3027</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#558Using2ndVec" title='Using2ndVec' data-ref="558Using2ndVec">Using2ndVec</a>)</td></tr>
<tr><th id="3028">3028</th><td>    <a class="local col3 ref" href="#553Op0" title='Op0' data-ref="553Op0">Op0</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#554Op1" title='Op1' data-ref="554Op1">Op1</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col8 ref" href="#548Op" title='Op' data-ref="548Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="3029">3029</th><td>  <b>else</b></td></tr>
<tr><th id="3030">3030</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;shuffle vector mask references neither vector operand?&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 3030)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"shuffle vector mask references neither vector operand?"</q>);</td></tr>
<tr><th id="3031">3031</th><td></td></tr>
<tr><th id="3032">3032</th><td>  <i>// VECTOR_SHUFFLE concatenates the vectors in an vectorwise fashion.</i></td></tr>
<tr><th id="3033">3033</th><td><i>  // &lt;0b00, 0b01&gt; + &lt;0b10, 0b11&gt; -&gt; &lt;0b00, 0b01, 0b10, 0b11&gt;</i></td></tr>
<tr><th id="3034">3034</th><td><i>  // VSHF concatenates the vectors in a bitwise fashion:</i></td></tr>
<tr><th id="3035">3035</th><td><i>  // &lt;0b00, 0b01&gt; + &lt;0b10, 0b11&gt; -&gt;</i></td></tr>
<tr><th id="3036">3036</th><td><i>  // 0b0100       + 0b1110       -&gt; 0b01001110</i></td></tr>
<tr><th id="3037">3037</th><td><i>  //                                &lt;0b10, 0b11, 0b00, 0b01&gt;</i></td></tr>
<tr><th id="3038">3038</th><td><i>  // We must therefore swap the operands to get the correct result.</i></td></tr>
<tr><th id="3039">3039</th><td>  <b>return</b> <a class="local col1 ref" href="#551DAG" title='DAG' data-ref="551DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::VSHF" title='llvm::MipsISD::NodeType::VSHF' data-ref="llvm::MipsISD::NodeType::VSHF">VSHF</a>, <a class="local col9 ref" href="#559DL" title='DL' data-ref="559DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#549ResTy" title='ResTy' data-ref="549ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#564MaskVec" title='MaskVec' data-ref="564MaskVec">MaskVec</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#554Op1" title='Op1' data-ref="554Op1">Op1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#553Op0" title='Op0' data-ref="553Op0">Op0</a>);</td></tr>
<tr><th id="3040">3040</th><td>}</td></tr>
<tr><th id="3041">3041</th><td></td></tr>
<tr><th id="3042">3042</th><td><i>// Lower VECTOR_SHUFFLE into one of a number of instructions depending on the</i></td></tr>
<tr><th id="3043">3043</th><td><i>// indices in the shuffle.</i></td></tr>
<tr><th id="3044">3044</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering19lowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE" title='llvm::MipsSETargetLowering::lowerVECTOR_SHUFFLE' data-ref="_ZNK4llvm20MipsSETargetLowering19lowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE">lowerVECTOR_SHUFFLE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="565Op" title='Op' data-type='llvm::SDValue' data-ref="565Op">Op</dfn>,</td></tr>
<tr><th id="3045">3045</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="566DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="566DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="3046">3046</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ShuffleVectorSDNode" title='llvm::ShuffleVectorSDNode' data-ref="llvm::ShuffleVectorSDNode">ShuffleVectorSDNode</a> *<dfn class="local col7 decl" id="567Node" title='Node' data-type='llvm::ShuffleVectorSDNode *' data-ref="567Node">Node</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ShuffleVectorSDNode" title='llvm::ShuffleVectorSDNode' data-ref="llvm::ShuffleVectorSDNode">ShuffleVectorSDNode</a>&gt;(<span class='refarg'><a class="local col5 ref" href="#565Op" title='Op' data-ref="565Op">Op</a></span>);</td></tr>
<tr><th id="3047">3047</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="568ResTy" title='ResTy' data-type='llvm::EVT' data-ref="568ResTy">ResTy</dfn> = <a class="local col5 ref" href="#565Op" title='Op' data-ref="565Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="3048">3048</th><td></td></tr>
<tr><th id="3049">3049</th><td>  <b>if</b> (!<a class="local col8 ref" href="#568ResTy" title='ResTy' data-ref="568ResTy">ResTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT14is128BitVectorEv" title='llvm::EVT::is128BitVector' data-ref="_ZNK4llvm3EVT14is128BitVectorEv">is128BitVector</a>())</td></tr>
<tr><th id="3050">3050</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="3051">3051</th><td></td></tr>
<tr><th id="3052">3052</th><td>  <em>int</em> <dfn class="local col9 decl" id="569ResTyNumElts" title='ResTyNumElts' data-type='int' data-ref="569ResTyNumElts">ResTyNumElts</dfn> = <a class="local col8 ref" href="#568ResTy" title='ResTy' data-ref="568ResTy">ResTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>();</td></tr>
<tr><th id="3053">3053</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>int</em>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="570Indices" title='Indices' data-type='SmallVector&lt;int, 16&gt;' data-ref="570Indices">Indices</dfn>;</td></tr>
<tr><th id="3054">3054</th><td></td></tr>
<tr><th id="3055">3055</th><td>  <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="571i" title='i' data-type='int' data-ref="571i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#571i" title='i' data-ref="571i">i</a> &lt; <a class="local col9 ref" href="#569ResTyNumElts" title='ResTyNumElts' data-ref="569ResTyNumElts">ResTyNumElts</a>; ++<a class="local col1 ref" href="#571i" title='i' data-ref="571i">i</a>)</td></tr>
<tr><th id="3056">3056</th><td>    <a class="local col0 ref" href="#570Indices" title='Indices' data-ref="570Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#567Node" title='Node' data-ref="567Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19ShuffleVectorSDNode10getMaskEltEj" title='llvm::ShuffleVectorSDNode::getMaskElt' data-ref="_ZNK4llvm19ShuffleVectorSDNode10getMaskEltEj">getMaskElt</a>(<a class="local col1 ref" href="#571i" title='i' data-ref="571i">i</a>));</td></tr>
<tr><th id="3057">3057</th><td></td></tr>
<tr><th id="3058">3058</th><td>  <i>// splati.[bhwd] is preferable to the others but is matched from</i></td></tr>
<tr><th id="3059">3059</th><td><i>  // MipsISD::VSHF.</i></td></tr>
<tr><th id="3060">3060</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL23isVECTOR_SHUFFLE_SPLATIN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE" title='isVECTOR_SHUFFLE_SPLATI' data-use='c' data-ref="_ZL23isVECTOR_SHUFFLE_SPLATIN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">isVECTOR_SHUFFLE_SPLATI</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#565Op" title='Op' data-ref="565Op">Op</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#568ResTy" title='ResTy' data-ref="568ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE"></a><a class="local col0 ref" href="#570Indices" title='Indices' data-ref="570Indices">Indices</a>, <span class='refarg'><a class="local col6 ref" href="#566DAG" title='DAG' data-ref="566DAG">DAG</a></span>))</td></tr>
<tr><th id="3061">3061</th><td>    <b>return</b> <a class="tu ref" href="#_ZL24lowerVECTOR_SHUFFLE_VSHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE" title='lowerVECTOR_SHUFFLE_VSHF' data-use='c' data-ref="_ZL24lowerVECTOR_SHUFFLE_VSHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">lowerVECTOR_SHUFFLE_VSHF</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#565Op" title='Op' data-ref="565Op">Op</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#568ResTy" title='ResTy' data-ref="568ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE"></a><a class="local col0 ref" href="#570Indices" title='Indices' data-ref="570Indices">Indices</a>, <span class='refarg'><a class="local col6 ref" href="#566DAG" title='DAG' data-ref="566DAG">DAG</a></span>);</td></tr>
<tr><th id="3062">3062</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col2 decl" id="572Result" title='Result' data-type='llvm::SDValue' data-ref="572Result">Result</dfn>;</td></tr>
<tr><th id="3063">3063</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a>(<a class="local col2 ref" href="#572Result" title='Result' data-ref="572Result">Result</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL25lowerVECTOR_SHUFFLE_ILVEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE" title='lowerVECTOR_SHUFFLE_ILVEV' data-use='c' data-ref="_ZL25lowerVECTOR_SHUFFLE_ILVEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">lowerVECTOR_SHUFFLE_ILVEV</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#565Op" title='Op' data-ref="565Op">Op</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#568ResTy" title='ResTy' data-ref="568ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE"></a><a class="local col0 ref" href="#570Indices" title='Indices' data-ref="570Indices">Indices</a>, <span class='refarg'><a class="local col6 ref" href="#566DAG" title='DAG' data-ref="566DAG">DAG</a></span>)))</td></tr>
<tr><th id="3064">3064</th><td>    <b>return</b> <a class="local col2 ref" href="#572Result" title='Result' data-ref="572Result">Result</a>;</td></tr>
<tr><th id="3065">3065</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a>(<a class="local col2 ref" href="#572Result" title='Result' data-ref="572Result">Result</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL25lowerVECTOR_SHUFFLE_ILVODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE" title='lowerVECTOR_SHUFFLE_ILVOD' data-use='c' data-ref="_ZL25lowerVECTOR_SHUFFLE_ILVODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">lowerVECTOR_SHUFFLE_ILVOD</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#565Op" title='Op' data-ref="565Op">Op</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#568ResTy" title='ResTy' data-ref="568ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE"></a><a class="local col0 ref" href="#570Indices" title='Indices' data-ref="570Indices">Indices</a>, <span class='refarg'><a class="local col6 ref" href="#566DAG" title='DAG' data-ref="566DAG">DAG</a></span>)))</td></tr>
<tr><th id="3066">3066</th><td>    <b>return</b> <a class="local col2 ref" href="#572Result" title='Result' data-ref="572Result">Result</a>;</td></tr>
<tr><th id="3067">3067</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a>(<a class="local col2 ref" href="#572Result" title='Result' data-ref="572Result">Result</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL24lowerVECTOR_SHUFFLE_ILVLN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE" title='lowerVECTOR_SHUFFLE_ILVL' data-use='c' data-ref="_ZL24lowerVECTOR_SHUFFLE_ILVLN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">lowerVECTOR_SHUFFLE_ILVL</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#565Op" title='Op' data-ref="565Op">Op</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#568ResTy" title='ResTy' data-ref="568ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE"></a><a class="local col0 ref" href="#570Indices" title='Indices' data-ref="570Indices">Indices</a>, <span class='refarg'><a class="local col6 ref" href="#566DAG" title='DAG' data-ref="566DAG">DAG</a></span>)))</td></tr>
<tr><th id="3068">3068</th><td>    <b>return</b> <a class="local col2 ref" href="#572Result" title='Result' data-ref="572Result">Result</a>;</td></tr>
<tr><th id="3069">3069</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a>(<a class="local col2 ref" href="#572Result" title='Result' data-ref="572Result">Result</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL24lowerVECTOR_SHUFFLE_ILVRN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE" title='lowerVECTOR_SHUFFLE_ILVR' data-use='c' data-ref="_ZL24lowerVECTOR_SHUFFLE_ILVRN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">lowerVECTOR_SHUFFLE_ILVR</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#565Op" title='Op' data-ref="565Op">Op</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#568ResTy" title='ResTy' data-ref="568ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE"></a><a class="local col0 ref" href="#570Indices" title='Indices' data-ref="570Indices">Indices</a>, <span class='refarg'><a class="local col6 ref" href="#566DAG" title='DAG' data-ref="566DAG">DAG</a></span>)))</td></tr>
<tr><th id="3070">3070</th><td>    <b>return</b> <a class="local col2 ref" href="#572Result" title='Result' data-ref="572Result">Result</a>;</td></tr>
<tr><th id="3071">3071</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a>(<a class="local col2 ref" href="#572Result" title='Result' data-ref="572Result">Result</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL25lowerVECTOR_SHUFFLE_PCKEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE" title='lowerVECTOR_SHUFFLE_PCKEV' data-use='c' data-ref="_ZL25lowerVECTOR_SHUFFLE_PCKEVN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">lowerVECTOR_SHUFFLE_PCKEV</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#565Op" title='Op' data-ref="565Op">Op</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#568ResTy" title='ResTy' data-ref="568ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE"></a><a class="local col0 ref" href="#570Indices" title='Indices' data-ref="570Indices">Indices</a>, <span class='refarg'><a class="local col6 ref" href="#566DAG" title='DAG' data-ref="566DAG">DAG</a></span>)))</td></tr>
<tr><th id="3072">3072</th><td>    <b>return</b> <a class="local col2 ref" href="#572Result" title='Result' data-ref="572Result">Result</a>;</td></tr>
<tr><th id="3073">3073</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a>(<a class="local col2 ref" href="#572Result" title='Result' data-ref="572Result">Result</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL25lowerVECTOR_SHUFFLE_PCKODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE" title='lowerVECTOR_SHUFFLE_PCKOD' data-use='c' data-ref="_ZL25lowerVECTOR_SHUFFLE_PCKODN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">lowerVECTOR_SHUFFLE_PCKOD</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#565Op" title='Op' data-ref="565Op">Op</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#568ResTy" title='ResTy' data-ref="568ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE"></a><a class="local col0 ref" href="#570Indices" title='Indices' data-ref="570Indices">Indices</a>, <span class='refarg'><a class="local col6 ref" href="#566DAG" title='DAG' data-ref="566DAG">DAG</a></span>)))</td></tr>
<tr><th id="3074">3074</th><td>    <b>return</b> <a class="local col2 ref" href="#572Result" title='Result' data-ref="572Result">Result</a>;</td></tr>
<tr><th id="3075">3075</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a>(<a class="local col2 ref" href="#572Result" title='Result' data-ref="572Result">Result</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE" title='lowerVECTOR_SHUFFLE_SHF' data-use='c' data-ref="_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">lowerVECTOR_SHUFFLE_SHF</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#565Op" title='Op' data-ref="565Op">Op</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#568ResTy" title='ResTy' data-ref="568ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE"></a><a class="local col0 ref" href="#570Indices" title='Indices' data-ref="570Indices">Indices</a>, <span class='refarg'><a class="local col6 ref" href="#566DAG" title='DAG' data-ref="566DAG">DAG</a></span>)))</td></tr>
<tr><th id="3076">3076</th><td>    <b>return</b> <a class="local col2 ref" href="#572Result" title='Result' data-ref="572Result">Result</a>;</td></tr>
<tr><th id="3077">3077</th><td>  <b>return</b> <a class="tu ref" href="#_ZL24lowerVECTOR_SHUFFLE_VSHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE" title='lowerVECTOR_SHUFFLE_VSHF' data-use='c' data-ref="_ZL24lowerVECTOR_SHUFFLE_VSHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE">lowerVECTOR_SHUFFLE_VSHF</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#565Op" title='Op' data-ref="565Op">Op</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#568ResTy" title='ResTy' data-ref="568ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE"></a><a class="local col0 ref" href="#570Indices" title='Indices' data-ref="570Indices">Indices</a>, <span class='refarg'><a class="local col6 ref" href="#566DAG" title='DAG' data-ref="566DAG">DAG</a></span>);</td></tr>
<tr><th id="3078">3078</th><td>}</td></tr>
<tr><th id="3079">3079</th><td></td></tr>
<tr><th id="3080">3080</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="3081">3081</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering12emitBPOSGE32ERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::MipsSETargetLowering::emitBPOSGE32' data-ref="_ZNK4llvm20MipsSETargetLowering12emitBPOSGE32ERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitBPOSGE32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="573MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="573MI">MI</dfn>,</td></tr>
<tr><th id="3082">3082</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="574BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="574BB">BB</dfn>) <em>const</em> {</td></tr>
<tr><th id="3083">3083</th><td>  <i>// $bb:</i></td></tr>
<tr><th id="3084">3084</th><td><i>  //  bposge32_pseudo $vr0</i></td></tr>
<tr><th id="3085">3085</th><td><i>  //  =&gt;</i></td></tr>
<tr><th id="3086">3086</th><td><i>  // $bb:</i></td></tr>
<tr><th id="3087">3087</th><td><i>  //  bposge32 $tbb</i></td></tr>
<tr><th id="3088">3088</th><td><i>  // $fbb:</i></td></tr>
<tr><th id="3089">3089</th><td><i>  //  li $vr2, 0</i></td></tr>
<tr><th id="3090">3090</th><td><i>  //  b $sink</i></td></tr>
<tr><th id="3091">3091</th><td><i>  // $tbb:</i></td></tr>
<tr><th id="3092">3092</th><td><i>  //  li $vr1, 1</i></td></tr>
<tr><th id="3093">3093</th><td><i>  // $sink:</i></td></tr>
<tr><th id="3094">3094</th><td><i>  //  $vr0 = phi($vr2, $fbb, $vr1, $tbb)</i></td></tr>
<tr><th id="3095">3095</th><td></td></tr>
<tr><th id="3096">3096</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="575RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="575RegInfo">RegInfo</dfn> = <a class="local col4 ref" href="#574BB" title='BB' data-ref="574BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3097">3097</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::MipsInstrInfo *&apos;"><dfn class="local col6 decl" id="576TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="576TII">TII</dfn></span> = Subtarget.getInstrInfo();</td></tr>
<tr><th id="3098">3098</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="577RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="577RC">RC</dfn> = &amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="3099">3099</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="578DL" title='DL' data-type='llvm::DebugLoc' data-ref="578DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#573MI" title='MI' data-ref="573MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3100">3100</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock">BasicBlock</a> *<dfn class="local col9 decl" id="579LLVM_BB" title='LLVM_BB' data-type='const llvm::BasicBlock *' data-ref="579LLVM_BB">LLVM_BB</dfn> = <a class="local col4 ref" href="#574BB" title='BB' data-ref="574BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>();</td></tr>
<tr><th id="3101">3101</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col0 decl" id="580It" title='It' data-type='MachineFunction::iterator' data-ref="580It">It</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a><a class="local col4 ref" href="#574BB" title='BB' data-ref="574BB">BB</a>));</td></tr>
<tr><th id="3102">3102</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="581F" title='F' data-type='llvm::MachineFunction *' data-ref="581F">F</dfn> = <a class="local col4 ref" href="#574BB" title='BB' data-ref="574BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3103">3103</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="582FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="582FBB">FBB</dfn> = <a class="local col1 ref" href="#581F" title='F' data-ref="581F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col9 ref" href="#579LLVM_BB" title='LLVM_BB' data-ref="579LLVM_BB">LLVM_BB</a>);</td></tr>
<tr><th id="3104">3104</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="583TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="583TBB">TBB</dfn> = <a class="local col1 ref" href="#581F" title='F' data-ref="581F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col9 ref" href="#579LLVM_BB" title='LLVM_BB' data-ref="579LLVM_BB">LLVM_BB</a>);</td></tr>
<tr><th id="3105">3105</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="584Sink" title='Sink' data-type='llvm::MachineBasicBlock *' data-ref="584Sink">Sink</dfn>  = <a class="local col1 ref" href="#581F" title='F' data-ref="581F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col9 ref" href="#579LLVM_BB" title='LLVM_BB' data-ref="579LLVM_BB">LLVM_BB</a>);</td></tr>
<tr><th id="3106">3106</th><td>  <a class="local col1 ref" href="#581F" title='F' data-ref="581F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col0 ref" href="#580It" title='It' data-ref="580It">It</a>, <a class="local col2 ref" href="#582FBB" title='FBB' data-ref="582FBB">FBB</a>);</td></tr>
<tr><th id="3107">3107</th><td>  <a class="local col1 ref" href="#581F" title='F' data-ref="581F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col0 ref" href="#580It" title='It' data-ref="580It">It</a>, <a class="local col3 ref" href="#583TBB" title='TBB' data-ref="583TBB">TBB</a>);</td></tr>
<tr><th id="3108">3108</th><td>  <a class="local col1 ref" href="#581F" title='F' data-ref="581F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col0 ref" href="#580It" title='It' data-ref="580It">It</a>, <a class="local col4 ref" href="#584Sink" title='Sink' data-ref="584Sink">Sink</a>);</td></tr>
<tr><th id="3109">3109</th><td></td></tr>
<tr><th id="3110">3110</th><td>  <i>// Transfer the remainder of BB and its successor edges to Sink.</i></td></tr>
<tr><th id="3111">3111</th><td>  <a class="local col4 ref" href="#584Sink" title='Sink' data-ref="584Sink">Sink</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col4 ref" href="#584Sink" title='Sink' data-ref="584Sink">Sink</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="local col4 ref" href="#574BB" title='BB' data-ref="574BB">BB</a>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col3 ref" href="#573MI" title='MI' data-ref="573MI">MI</a>)),</td></tr>
<tr><th id="3112">3112</th><td>               <a class="local col4 ref" href="#574BB" title='BB' data-ref="574BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="3113">3113</th><td>  <a class="local col4 ref" href="#584Sink" title='Sink' data-ref="584Sink">Sink</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_" title='llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs' data-ref="_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_">transferSuccessorsAndUpdatePHIs</a>(<a class="local col4 ref" href="#574BB" title='BB' data-ref="574BB">BB</a>);</td></tr>
<tr><th id="3114">3114</th><td></td></tr>
<tr><th id="3115">3115</th><td>  <i>// Add successors.</i></td></tr>
<tr><th id="3116">3116</th><td>  <a class="local col4 ref" href="#574BB" title='BB' data-ref="574BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col2 ref" href="#582FBB" title='FBB' data-ref="582FBB">FBB</a>);</td></tr>
<tr><th id="3117">3117</th><td>  <a class="local col4 ref" href="#574BB" title='BB' data-ref="574BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col3 ref" href="#583TBB" title='TBB' data-ref="583TBB">TBB</a>);</td></tr>
<tr><th id="3118">3118</th><td>  <a class="local col2 ref" href="#582FBB" title='FBB' data-ref="582FBB">FBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col4 ref" href="#584Sink" title='Sink' data-ref="584Sink">Sink</a>);</td></tr>
<tr><th id="3119">3119</th><td>  <a class="local col3 ref" href="#583TBB" title='TBB' data-ref="583TBB">TBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col4 ref" href="#584Sink" title='Sink' data-ref="584Sink">Sink</a>);</td></tr>
<tr><th id="3120">3120</th><td></td></tr>
<tr><th id="3121">3121</th><td>  <i>// Insert the real bposge32 instruction to $BB.</i></td></tr>
<tr><th id="3122">3122</th><td>  BuildMI(BB, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;BPOSGE32&apos; in namespace &apos;llvm::Mips&apos;">BPOSGE32</span>)).addMBB(TBB);</td></tr>
<tr><th id="3123">3123</th><td>  <i>// Insert the real bposge32c instruction to $BB.</i></td></tr>
<tr><th id="3124">3124</th><td>  BuildMI(BB, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;BPOSGE32C_MMR3&apos; in namespace &apos;llvm::Mips&apos;">BPOSGE32C_MMR3</span>)).addMBB(TBB);</td></tr>
<tr><th id="3125">3125</th><td></td></tr>
<tr><th id="3126">3126</th><td>  <i>// Fill $FBB.</i></td></tr>
<tr><th id="3127">3127</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="585VR2" title='VR2' data-type='unsigned int' data-ref="585VR2">VR2</dfn> = <a class="local col5 ref" href="#575RegInfo" title='RegInfo' data-ref="575RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#577RC" title='RC' data-ref="577RC">RC</a>);</td></tr>
<tr><th id="3128">3128</th><td>  BuildMI(*FBB, FBB-&gt;end(), DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;ADDiu&apos; in namespace &apos;llvm::Mips&apos;">ADDiu</span>), VR2)</td></tr>
<tr><th id="3129">3129</th><td>    .addReg(Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>).addImm(<var>0</var>);</td></tr>
<tr><th id="3130">3130</th><td>  BuildMI(*FBB, FBB-&gt;end(), DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::Mips&apos;">B</span>)).addMBB(Sink);</td></tr>
<tr><th id="3131">3131</th><td></td></tr>
<tr><th id="3132">3132</th><td>  <i>// Fill $TBB.</i></td></tr>
<tr><th id="3133">3133</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="586VR1" title='VR1' data-type='unsigned int' data-ref="586VR1">VR1</dfn> = <a class="local col5 ref" href="#575RegInfo" title='RegInfo' data-ref="575RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#577RC" title='RC' data-ref="577RC">RC</a>);</td></tr>
<tr><th id="3134">3134</th><td>  BuildMI(*TBB, TBB-&gt;end(), DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;ADDiu&apos; in namespace &apos;llvm::Mips&apos;">ADDiu</span>), VR1)</td></tr>
<tr><th id="3135">3135</th><td>    .addReg(Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>).addImm(<var>1</var>);</td></tr>
<tr><th id="3136">3136</th><td></td></tr>
<tr><th id="3137">3137</th><td>  <i>// Insert phi function to $Sink.</i></td></tr>
<tr><th id="3138">3138</th><td>  BuildMI(*Sink, Sink-&gt;begin(), DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;PHI&apos; in namespace &apos;llvm::Mips&apos;">PHI</span>),</td></tr>
<tr><th id="3139">3139</th><td>          MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="3140">3140</th><td>      .addReg(VR2)</td></tr>
<tr><th id="3141">3141</th><td>      .addMBB(FBB)</td></tr>
<tr><th id="3142">3142</th><td>      .addReg(VR1)</td></tr>
<tr><th id="3143">3143</th><td>      .addMBB(TBB);</td></tr>
<tr><th id="3144">3144</th><td></td></tr>
<tr><th id="3145">3145</th><td>  <a class="local col3 ref" href="#573MI" title='MI' data-ref="573MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>(); <i>// The pseudo instruction is gone now.</i></td></tr>
<tr><th id="3146">3146</th><td>  <b>return</b> <a class="local col4 ref" href="#584Sink" title='Sink' data-ref="584Sink">Sink</a>;</td></tr>
<tr><th id="3147">3147</th><td>}</td></tr>
<tr><th id="3148">3148</th><td></td></tr>
<tr><th id="3149">3149</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering20emitMSACBranchPseudoERNS_12MachineInstrEPNS_17MachineBasicBlockEj" title='llvm::MipsSETargetLowering::emitMSACBranchPseudo' data-ref="_ZNK4llvm20MipsSETargetLowering20emitMSACBranchPseudoERNS_12MachineInstrEPNS_17MachineBasicBlockEj">emitMSACBranchPseudo</dfn>(</td></tr>
<tr><th id="3150">3150</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="587MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="587MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="588BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="588BB">BB</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="589BranchOp" title='BranchOp' data-type='unsigned int' data-ref="589BranchOp">BranchOp</dfn>) <em>const</em> {</td></tr>
<tr><th id="3151">3151</th><td>  <i>// $bb:</i></td></tr>
<tr><th id="3152">3152</th><td><i>  //  vany_nonzero $rd, $ws</i></td></tr>
<tr><th id="3153">3153</th><td><i>  //  =&gt;</i></td></tr>
<tr><th id="3154">3154</th><td><i>  // $bb:</i></td></tr>
<tr><th id="3155">3155</th><td><i>  //  bnz.b $ws, $tbb</i></td></tr>
<tr><th id="3156">3156</th><td><i>  //  b $fbb</i></td></tr>
<tr><th id="3157">3157</th><td><i>  // $fbb:</i></td></tr>
<tr><th id="3158">3158</th><td><i>  //  li $rd1, 0</i></td></tr>
<tr><th id="3159">3159</th><td><i>  //  b $sink</i></td></tr>
<tr><th id="3160">3160</th><td><i>  // $tbb:</i></td></tr>
<tr><th id="3161">3161</th><td><i>  //  li $rd2, 1</i></td></tr>
<tr><th id="3162">3162</th><td><i>  // $sink:</i></td></tr>
<tr><th id="3163">3163</th><td><i>  //  $rd = phi($rd1, $fbb, $rd2, $tbb)</i></td></tr>
<tr><th id="3164">3164</th><td></td></tr>
<tr><th id="3165">3165</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="590RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="590RegInfo">RegInfo</dfn> = <a class="local col8 ref" href="#588BB" title='BB' data-ref="588BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3166">3166</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::MipsInstrInfo *&apos;"><dfn class="local col1 decl" id="591TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="591TII">TII</dfn></span> = Subtarget.getInstrInfo();</td></tr>
<tr><th id="3167">3167</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="592RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="592RC">RC</dfn> = &amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="3168">3168</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="593DL" title='DL' data-type='llvm::DebugLoc' data-ref="593DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#587MI" title='MI' data-ref="587MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3169">3169</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock">BasicBlock</a> *<dfn class="local col4 decl" id="594LLVM_BB" title='LLVM_BB' data-type='const llvm::BasicBlock *' data-ref="594LLVM_BB">LLVM_BB</dfn> = <a class="local col8 ref" href="#588BB" title='BB' data-ref="588BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>();</td></tr>
<tr><th id="3170">3170</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col5 decl" id="595It" title='It' data-type='MachineFunction::iterator' data-ref="595It">It</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a><a class="local col8 ref" href="#588BB" title='BB' data-ref="588BB">BB</a>));</td></tr>
<tr><th id="3171">3171</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="596F" title='F' data-type='llvm::MachineFunction *' data-ref="596F">F</dfn> = <a class="local col8 ref" href="#588BB" title='BB' data-ref="588BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3172">3172</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="597FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="597FBB">FBB</dfn> = <a class="local col6 ref" href="#596F" title='F' data-ref="596F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col4 ref" href="#594LLVM_BB" title='LLVM_BB' data-ref="594LLVM_BB">LLVM_BB</a>);</td></tr>
<tr><th id="3173">3173</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="598TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="598TBB">TBB</dfn> = <a class="local col6 ref" href="#596F" title='F' data-ref="596F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col4 ref" href="#594LLVM_BB" title='LLVM_BB' data-ref="594LLVM_BB">LLVM_BB</a>);</td></tr>
<tr><th id="3174">3174</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="599Sink" title='Sink' data-type='llvm::MachineBasicBlock *' data-ref="599Sink">Sink</dfn>  = <a class="local col6 ref" href="#596F" title='F' data-ref="596F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col4 ref" href="#594LLVM_BB" title='LLVM_BB' data-ref="594LLVM_BB">LLVM_BB</a>);</td></tr>
<tr><th id="3175">3175</th><td>  <a class="local col6 ref" href="#596F" title='F' data-ref="596F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col5 ref" href="#595It" title='It' data-ref="595It">It</a>, <a class="local col7 ref" href="#597FBB" title='FBB' data-ref="597FBB">FBB</a>);</td></tr>
<tr><th id="3176">3176</th><td>  <a class="local col6 ref" href="#596F" title='F' data-ref="596F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col5 ref" href="#595It" title='It' data-ref="595It">It</a>, <a class="local col8 ref" href="#598TBB" title='TBB' data-ref="598TBB">TBB</a>);</td></tr>
<tr><th id="3177">3177</th><td>  <a class="local col6 ref" href="#596F" title='F' data-ref="596F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col5 ref" href="#595It" title='It' data-ref="595It">It</a>, <a class="local col9 ref" href="#599Sink" title='Sink' data-ref="599Sink">Sink</a>);</td></tr>
<tr><th id="3178">3178</th><td></td></tr>
<tr><th id="3179">3179</th><td>  <i>// Transfer the remainder of BB and its successor edges to Sink.</i></td></tr>
<tr><th id="3180">3180</th><td>  <a class="local col9 ref" href="#599Sink" title='Sink' data-ref="599Sink">Sink</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col9 ref" href="#599Sink" title='Sink' data-ref="599Sink">Sink</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="local col8 ref" href="#588BB" title='BB' data-ref="588BB">BB</a>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col7 ref" href="#587MI" title='MI' data-ref="587MI">MI</a>)),</td></tr>
<tr><th id="3181">3181</th><td>               <a class="local col8 ref" href="#588BB" title='BB' data-ref="588BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="3182">3182</th><td>  <a class="local col9 ref" href="#599Sink" title='Sink' data-ref="599Sink">Sink</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_" title='llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs' data-ref="_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_">transferSuccessorsAndUpdatePHIs</a>(<a class="local col8 ref" href="#588BB" title='BB' data-ref="588BB">BB</a>);</td></tr>
<tr><th id="3183">3183</th><td></td></tr>
<tr><th id="3184">3184</th><td>  <i>// Add successors.</i></td></tr>
<tr><th id="3185">3185</th><td>  <a class="local col8 ref" href="#588BB" title='BB' data-ref="588BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col7 ref" href="#597FBB" title='FBB' data-ref="597FBB">FBB</a>);</td></tr>
<tr><th id="3186">3186</th><td>  <a class="local col8 ref" href="#588BB" title='BB' data-ref="588BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col8 ref" href="#598TBB" title='TBB' data-ref="598TBB">TBB</a>);</td></tr>
<tr><th id="3187">3187</th><td>  <a class="local col7 ref" href="#597FBB" title='FBB' data-ref="597FBB">FBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col9 ref" href="#599Sink" title='Sink' data-ref="599Sink">Sink</a>);</td></tr>
<tr><th id="3188">3188</th><td>  <a class="local col8 ref" href="#598TBB" title='TBB' data-ref="598TBB">TBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col9 ref" href="#599Sink" title='Sink' data-ref="599Sink">Sink</a>);</td></tr>
<tr><th id="3189">3189</th><td></td></tr>
<tr><th id="3190">3190</th><td>  <i>// Insert the real bnz.b instruction to $BB.</i></td></tr>
<tr><th id="3191">3191</th><td>  BuildMI(BB, DL, TII-&gt;get(BranchOp))</td></tr>
<tr><th id="3192">3192</th><td>      .addReg(MI.getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="3193">3193</th><td>      .addMBB(TBB);</td></tr>
<tr><th id="3194">3194</th><td></td></tr>
<tr><th id="3195">3195</th><td>  <i>// Fill $FBB.</i></td></tr>
<tr><th id="3196">3196</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="600RD1" title='RD1' data-type='unsigned int' data-ref="600RD1">RD1</dfn> = <a class="local col0 ref" href="#590RegInfo" title='RegInfo' data-ref="590RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col2 ref" href="#592RC" title='RC' data-ref="592RC">RC</a>);</td></tr>
<tr><th id="3197">3197</th><td>  BuildMI(*FBB, FBB-&gt;end(), DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;ADDiu&apos; in namespace &apos;llvm::Mips&apos;">ADDiu</span>), RD1)</td></tr>
<tr><th id="3198">3198</th><td>    .addReg(Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>).addImm(<var>0</var>);</td></tr>
<tr><th id="3199">3199</th><td>  BuildMI(*FBB, FBB-&gt;end(), DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::Mips&apos;">B</span>)).addMBB(Sink);</td></tr>
<tr><th id="3200">3200</th><td></td></tr>
<tr><th id="3201">3201</th><td>  <i>// Fill $TBB.</i></td></tr>
<tr><th id="3202">3202</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="601RD2" title='RD2' data-type='unsigned int' data-ref="601RD2">RD2</dfn> = <a class="local col0 ref" href="#590RegInfo" title='RegInfo' data-ref="590RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col2 ref" href="#592RC" title='RC' data-ref="592RC">RC</a>);</td></tr>
<tr><th id="3203">3203</th><td>  BuildMI(*TBB, TBB-&gt;end(), DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;ADDiu&apos; in namespace &apos;llvm::Mips&apos;">ADDiu</span>), RD2)</td></tr>
<tr><th id="3204">3204</th><td>    .addReg(Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>).addImm(<var>1</var>);</td></tr>
<tr><th id="3205">3205</th><td></td></tr>
<tr><th id="3206">3206</th><td>  <i>// Insert phi function to $Sink.</i></td></tr>
<tr><th id="3207">3207</th><td>  BuildMI(*Sink, Sink-&gt;begin(), DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;PHI&apos; in namespace &apos;llvm::Mips&apos;">PHI</span>),</td></tr>
<tr><th id="3208">3208</th><td>          MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="3209">3209</th><td>      .addReg(RD1)</td></tr>
<tr><th id="3210">3210</th><td>      .addMBB(FBB)</td></tr>
<tr><th id="3211">3211</th><td>      .addReg(RD2)</td></tr>
<tr><th id="3212">3212</th><td>      .addMBB(TBB);</td></tr>
<tr><th id="3213">3213</th><td></td></tr>
<tr><th id="3214">3214</th><td>  <a class="local col7 ref" href="#587MI" title='MI' data-ref="587MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>(); <i>// The pseudo instruction is gone now.</i></td></tr>
<tr><th id="3215">3215</th><td>  <b>return</b> <a class="local col9 ref" href="#599Sink" title='Sink' data-ref="599Sink">Sink</a>;</td></tr>
<tr><th id="3216">3216</th><td>}</td></tr>
<tr><th id="3217">3217</th><td></td></tr>
<tr><th id="3218">3218</th><td><i>// Emit the COPY_FW pseudo instruction.</i></td></tr>
<tr><th id="3219">3219</th><td><i>//</i></td></tr>
<tr><th id="3220">3220</th><td><i>// copy_fw_pseudo $fd, $ws, n</i></td></tr>
<tr><th id="3221">3221</th><td><i>// =&gt;</i></td></tr>
<tr><th id="3222">3222</th><td><i>// copy_u_w $rt, $ws, $n</i></td></tr>
<tr><th id="3223">3223</th><td><i>// mtc1     $rt, $fd</i></td></tr>
<tr><th id="3224">3224</th><td><i>//</i></td></tr>
<tr><th id="3225">3225</th><td><i>// When n is zero, the equivalent operation can be performed with (potentially)</i></td></tr>
<tr><th id="3226">3226</th><td><i>// zero instructions due to register overlaps. This optimization is never valid</i></td></tr>
<tr><th id="3227">3227</th><td><i>// for lane 1 because it would require FR=0 mode which isn't supported by MSA.</i></td></tr>
<tr><th id="3228">3228</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="3229">3229</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering11emitCOPY_FWERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::MipsSETargetLowering::emitCOPY_FW' data-ref="_ZNK4llvm20MipsSETargetLowering11emitCOPY_FWERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitCOPY_FW</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="602MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="602MI">MI</dfn>,</td></tr>
<tr><th id="3230">3230</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="603BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="603BB">BB</dfn>) <em>const</em> {</td></tr>
<tr><th id="3231">3231</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::MipsInstrInfo *&apos;"><dfn class="local col4 decl" id="604TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="604TII">TII</dfn></span> = Subtarget.getInstrInfo();</td></tr>
<tr><th id="3232">3232</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="605RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="605RegInfo">RegInfo</dfn> = <a class="local col3 ref" href="#603BB" title='BB' data-ref="603BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3233">3233</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="606DL" title='DL' data-type='llvm::DebugLoc' data-ref="606DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#602MI" title='MI' data-ref="602MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3234">3234</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="607Fd" title='Fd' data-type='unsigned int' data-ref="607Fd">Fd</dfn> = <a class="local col2 ref" href="#602MI" title='MI' data-ref="602MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3235">3235</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="608Ws" title='Ws' data-type='unsigned int' data-ref="608Ws">Ws</dfn> = <a class="local col2 ref" href="#602MI" title='MI' data-ref="602MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3236">3236</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="609Lane" title='Lane' data-type='unsigned int' data-ref="609Lane">Lane</dfn> = <a class="local col2 ref" href="#602MI" title='MI' data-ref="602MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3237">3237</th><td></td></tr>
<tr><th id="3238">3238</th><td>  <b>if</b> (<a class="local col9 ref" href="#609Lane" title='Lane' data-ref="609Lane">Lane</a> == <var>0</var>) {</td></tr>
<tr><th id="3239">3239</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="610Wt" title='Wt' data-type='unsigned int' data-ref="610Wt">Wt</dfn> = <a class="local col8 ref" href="#608Ws" title='Ws' data-ref="608Ws">Ws</a>;</td></tr>
<tr><th id="3240">3240</th><td>    <b>if</b> (!<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11useOddSPRegEv" title='llvm::MipsSubtarget::useOddSPReg' data-ref="_ZNK4llvm13MipsSubtarget11useOddSPRegEv">useOddSPReg</a>()) {</td></tr>
<tr><th id="3241">3241</th><td>      <i>// We must copy to an even-numbered MSA register so that the</i></td></tr>
<tr><th id="3242">3242</th><td><i>      // single-precision sub-register is also guaranteed to be even-numbered.</i></td></tr>
<tr><th id="3243">3243</th><td>      Wt = RegInfo.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;MSA128WEvensRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128WEvensRegClass</span>);</td></tr>
<tr><th id="3244">3244</th><td></td></tr>
<tr><th id="3245">3245</th><td>      BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::Mips&apos;">COPY</span>), Wt).addReg(Ws);</td></tr>
<tr><th id="3246">3246</th><td>    }</td></tr>
<tr><th id="3247">3247</th><td></td></tr>
<tr><th id="3248">3248</th><td>    BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::Mips&apos;">COPY</span>), Fd).addReg(Wt, <var>0</var>, Mips::<span class='error' title="no member named &apos;sub_lo&apos; in namespace &apos;llvm::Mips&apos;">sub_lo</span>);</td></tr>
<tr><th id="3249">3249</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3250">3250</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="611Wt" title='Wt' data-type='unsigned int' data-ref="611Wt">Wt</dfn> = RegInfo.createVirtualRegister(</td></tr>
<tr><th id="3251">3251</th><td>        Subtarget.useOddSPReg() ? &amp;Mips::<span class='error' title="no member named &apos;MSA128WRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128WRegClass</span> :</td></tr>
<tr><th id="3252">3252</th><td>                                  &amp;Mips::<span class='error' title="no member named &apos;MSA128WEvensRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128WEvensRegClass</span>);</td></tr>
<tr><th id="3253">3253</th><td></td></tr>
<tr><th id="3254">3254</th><td>    BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;SPLATI_W&apos; in namespace &apos;llvm::Mips&apos;">SPLATI_W</span>), Wt).addReg(Ws).addImm(Lane);</td></tr>
<tr><th id="3255">3255</th><td>    BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::Mips&apos;">COPY</span>), Fd).addReg(Wt, <var>0</var>, Mips::<span class='error' title="no member named &apos;sub_lo&apos; in namespace &apos;llvm::Mips&apos;">sub_lo</span>);</td></tr>
<tr><th id="3256">3256</th><td>  }</td></tr>
<tr><th id="3257">3257</th><td></td></tr>
<tr><th id="3258">3258</th><td>  <a class="local col2 ref" href="#602MI" title='MI' data-ref="602MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>(); <i>// The pseudo instruction is gone now.</i></td></tr>
<tr><th id="3259">3259</th><td>  <b>return</b> <a class="local col3 ref" href="#603BB" title='BB' data-ref="603BB">BB</a>;</td></tr>
<tr><th id="3260">3260</th><td>}</td></tr>
<tr><th id="3261">3261</th><td></td></tr>
<tr><th id="3262">3262</th><td><i>// Emit the COPY_FD pseudo instruction.</i></td></tr>
<tr><th id="3263">3263</th><td><i>//</i></td></tr>
<tr><th id="3264">3264</th><td><i>// copy_fd_pseudo $fd, $ws, n</i></td></tr>
<tr><th id="3265">3265</th><td><i>// =&gt;</i></td></tr>
<tr><th id="3266">3266</th><td><i>// splati.d $wt, $ws, $n</i></td></tr>
<tr><th id="3267">3267</th><td><i>// copy $fd, $wt:sub_64</i></td></tr>
<tr><th id="3268">3268</th><td><i>//</i></td></tr>
<tr><th id="3269">3269</th><td><i>// When n is zero, the equivalent operation can be performed with (potentially)</i></td></tr>
<tr><th id="3270">3270</th><td><i>// zero instructions due to register overlaps. This optimization is always</i></td></tr>
<tr><th id="3271">3271</th><td><i>// valid because FR=1 mode which is the only supported mode in MSA.</i></td></tr>
<tr><th id="3272">3272</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="3273">3273</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering11emitCOPY_FDERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::MipsSETargetLowering::emitCOPY_FD' data-ref="_ZNK4llvm20MipsSETargetLowering11emitCOPY_FDERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitCOPY_FD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="612MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="612MI">MI</dfn>,</td></tr>
<tr><th id="3274">3274</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="613BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="613BB">BB</dfn>) <em>const</em> {</td></tr>
<tr><th id="3275">3275</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.isFP64bit()) ? void (0) : __assert_fail (&quot;Subtarget.isFP64bit()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 3275, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isFP64bitEv" title='llvm::MipsSubtarget::isFP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isFP64bitEv">isFP64bit</a>());</td></tr>
<tr><th id="3276">3276</th><td></td></tr>
<tr><th id="3277">3277</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::MipsInstrInfo *&apos;"><dfn class="local col4 decl" id="614TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="614TII">TII</dfn></span> = Subtarget.getInstrInfo();</td></tr>
<tr><th id="3278">3278</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="615RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="615RegInfo">RegInfo</dfn> = <a class="local col3 ref" href="#613BB" title='BB' data-ref="613BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3279">3279</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="616Fd" title='Fd' data-type='unsigned int' data-ref="616Fd">Fd</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3280">3280</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="617Ws" title='Ws' data-type='unsigned int' data-ref="617Ws">Ws</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3281">3281</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="618Lane" title='Lane' data-type='unsigned int' data-ref="618Lane">Lane</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <var>2</var>;</td></tr>
<tr><th id="3282">3282</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="619DL" title='DL' data-type='llvm::DebugLoc' data-ref="619DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3283">3283</th><td></td></tr>
<tr><th id="3284">3284</th><td>  <b>if</b> (<a class="local col8 ref" href="#618Lane" title='Lane' data-ref="618Lane">Lane</a> == <var>0</var>)</td></tr>
<tr><th id="3285">3285</th><td>    BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::Mips&apos;">COPY</span>), Fd).addReg(Ws, <var>0</var>, Mips::<span class='error' title="no member named &apos;sub_64&apos; in namespace &apos;llvm::Mips&apos;">sub_64</span>);</td></tr>
<tr><th id="3286">3286</th><td>  <b>else</b> {</td></tr>
<tr><th id="3287">3287</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="620Wt" title='Wt' data-type='unsigned int' data-ref="620Wt">Wt</dfn> = RegInfo.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;MSA128DRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128DRegClass</span>);</td></tr>
<tr><th id="3288">3288</th><td></td></tr>
<tr><th id="3289">3289</th><td>    BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;SPLATI_D&apos; in namespace &apos;llvm::Mips&apos;">SPLATI_D</span>), Wt).addReg(Ws).addImm(<var>1</var>);</td></tr>
<tr><th id="3290">3290</th><td>    BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::Mips&apos;">COPY</span>), Fd).addReg(Wt, <var>0</var>, Mips::<span class='error' title="no member named &apos;sub_64&apos; in namespace &apos;llvm::Mips&apos;">sub_64</span>);</td></tr>
<tr><th id="3291">3291</th><td>  }</td></tr>
<tr><th id="3292">3292</th><td></td></tr>
<tr><th id="3293">3293</th><td>  <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>(); <i>// The pseudo instruction is gone now.</i></td></tr>
<tr><th id="3294">3294</th><td>  <b>return</b> <a class="local col3 ref" href="#613BB" title='BB' data-ref="613BB">BB</a>;</td></tr>
<tr><th id="3295">3295</th><td>}</td></tr>
<tr><th id="3296">3296</th><td></td></tr>
<tr><th id="3297">3297</th><td><i>// Emit the INSERT_FW pseudo instruction.</i></td></tr>
<tr><th id="3298">3298</th><td><i>//</i></td></tr>
<tr><th id="3299">3299</th><td><i>// insert_fw_pseudo $wd, $wd_in, $n, $fs</i></td></tr>
<tr><th id="3300">3300</th><td><i>// =&gt;</i></td></tr>
<tr><th id="3301">3301</th><td><i>// subreg_to_reg $wt:sub_lo, $fs</i></td></tr>
<tr><th id="3302">3302</th><td><i>// insve_w $wd[$n], $wd_in, $wt[0]</i></td></tr>
<tr><th id="3303">3303</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="3304">3304</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering13emitINSERT_FWERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::MipsSETargetLowering::emitINSERT_FW' data-ref="_ZNK4llvm20MipsSETargetLowering13emitINSERT_FWERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitINSERT_FW</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="621MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="621MI">MI</dfn>,</td></tr>
<tr><th id="3305">3305</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="622BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="622BB">BB</dfn>) <em>const</em> {</td></tr>
<tr><th id="3306">3306</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::MipsInstrInfo *&apos;"><dfn class="local col3 decl" id="623TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="623TII">TII</dfn></span> = Subtarget.getInstrInfo();</td></tr>
<tr><th id="3307">3307</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="624RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="624RegInfo">RegInfo</dfn> = <a class="local col2 ref" href="#622BB" title='BB' data-ref="622BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3308">3308</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col5 decl" id="625DL" title='DL' data-type='llvm::DebugLoc' data-ref="625DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#621MI" title='MI' data-ref="621MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3309">3309</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="626Wd" title='Wd' data-type='unsigned int' data-ref="626Wd">Wd</dfn> = <a class="local col1 ref" href="#621MI" title='MI' data-ref="621MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3310">3310</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="627Wd_in" title='Wd_in' data-type='unsigned int' data-ref="627Wd_in">Wd_in</dfn> = <a class="local col1 ref" href="#621MI" title='MI' data-ref="621MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3311">3311</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="628Lane" title='Lane' data-type='unsigned int' data-ref="628Lane">Lane</dfn> = <a class="local col1 ref" href="#621MI" title='MI' data-ref="621MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3312">3312</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="629Fs" title='Fs' data-type='unsigned int' data-ref="629Fs">Fs</dfn> = <a class="local col1 ref" href="#621MI" title='MI' data-ref="621MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3313">3313</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="630Wt" title='Wt' data-type='unsigned int' data-ref="630Wt">Wt</dfn> = RegInfo.createVirtualRegister(</td></tr>
<tr><th id="3314">3314</th><td>      Subtarget.useOddSPReg() ? &amp;Mips::<span class='error' title="no member named &apos;MSA128WRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128WRegClass</span> :</td></tr>
<tr><th id="3315">3315</th><td>                                &amp;Mips::<span class='error' title="no member named &apos;MSA128WEvensRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128WEvensRegClass</span>);</td></tr>
<tr><th id="3316">3316</th><td></td></tr>
<tr><th id="3317">3317</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;SUBREG_TO_REG&apos; in namespace &apos;llvm::Mips&apos;">SUBREG_TO_REG</span>), Wt)</td></tr>
<tr><th id="3318">3318</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="3319">3319</th><td>      .addReg(Fs)</td></tr>
<tr><th id="3320">3320</th><td>      .addImm(Mips::<span class='error' title="no member named &apos;sub_lo&apos; in namespace &apos;llvm::Mips&apos;">sub_lo</span>);</td></tr>
<tr><th id="3321">3321</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;INSVE_W&apos; in namespace &apos;llvm::Mips&apos;">INSVE_W</span>), Wd)</td></tr>
<tr><th id="3322">3322</th><td>      .addReg(Wd_in)</td></tr>
<tr><th id="3323">3323</th><td>      .addImm(Lane)</td></tr>
<tr><th id="3324">3324</th><td>      .addReg(Wt)</td></tr>
<tr><th id="3325">3325</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="3326">3326</th><td></td></tr>
<tr><th id="3327">3327</th><td>  <a class="local col1 ref" href="#621MI" title='MI' data-ref="621MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>(); <i>// The pseudo instruction is gone now.</i></td></tr>
<tr><th id="3328">3328</th><td>  <b>return</b> <a class="local col2 ref" href="#622BB" title='BB' data-ref="622BB">BB</a>;</td></tr>
<tr><th id="3329">3329</th><td>}</td></tr>
<tr><th id="3330">3330</th><td></td></tr>
<tr><th id="3331">3331</th><td><i>// Emit the INSERT_FD pseudo instruction.</i></td></tr>
<tr><th id="3332">3332</th><td><i>//</i></td></tr>
<tr><th id="3333">3333</th><td><i>// insert_fd_pseudo $wd, $fs, n</i></td></tr>
<tr><th id="3334">3334</th><td><i>// =&gt;</i></td></tr>
<tr><th id="3335">3335</th><td><i>// subreg_to_reg $wt:sub_64, $fs</i></td></tr>
<tr><th id="3336">3336</th><td><i>// insve_d $wd[$n], $wd_in, $wt[0]</i></td></tr>
<tr><th id="3337">3337</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="3338">3338</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering13emitINSERT_FDERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::MipsSETargetLowering::emitINSERT_FD' data-ref="_ZNK4llvm20MipsSETargetLowering13emitINSERT_FDERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitINSERT_FD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="631MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="631MI">MI</dfn>,</td></tr>
<tr><th id="3339">3339</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="632BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="632BB">BB</dfn>) <em>const</em> {</td></tr>
<tr><th id="3340">3340</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.isFP64bit()) ? void (0) : __assert_fail (&quot;Subtarget.isFP64bit()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 3340, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isFP64bitEv" title='llvm::MipsSubtarget::isFP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isFP64bitEv">isFP64bit</a>());</td></tr>
<tr><th id="3341">3341</th><td></td></tr>
<tr><th id="3342">3342</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::MipsInstrInfo *&apos;"><dfn class="local col3 decl" id="633TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="633TII">TII</dfn></span> = Subtarget.getInstrInfo();</td></tr>
<tr><th id="3343">3343</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="634RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="634RegInfo">RegInfo</dfn> = <a class="local col2 ref" href="#632BB" title='BB' data-ref="632BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3344">3344</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col5 decl" id="635DL" title='DL' data-type='llvm::DebugLoc' data-ref="635DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#631MI" title='MI' data-ref="631MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3345">3345</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="636Wd" title='Wd' data-type='unsigned int' data-ref="636Wd">Wd</dfn> = <a class="local col1 ref" href="#631MI" title='MI' data-ref="631MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3346">3346</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="637Wd_in" title='Wd_in' data-type='unsigned int' data-ref="637Wd_in">Wd_in</dfn> = <a class="local col1 ref" href="#631MI" title='MI' data-ref="631MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3347">3347</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="638Lane" title='Lane' data-type='unsigned int' data-ref="638Lane">Lane</dfn> = <a class="local col1 ref" href="#631MI" title='MI' data-ref="631MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3348">3348</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="639Fs" title='Fs' data-type='unsigned int' data-ref="639Fs">Fs</dfn> = <a class="local col1 ref" href="#631MI" title='MI' data-ref="631MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3349">3349</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="640Wt" title='Wt' data-type='unsigned int' data-ref="640Wt">Wt</dfn> = RegInfo.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;MSA128DRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128DRegClass</span>);</td></tr>
<tr><th id="3350">3350</th><td></td></tr>
<tr><th id="3351">3351</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;SUBREG_TO_REG&apos; in namespace &apos;llvm::Mips&apos;">SUBREG_TO_REG</span>), Wt)</td></tr>
<tr><th id="3352">3352</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="3353">3353</th><td>      .addReg(Fs)</td></tr>
<tr><th id="3354">3354</th><td>      .addImm(Mips::<span class='error' title="no member named &apos;sub_64&apos; in namespace &apos;llvm::Mips&apos;">sub_64</span>);</td></tr>
<tr><th id="3355">3355</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;INSVE_D&apos; in namespace &apos;llvm::Mips&apos;">INSVE_D</span>), Wd)</td></tr>
<tr><th id="3356">3356</th><td>      .addReg(Wd_in)</td></tr>
<tr><th id="3357">3357</th><td>      .addImm(Lane)</td></tr>
<tr><th id="3358">3358</th><td>      .addReg(Wt)</td></tr>
<tr><th id="3359">3359</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="3360">3360</th><td></td></tr>
<tr><th id="3361">3361</th><td>  <a class="local col1 ref" href="#631MI" title='MI' data-ref="631MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>(); <i>// The pseudo instruction is gone now.</i></td></tr>
<tr><th id="3362">3362</th><td>  <b>return</b> <a class="local col2 ref" href="#632BB" title='BB' data-ref="632BB">BB</a>;</td></tr>
<tr><th id="3363">3363</th><td>}</td></tr>
<tr><th id="3364">3364</th><td></td></tr>
<tr><th id="3365">3365</th><td><i>// Emit the INSERT_([BHWD]|F[WD])_VIDX pseudo instruction.</i></td></tr>
<tr><th id="3366">3366</th><td><i>//</i></td></tr>
<tr><th id="3367">3367</th><td><i>// For integer:</i></td></tr>
<tr><th id="3368">3368</th><td><i>// (INSERT_([BHWD]|F[WD])_PSEUDO $wd, $wd_in, $n, $rs)</i></td></tr>
<tr><th id="3369">3369</th><td><i>// =&gt;</i></td></tr>
<tr><th id="3370">3370</th><td><i>// (SLL $lanetmp1, $lane, &lt;log2size)</i></td></tr>
<tr><th id="3371">3371</th><td><i>// (SLD_B $wdtmp1, $wd_in, $wd_in, $lanetmp1)</i></td></tr>
<tr><th id="3372">3372</th><td><i>// (INSERT_[BHWD], $wdtmp2, $wdtmp1, 0, $rs)</i></td></tr>
<tr><th id="3373">3373</th><td><i>// (NEG $lanetmp2, $lanetmp1)</i></td></tr>
<tr><th id="3374">3374</th><td><i>// (SLD_B $wd, $wdtmp2, $wdtmp2,  $lanetmp2)</i></td></tr>
<tr><th id="3375">3375</th><td><i>//</i></td></tr>
<tr><th id="3376">3376</th><td><i>// For floating point:</i></td></tr>
<tr><th id="3377">3377</th><td><i>// (INSERT_([BHWD]|F[WD])_PSEUDO $wd, $wd_in, $n, $fs)</i></td></tr>
<tr><th id="3378">3378</th><td><i>// =&gt;</i></td></tr>
<tr><th id="3379">3379</th><td><i>// (SUBREG_TO_REG $wt, $fs, &lt;subreg&gt;)</i></td></tr>
<tr><th id="3380">3380</th><td><i>// (SLL $lanetmp1, $lane, &lt;log2size)</i></td></tr>
<tr><th id="3381">3381</th><td><i>// (SLD_B $wdtmp1, $wd_in, $wd_in, $lanetmp1)</i></td></tr>
<tr><th id="3382">3382</th><td><i>// (INSVE_[WD], $wdtmp2, 0, $wdtmp1, 0)</i></td></tr>
<tr><th id="3383">3383</th><td><i>// (NEG $lanetmp2, $lanetmp1)</i></td></tr>
<tr><th id="3384">3384</th><td><i>// (SLD_B $wd, $wdtmp2, $wdtmp2,  $lanetmp2)</i></td></tr>
<tr><th id="3385">3385</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering18emitINSERT_DF_VIDXERNS_12MachineInstrEPNS_17MachineBasicBlockEjb" title='llvm::MipsSETargetLowering::emitINSERT_DF_VIDX' data-ref="_ZNK4llvm20MipsSETargetLowering18emitINSERT_DF_VIDXERNS_12MachineInstrEPNS_17MachineBasicBlockEjb">emitINSERT_DF_VIDX</dfn>(</td></tr>
<tr><th id="3386">3386</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="641MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="641MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="642BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="642BB">BB</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="643EltSizeInBytes" title='EltSizeInBytes' data-type='unsigned int' data-ref="643EltSizeInBytes">EltSizeInBytes</dfn>,</td></tr>
<tr><th id="3387">3387</th><td>    <em>bool</em> <dfn class="local col4 decl" id="644IsFP" title='IsFP' data-type='bool' data-ref="644IsFP">IsFP</dfn>) <em>const</em> {</td></tr>
<tr><th id="3388">3388</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::MipsInstrInfo *&apos;"><dfn class="local col5 decl" id="645TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="645TII">TII</dfn></span> = Subtarget.getInstrInfo();</td></tr>
<tr><th id="3389">3389</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="646RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="646RegInfo">RegInfo</dfn> = <a class="local col2 ref" href="#642BB" title='BB' data-ref="642BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3390">3390</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="647DL" title='DL' data-type='llvm::DebugLoc' data-ref="647DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#641MI" title='MI' data-ref="641MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3391">3391</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="648Wd" title='Wd' data-type='unsigned int' data-ref="648Wd">Wd</dfn> = <a class="local col1 ref" href="#641MI" title='MI' data-ref="641MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3392">3392</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="649SrcVecReg" title='SrcVecReg' data-type='unsigned int' data-ref="649SrcVecReg">SrcVecReg</dfn> = <a class="local col1 ref" href="#641MI" title='MI' data-ref="641MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3393">3393</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="650LaneReg" title='LaneReg' data-type='unsigned int' data-ref="650LaneReg">LaneReg</dfn> = <a class="local col1 ref" href="#641MI" title='MI' data-ref="641MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3394">3394</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="651SrcValReg" title='SrcValReg' data-type='unsigned int' data-ref="651SrcValReg">SrcValReg</dfn> = <a class="local col1 ref" href="#641MI" title='MI' data-ref="641MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3395">3395</th><td></td></tr>
<tr><th id="3396">3396</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="652VecRC" title='VecRC' data-type='const llvm::TargetRegisterClass *' data-ref="652VecRC">VecRC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="3397">3397</th><td>  <i>// FIXME: This should be true for N32 too.</i></td></tr>
<tr><th id="3398">3398</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="653GPRRC" title='GPRRC' data-type='const llvm::TargetRegisterClass *' data-ref="653GPRRC">GPRRC</dfn> =</td></tr>
<tr><th id="3399">3399</th><td>      Subtarget.isABI_N64() ? &amp;Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span> : &amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="3400">3400</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="654SubRegIdx" title='SubRegIdx' data-type='unsigned int' data-ref="654SubRegIdx">SubRegIdx</dfn> = Subtarget.isABI_N64() ? Mips::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::Mips&apos;">sub_32</span> : <var>0</var>;</td></tr>
<tr><th id="3401">3401</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="655ShiftOp" title='ShiftOp' data-type='unsigned int' data-ref="655ShiftOp">ShiftOp</dfn> = Subtarget.isABI_N64() ? Mips::<span class='error' title="no member named &apos;DSLL&apos; in namespace &apos;llvm::Mips&apos;">DSLL</span> : Mips::<span class='error' title="no member named &apos;SLL&apos; in namespace &apos;llvm::Mips&apos;">SLL</span>;</td></tr>
<tr><th id="3402">3402</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="656EltLog2Size" title='EltLog2Size' data-type='unsigned int' data-ref="656EltLog2Size">EltLog2Size</dfn>;</td></tr>
<tr><th id="3403">3403</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="657InsertOp" title='InsertOp' data-type='unsigned int' data-ref="657InsertOp">InsertOp</dfn> = <var>0</var>;</td></tr>
<tr><th id="3404">3404</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="658InsveOp" title='InsveOp' data-type='unsigned int' data-ref="658InsveOp">InsveOp</dfn> = <var>0</var>;</td></tr>
<tr><th id="3405">3405</th><td>  <b>switch</b> (<a class="local col3 ref" href="#643EltSizeInBytes" title='EltSizeInBytes' data-ref="643EltSizeInBytes">EltSizeInBytes</a>) {</td></tr>
<tr><th id="3406">3406</th><td>  <b>default</b>:</td></tr>
<tr><th id="3407">3407</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected size&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 3407)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected size"</q>);</td></tr>
<tr><th id="3408">3408</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="3409">3409</th><td>    <a class="local col6 ref" href="#656EltLog2Size" title='EltLog2Size' data-ref="656EltLog2Size">EltLog2Size</a> = <var>0</var>;</td></tr>
<tr><th id="3410">3410</th><td>    InsertOp = Mips::<span class='error' title="no member named &apos;INSERT_B&apos; in namespace &apos;llvm::Mips&apos;">INSERT_B</span>;</td></tr>
<tr><th id="3411">3411</th><td>    InsveOp = Mips::<span class='error' title="no member named &apos;INSVE_B&apos; in namespace &apos;llvm::Mips&apos;">INSVE_B</span>;</td></tr>
<tr><th id="3412">3412</th><td>    VecRC = &amp;Mips::<span class='error' title="no member named &apos;MSA128BRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128BRegClass</span>;</td></tr>
<tr><th id="3413">3413</th><td>    <b>break</b>;</td></tr>
<tr><th id="3414">3414</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="3415">3415</th><td>    <a class="local col6 ref" href="#656EltLog2Size" title='EltLog2Size' data-ref="656EltLog2Size">EltLog2Size</a> = <var>1</var>;</td></tr>
<tr><th id="3416">3416</th><td>    InsertOp = Mips::<span class='error' title="no member named &apos;INSERT_H&apos; in namespace &apos;llvm::Mips&apos;">INSERT_H</span>;</td></tr>
<tr><th id="3417">3417</th><td>    InsveOp = Mips::<span class='error' title="no member named &apos;INSVE_H&apos; in namespace &apos;llvm::Mips&apos;">INSVE_H</span>;</td></tr>
<tr><th id="3418">3418</th><td>    VecRC = &amp;Mips::<span class='error' title="no member named &apos;MSA128HRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128HRegClass</span>;</td></tr>
<tr><th id="3419">3419</th><td>    <b>break</b>;</td></tr>
<tr><th id="3420">3420</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="3421">3421</th><td>    <a class="local col6 ref" href="#656EltLog2Size" title='EltLog2Size' data-ref="656EltLog2Size">EltLog2Size</a> = <var>2</var>;</td></tr>
<tr><th id="3422">3422</th><td>    InsertOp = Mips::<span class='error' title="no member named &apos;INSERT_W&apos; in namespace &apos;llvm::Mips&apos;">INSERT_W</span>;</td></tr>
<tr><th id="3423">3423</th><td>    InsveOp = Mips::<span class='error' title="no member named &apos;INSVE_W&apos; in namespace &apos;llvm::Mips&apos;">INSVE_W</span>;</td></tr>
<tr><th id="3424">3424</th><td>    VecRC = &amp;Mips::<span class='error' title="no member named &apos;MSA128WRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128WRegClass</span>;</td></tr>
<tr><th id="3425">3425</th><td>    <b>break</b>;</td></tr>
<tr><th id="3426">3426</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="3427">3427</th><td>    <a class="local col6 ref" href="#656EltLog2Size" title='EltLog2Size' data-ref="656EltLog2Size">EltLog2Size</a> = <var>3</var>;</td></tr>
<tr><th id="3428">3428</th><td>    InsertOp = Mips::<span class='error' title="no member named &apos;INSERT_D&apos; in namespace &apos;llvm::Mips&apos;">INSERT_D</span>;</td></tr>
<tr><th id="3429">3429</th><td>    InsveOp = Mips::<span class='error' title="no member named &apos;INSVE_D&apos; in namespace &apos;llvm::Mips&apos;">INSVE_D</span>;</td></tr>
<tr><th id="3430">3430</th><td>    VecRC = &amp;Mips::<span class='error' title="no member named &apos;MSA128DRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128DRegClass</span>;</td></tr>
<tr><th id="3431">3431</th><td>    <b>break</b>;</td></tr>
<tr><th id="3432">3432</th><td>  }</td></tr>
<tr><th id="3433">3433</th><td></td></tr>
<tr><th id="3434">3434</th><td>  <b>if</b> (<a class="local col4 ref" href="#644IsFP" title='IsFP' data-ref="644IsFP">IsFP</a>) {</td></tr>
<tr><th id="3435">3435</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="659Wt" title='Wt' data-type='unsigned int' data-ref="659Wt">Wt</dfn> = <a class="local col6 ref" href="#646RegInfo" title='RegInfo' data-ref="646RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col2 ref" href="#652VecRC" title='VecRC' data-ref="652VecRC">VecRC</a>);</td></tr>
<tr><th id="3436">3436</th><td>    BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;SUBREG_TO_REG&apos; in namespace &apos;llvm::Mips&apos;">SUBREG_TO_REG</span>), Wt)</td></tr>
<tr><th id="3437">3437</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="3438">3438</th><td>        .addReg(SrcValReg)</td></tr>
<tr><th id="3439">3439</th><td>        .addImm(EltSizeInBytes == <var>8</var> ? Mips::<span class='error' title="no member named &apos;sub_64&apos; in namespace &apos;llvm::Mips&apos;">sub_64</span> : Mips::<span class='error' title="no member named &apos;sub_lo&apos; in namespace &apos;llvm::Mips&apos;">sub_lo</span>);</td></tr>
<tr><th id="3440">3440</th><td>    <a class="local col1 ref" href="#651SrcValReg" title='SrcValReg' data-ref="651SrcValReg">SrcValReg</a> = <a class="local col9 ref" href="#659Wt" title='Wt' data-ref="659Wt">Wt</a>;</td></tr>
<tr><th id="3441">3441</th><td>  }</td></tr>
<tr><th id="3442">3442</th><td></td></tr>
<tr><th id="3443">3443</th><td>  <i>// Convert the lane index into a byte index</i></td></tr>
<tr><th id="3444">3444</th><td>  <b>if</b> (<a class="local col3 ref" href="#643EltSizeInBytes" title='EltSizeInBytes' data-ref="643EltSizeInBytes">EltSizeInBytes</a> != <var>1</var>) {</td></tr>
<tr><th id="3445">3445</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="660LaneTmp1" title='LaneTmp1' data-type='unsigned int' data-ref="660LaneTmp1">LaneTmp1</dfn> = <a class="local col6 ref" href="#646RegInfo" title='RegInfo' data-ref="646RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#653GPRRC" title='GPRRC' data-ref="653GPRRC">GPRRC</a>);</td></tr>
<tr><th id="3446">3446</th><td>    BuildMI(*BB, MI, DL, TII-&gt;get(ShiftOp), LaneTmp1)</td></tr>
<tr><th id="3447">3447</th><td>        .addReg(LaneReg)</td></tr>
<tr><th id="3448">3448</th><td>        .addImm(EltLog2Size);</td></tr>
<tr><th id="3449">3449</th><td>    <a class="local col0 ref" href="#650LaneReg" title='LaneReg' data-ref="650LaneReg">LaneReg</a> = <a class="local col0 ref" href="#660LaneTmp1" title='LaneTmp1' data-ref="660LaneTmp1">LaneTmp1</a>;</td></tr>
<tr><th id="3450">3450</th><td>  }</td></tr>
<tr><th id="3451">3451</th><td></td></tr>
<tr><th id="3452">3452</th><td>  <i>// Rotate bytes around so that the desired lane is element zero</i></td></tr>
<tr><th id="3453">3453</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="661WdTmp1" title='WdTmp1' data-type='unsigned int' data-ref="661WdTmp1">WdTmp1</dfn> = <a class="local col6 ref" href="#646RegInfo" title='RegInfo' data-ref="646RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col2 ref" href="#652VecRC" title='VecRC' data-ref="652VecRC">VecRC</a>);</td></tr>
<tr><th id="3454">3454</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;SLD_B&apos; in namespace &apos;llvm::Mips&apos;">SLD_B</span>), WdTmp1)</td></tr>
<tr><th id="3455">3455</th><td>      .addReg(SrcVecReg)</td></tr>
<tr><th id="3456">3456</th><td>      .addReg(SrcVecReg)</td></tr>
<tr><th id="3457">3457</th><td>      .addReg(LaneReg, <var>0</var>, SubRegIdx);</td></tr>
<tr><th id="3458">3458</th><td></td></tr>
<tr><th id="3459">3459</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="662WdTmp2" title='WdTmp2' data-type='unsigned int' data-ref="662WdTmp2">WdTmp2</dfn> = <a class="local col6 ref" href="#646RegInfo" title='RegInfo' data-ref="646RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col2 ref" href="#652VecRC" title='VecRC' data-ref="652VecRC">VecRC</a>);</td></tr>
<tr><th id="3460">3460</th><td>  <b>if</b> (<a class="local col4 ref" href="#644IsFP" title='IsFP' data-ref="644IsFP">IsFP</a>) {</td></tr>
<tr><th id="3461">3461</th><td>    <i>// Use insve.df to insert to element zero</i></td></tr>
<tr><th id="3462">3462</th><td>    BuildMI(*BB, MI, DL, TII-&gt;get(InsveOp), WdTmp2)</td></tr>
<tr><th id="3463">3463</th><td>        .addReg(WdTmp1)</td></tr>
<tr><th id="3464">3464</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="3465">3465</th><td>        .addReg(SrcValReg)</td></tr>
<tr><th id="3466">3466</th><td>        .addImm(<var>0</var>);</td></tr>
<tr><th id="3467">3467</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3468">3468</th><td>    <i>// Use insert.df to insert to element zero</i></td></tr>
<tr><th id="3469">3469</th><td>    BuildMI(*BB, MI, DL, TII-&gt;get(InsertOp), WdTmp2)</td></tr>
<tr><th id="3470">3470</th><td>        .addReg(WdTmp1)</td></tr>
<tr><th id="3471">3471</th><td>        .addReg(SrcValReg)</td></tr>
<tr><th id="3472">3472</th><td>        .addImm(<var>0</var>);</td></tr>
<tr><th id="3473">3473</th><td>  }</td></tr>
<tr><th id="3474">3474</th><td></td></tr>
<tr><th id="3475">3475</th><td>  <i>// Rotate elements the rest of the way for a full rotation.</i></td></tr>
<tr><th id="3476">3476</th><td><i>  // sld.df inteprets $rt modulo the number of columns so we only need to negate</i></td></tr>
<tr><th id="3477">3477</th><td><i>  // the lane index to do this.</i></td></tr>
<tr><th id="3478">3478</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="663LaneTmp2" title='LaneTmp2' data-type='unsigned int' data-ref="663LaneTmp2">LaneTmp2</dfn> = <a class="local col6 ref" href="#646RegInfo" title='RegInfo' data-ref="646RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#653GPRRC" title='GPRRC' data-ref="653GPRRC">GPRRC</a>);</td></tr>
<tr><th id="3479">3479</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Subtarget.isABI_N64() ? Mips::<span class='error' title="no member named &apos;DSUB&apos; in namespace &apos;llvm::Mips&apos;">DSUB</span> : Mips::<span class='error' title="no member named &apos;SUB&apos; in namespace &apos;llvm::Mips&apos;">SUB</span>),</td></tr>
<tr><th id="3480">3480</th><td>          LaneTmp2)</td></tr>
<tr><th id="3481">3481</th><td>      .addReg(Subtarget.isABI_N64() ? Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span> : Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>)</td></tr>
<tr><th id="3482">3482</th><td>      .addReg(LaneReg);</td></tr>
<tr><th id="3483">3483</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;SLD_B&apos; in namespace &apos;llvm::Mips&apos;">SLD_B</span>), Wd)</td></tr>
<tr><th id="3484">3484</th><td>      .addReg(WdTmp2)</td></tr>
<tr><th id="3485">3485</th><td>      .addReg(WdTmp2)</td></tr>
<tr><th id="3486">3486</th><td>      .addReg(LaneTmp2, <var>0</var>, SubRegIdx);</td></tr>
<tr><th id="3487">3487</th><td></td></tr>
<tr><th id="3488">3488</th><td>  <a class="local col1 ref" href="#641MI" title='MI' data-ref="641MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>(); <i>// The pseudo instruction is gone now.</i></td></tr>
<tr><th id="3489">3489</th><td>  <b>return</b> <a class="local col2 ref" href="#642BB" title='BB' data-ref="642BB">BB</a>;</td></tr>
<tr><th id="3490">3490</th><td>}</td></tr>
<tr><th id="3491">3491</th><td></td></tr>
<tr><th id="3492">3492</th><td><i>// Emit the FILL_FW pseudo instruction.</i></td></tr>
<tr><th id="3493">3493</th><td><i>//</i></td></tr>
<tr><th id="3494">3494</th><td><i>// fill_fw_pseudo $wd, $fs</i></td></tr>
<tr><th id="3495">3495</th><td><i>// =&gt;</i></td></tr>
<tr><th id="3496">3496</th><td><i>// implicit_def $wt1</i></td></tr>
<tr><th id="3497">3497</th><td><i>// insert_subreg $wt2:subreg_lo, $wt1, $fs</i></td></tr>
<tr><th id="3498">3498</th><td><i>// splati.w $wd, $wt2[0]</i></td></tr>
<tr><th id="3499">3499</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="3500">3500</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering11emitFILL_FWERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::MipsSETargetLowering::emitFILL_FW' data-ref="_ZNK4llvm20MipsSETargetLowering11emitFILL_FWERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitFILL_FW</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="664MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="664MI">MI</dfn>,</td></tr>
<tr><th id="3501">3501</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="665BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="665BB">BB</dfn>) <em>const</em> {</td></tr>
<tr><th id="3502">3502</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::MipsInstrInfo *&apos;"><dfn class="local col6 decl" id="666TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="666TII">TII</dfn></span> = Subtarget.getInstrInfo();</td></tr>
<tr><th id="3503">3503</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="667RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="667RegInfo">RegInfo</dfn> = <a class="local col5 ref" href="#665BB" title='BB' data-ref="665BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3504">3504</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="668DL" title='DL' data-type='llvm::DebugLoc' data-ref="668DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#664MI" title='MI' data-ref="664MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3505">3505</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="669Wd" title='Wd' data-type='unsigned int' data-ref="669Wd">Wd</dfn> = <a class="local col4 ref" href="#664MI" title='MI' data-ref="664MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3506">3506</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="670Fs" title='Fs' data-type='unsigned int' data-ref="670Fs">Fs</dfn> = <a class="local col4 ref" href="#664MI" title='MI' data-ref="664MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3507">3507</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="671Wt1" title='Wt1' data-type='unsigned int' data-ref="671Wt1">Wt1</dfn> = RegInfo.createVirtualRegister(</td></tr>
<tr><th id="3508">3508</th><td>      Subtarget.useOddSPReg() ? &amp;Mips::<span class='error' title="no member named &apos;MSA128WRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128WRegClass</span></td></tr>
<tr><th id="3509">3509</th><td>                              : &amp;Mips::<span class='error' title="no member named &apos;MSA128WEvensRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128WEvensRegClass</span>);</td></tr>
<tr><th id="3510">3510</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="672Wt2" title='Wt2' data-type='unsigned int' data-ref="672Wt2">Wt2</dfn> = RegInfo.createVirtualRegister(</td></tr>
<tr><th id="3511">3511</th><td>      Subtarget.useOddSPReg() ? &amp;Mips::<span class='error' title="no member named &apos;MSA128WRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128WRegClass</span></td></tr>
<tr><th id="3512">3512</th><td>                              : &amp;Mips::<span class='error' title="no member named &apos;MSA128WEvensRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128WEvensRegClass</span>);</td></tr>
<tr><th id="3513">3513</th><td></td></tr>
<tr><th id="3514">3514</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::Mips&apos;">IMPLICIT_DEF</span>), Wt1);</td></tr>
<tr><th id="3515">3515</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;INSERT_SUBREG&apos; in namespace &apos;llvm::Mips&apos;">INSERT_SUBREG</span>), Wt2)</td></tr>
<tr><th id="3516">3516</th><td>      .addReg(Wt1)</td></tr>
<tr><th id="3517">3517</th><td>      .addReg(Fs)</td></tr>
<tr><th id="3518">3518</th><td>      .addImm(Mips::<span class='error' title="no member named &apos;sub_lo&apos; in namespace &apos;llvm::Mips&apos;">sub_lo</span>);</td></tr>
<tr><th id="3519">3519</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;SPLATI_W&apos; in namespace &apos;llvm::Mips&apos;">SPLATI_W</span>), Wd).addReg(Wt2).addImm(<var>0</var>);</td></tr>
<tr><th id="3520">3520</th><td></td></tr>
<tr><th id="3521">3521</th><td>  <a class="local col4 ref" href="#664MI" title='MI' data-ref="664MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>(); <i>// The pseudo instruction is gone now.</i></td></tr>
<tr><th id="3522">3522</th><td>  <b>return</b> <a class="local col5 ref" href="#665BB" title='BB' data-ref="665BB">BB</a>;</td></tr>
<tr><th id="3523">3523</th><td>}</td></tr>
<tr><th id="3524">3524</th><td></td></tr>
<tr><th id="3525">3525</th><td><i>// Emit the FILL_FD pseudo instruction.</i></td></tr>
<tr><th id="3526">3526</th><td><i>//</i></td></tr>
<tr><th id="3527">3527</th><td><i>// fill_fd_pseudo $wd, $fs</i></td></tr>
<tr><th id="3528">3528</th><td><i>// =&gt;</i></td></tr>
<tr><th id="3529">3529</th><td><i>// implicit_def $wt1</i></td></tr>
<tr><th id="3530">3530</th><td><i>// insert_subreg $wt2:subreg_64, $wt1, $fs</i></td></tr>
<tr><th id="3531">3531</th><td><i>// splati.d $wd, $wt2[0]</i></td></tr>
<tr><th id="3532">3532</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="3533">3533</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering11emitFILL_FDERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::MipsSETargetLowering::emitFILL_FD' data-ref="_ZNK4llvm20MipsSETargetLowering11emitFILL_FDERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitFILL_FD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="673MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="673MI">MI</dfn>,</td></tr>
<tr><th id="3534">3534</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="674BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="674BB">BB</dfn>) <em>const</em> {</td></tr>
<tr><th id="3535">3535</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.isFP64bit()) ? void (0) : __assert_fail (&quot;Subtarget.isFP64bit()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 3535, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isFP64bitEv" title='llvm::MipsSubtarget::isFP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isFP64bitEv">isFP64bit</a>());</td></tr>
<tr><th id="3536">3536</th><td></td></tr>
<tr><th id="3537">3537</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::MipsInstrInfo *&apos;"><dfn class="local col5 decl" id="675TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="675TII">TII</dfn></span> = Subtarget.getInstrInfo();</td></tr>
<tr><th id="3538">3538</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="676RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="676RegInfo">RegInfo</dfn> = <a class="local col4 ref" href="#674BB" title='BB' data-ref="674BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3539">3539</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="677DL" title='DL' data-type='llvm::DebugLoc' data-ref="677DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#673MI" title='MI' data-ref="673MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3540">3540</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="678Wd" title='Wd' data-type='unsigned int' data-ref="678Wd">Wd</dfn> = <a class="local col3 ref" href="#673MI" title='MI' data-ref="673MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3541">3541</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="679Fs" title='Fs' data-type='unsigned int' data-ref="679Fs">Fs</dfn> = <a class="local col3 ref" href="#673MI" title='MI' data-ref="673MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3542">3542</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="680Wt1" title='Wt1' data-type='unsigned int' data-ref="680Wt1">Wt1</dfn> = RegInfo.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;MSA128DRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128DRegClass</span>);</td></tr>
<tr><th id="3543">3543</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="681Wt2" title='Wt2' data-type='unsigned int' data-ref="681Wt2">Wt2</dfn> = RegInfo.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;MSA128DRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128DRegClass</span>);</td></tr>
<tr><th id="3544">3544</th><td></td></tr>
<tr><th id="3545">3545</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::Mips&apos;">IMPLICIT_DEF</span>), Wt1);</td></tr>
<tr><th id="3546">3546</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;INSERT_SUBREG&apos; in namespace &apos;llvm::Mips&apos;">INSERT_SUBREG</span>), Wt2)</td></tr>
<tr><th id="3547">3547</th><td>      .addReg(Wt1)</td></tr>
<tr><th id="3548">3548</th><td>      .addReg(Fs)</td></tr>
<tr><th id="3549">3549</th><td>      .addImm(Mips::<span class='error' title="no member named &apos;sub_64&apos; in namespace &apos;llvm::Mips&apos;">sub_64</span>);</td></tr>
<tr><th id="3550">3550</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;SPLATI_D&apos; in namespace &apos;llvm::Mips&apos;">SPLATI_D</span>), Wd).addReg(Wt2).addImm(<var>0</var>);</td></tr>
<tr><th id="3551">3551</th><td></td></tr>
<tr><th id="3552">3552</th><td>  <a class="local col3 ref" href="#673MI" title='MI' data-ref="673MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>(); <i>// The pseudo instruction is gone now.</i></td></tr>
<tr><th id="3553">3553</th><td>  <b>return</b> <a class="local col4 ref" href="#674BB" title='BB' data-ref="674BB">BB</a>;</td></tr>
<tr><th id="3554">3554</th><td>}</td></tr>
<tr><th id="3555">3555</th><td></td></tr>
<tr><th id="3556">3556</th><td><i>// Emit the ST_F16_PSEDUO instruction to store a f16 value from an MSA</i></td></tr>
<tr><th id="3557">3557</th><td><i>// register.</i></td></tr>
<tr><th id="3558">3558</th><td><i>//</i></td></tr>
<tr><th id="3559">3559</th><td><i>// STF16 MSA128F16:$wd, mem_simm10:$addr</i></td></tr>
<tr><th id="3560">3560</th><td><i>// =&gt;</i></td></tr>
<tr><th id="3561">3561</th><td><i>//  copy_u.h $rtemp,$wd[0]</i></td></tr>
<tr><th id="3562">3562</th><td><i>//  sh $rtemp, $addr</i></td></tr>
<tr><th id="3563">3563</th><td><i>//</i></td></tr>
<tr><th id="3564">3564</th><td><i>// Safety: We can't use st.h &amp; co as they would over write the memory after</i></td></tr>
<tr><th id="3565">3565</th><td><i>// the destination. It would require half floats be allocated 16 bytes(!) of</i></td></tr>
<tr><th id="3566">3566</th><td><i>// space.</i></td></tr>
<tr><th id="3567">3567</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="3568">3568</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering17emitST_F16_PSEUDOERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::MipsSETargetLowering::emitST_F16_PSEUDO' data-ref="_ZNK4llvm20MipsSETargetLowering17emitST_F16_PSEUDOERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitST_F16_PSEUDO</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="682MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="682MI">MI</dfn>,</td></tr>
<tr><th id="3569">3569</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="683BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="683BB">BB</dfn>) <em>const</em> {</td></tr>
<tr><th id="3570">3570</th><td></td></tr>
<tr><th id="3571">3571</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::MipsInstrInfo *&apos;"><dfn class="local col4 decl" id="684TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="684TII">TII</dfn></span> = Subtarget.getInstrInfo();</td></tr>
<tr><th id="3572">3572</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="685RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="685RegInfo">RegInfo</dfn> = <a class="local col3 ref" href="#683BB" title='BB' data-ref="683BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3573">3573</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="686DL" title='DL' data-type='llvm::DebugLoc' data-ref="686DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#682MI" title='MI' data-ref="682MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3574">3574</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="687Ws" title='Ws' data-type='unsigned int' data-ref="687Ws">Ws</dfn> = <a class="local col2 ref" href="#682MI" title='MI' data-ref="682MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3575">3575</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="688Rt" title='Rt' data-type='unsigned int' data-ref="688Rt">Rt</dfn> = <a class="local col2 ref" href="#682MI" title='MI' data-ref="682MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3576">3576</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col9 decl" id="689MMO" title='MMO' data-type='const llvm::MachineMemOperand &amp;' data-ref="689MMO">MMO</dfn> = **<a class="local col2 ref" href="#682MI" title='MI' data-ref="682MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="3577">3577</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="690Imm" title='Imm' data-type='unsigned int' data-ref="690Imm">Imm</dfn> = <a class="local col9 ref" href="#689MMO" title='MMO' data-ref="689MMO">MMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand9getOffsetEv" title='llvm::MachineMemOperand::getOffset' data-ref="_ZNK4llvm17MachineMemOperand9getOffsetEv">getOffset</a>();</td></tr>
<tr><th id="3578">3578</th><td></td></tr>
<tr><th id="3579">3579</th><td>  <i>// Caution: A load via the GOT can expand to a GPR32 operand, a load via</i></td></tr>
<tr><th id="3580">3580</th><td><i>  //          spill and reload can expand as a GPR64 operand. Examine the</i></td></tr>
<tr><th id="3581">3581</th><td><i>  //          operand in detail and default to ABI.</i></td></tr>
<tr><th id="3582">3582</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="691RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="691RC">RC</dfn> =</td></tr>
<tr><th id="3583">3583</th><td>      MI.getOperand(<var>1</var>).isReg() ? RegInfo.getRegClass(MI.getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="3584">3584</th><td>                               : (Subtarget.isABI_O32() ? &amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span></td></tr>
<tr><th id="3585">3585</th><td>                                                        : &amp;Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span>);</td></tr>
<tr><th id="3586">3586</th><td>  <em>const</em> <em>bool</em> <dfn class="local col2 decl" id="692UsingMips32" title='UsingMips32' data-type='const bool' data-ref="692UsingMips32">UsingMips32</dfn> = RC == &amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="3587">3587</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="693Rs" title='Rs' data-type='unsigned int' data-ref="693Rs">Rs</dfn> = RegInfo.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>);</td></tr>
<tr><th id="3588">3588</th><td></td></tr>
<tr><th id="3589">3589</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;COPY_U_H&apos; in namespace &apos;llvm::Mips&apos;">COPY_U_H</span>), Rs).addReg(Ws).addImm(<var>0</var>);</td></tr>
<tr><th id="3590">3590</th><td>  <b>if</b>(!<a class="local col2 ref" href="#692UsingMips32" title='UsingMips32' data-ref="692UsingMips32">UsingMips32</a>) {</td></tr>
<tr><th id="3591">3591</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="694Tmp" title='Tmp' data-type='unsigned int' data-ref="694Tmp">Tmp</dfn> = RegInfo.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span>);</td></tr>
<tr><th id="3592">3592</th><td>    BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;SUBREG_TO_REG&apos; in namespace &apos;llvm::Mips&apos;">SUBREG_TO_REG</span>), Tmp)</td></tr>
<tr><th id="3593">3593</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="3594">3594</th><td>        .addReg(Rs)</td></tr>
<tr><th id="3595">3595</th><td>        .addImm(Mips::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::Mips&apos;">sub_32</span>);</td></tr>
<tr><th id="3596">3596</th><td>    <a class="local col3 ref" href="#693Rs" title='Rs' data-ref="693Rs">Rs</a> = <a class="local col4 ref" href="#694Tmp" title='Tmp' data-ref="694Tmp">Tmp</a>;</td></tr>
<tr><th id="3597">3597</th><td>  }</td></tr>
<tr><th id="3598">3598</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(UsingMips32 ? Mips::<span class='error' title="no member named &apos;SH&apos; in namespace &apos;llvm::Mips&apos;">SH</span> : Mips::<span class='error' title="no member named &apos;SH64&apos; in namespace &apos;llvm::Mips&apos;">SH64</span>))</td></tr>
<tr><th id="3599">3599</th><td>      .addReg(Rs)</td></tr>
<tr><th id="3600">3600</th><td>      .addReg(Rt)</td></tr>
<tr><th id="3601">3601</th><td>      .addImm(Imm)</td></tr>
<tr><th id="3602">3602</th><td>      .addMemOperand(BB-&gt;getParent()-&gt;getMachineMemOperand(</td></tr>
<tr><th id="3603">3603</th><td>          &amp;MMO, MMO.getOffset(), MMO.getSize()));</td></tr>
<tr><th id="3604">3604</th><td></td></tr>
<tr><th id="3605">3605</th><td>  <a class="local col2 ref" href="#682MI" title='MI' data-ref="682MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3606">3606</th><td>  <b>return</b> <a class="local col3 ref" href="#683BB" title='BB' data-ref="683BB">BB</a>;</td></tr>
<tr><th id="3607">3607</th><td>}</td></tr>
<tr><th id="3608">3608</th><td></td></tr>
<tr><th id="3609">3609</th><td><i>// Emit the LD_F16_PSEDUO instruction to load a f16 value into an MSA register.</i></td></tr>
<tr><th id="3610">3610</th><td><i>//</i></td></tr>
<tr><th id="3611">3611</th><td><i>// LD_F16 MSA128F16:$wd, mem_simm10:$addr</i></td></tr>
<tr><th id="3612">3612</th><td><i>// =&gt;</i></td></tr>
<tr><th id="3613">3613</th><td><i>//  lh $rtemp, $addr</i></td></tr>
<tr><th id="3614">3614</th><td><i>//  fill.h $wd, $rtemp</i></td></tr>
<tr><th id="3615">3615</th><td><i>//</i></td></tr>
<tr><th id="3616">3616</th><td><i>// Safety: We can't use ld.h &amp; co as they over-read from the source.</i></td></tr>
<tr><th id="3617">3617</th><td><i>// Additionally, if the address is not modulo 16, 2 cases can occur:</i></td></tr>
<tr><th id="3618">3618</th><td><i>//  a) Segmentation fault as the load instruction reads from a memory page</i></td></tr>
<tr><th id="3619">3619</th><td><i>//     memory it's not supposed to.</i></td></tr>
<tr><th id="3620">3620</th><td><i>//  b) The load crosses an implementation specific boundary, requiring OS</i></td></tr>
<tr><th id="3621">3621</th><td><i>//     intervention.</i></td></tr>
<tr><th id="3622">3622</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="3623">3623</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering17emitLD_F16_PSEUDOERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::MipsSETargetLowering::emitLD_F16_PSEUDO' data-ref="_ZNK4llvm20MipsSETargetLowering17emitLD_F16_PSEUDOERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitLD_F16_PSEUDO</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="695MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="695MI">MI</dfn>,</td></tr>
<tr><th id="3624">3624</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="696BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="696BB">BB</dfn>) <em>const</em> {</td></tr>
<tr><th id="3625">3625</th><td></td></tr>
<tr><th id="3626">3626</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::MipsInstrInfo *&apos;"><dfn class="local col7 decl" id="697TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="697TII">TII</dfn></span> = Subtarget.getInstrInfo();</td></tr>
<tr><th id="3627">3627</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="698RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="698RegInfo">RegInfo</dfn> = <a class="local col6 ref" href="#696BB" title='BB' data-ref="696BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3628">3628</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="699DL" title='DL' data-type='llvm::DebugLoc' data-ref="699DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#695MI" title='MI' data-ref="695MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3629">3629</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="700Wd" title='Wd' data-type='unsigned int' data-ref="700Wd">Wd</dfn> = <a class="local col5 ref" href="#695MI" title='MI' data-ref="695MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3630">3630</th><td></td></tr>
<tr><th id="3631">3631</th><td>  <i>// Caution: A load via the GOT can expand to a GPR32 operand, a load via</i></td></tr>
<tr><th id="3632">3632</th><td><i>  //          spill and reload can expand as a GPR64 operand. Examine the</i></td></tr>
<tr><th id="3633">3633</th><td><i>  //          operand in detail and default to ABI.</i></td></tr>
<tr><th id="3634">3634</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="701RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="701RC">RC</dfn> =</td></tr>
<tr><th id="3635">3635</th><td>      MI.getOperand(<var>1</var>).isReg() ? RegInfo.getRegClass(MI.getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="3636">3636</th><td>                               : (Subtarget.isABI_O32() ? &amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span></td></tr>
<tr><th id="3637">3637</th><td>                                                        : &amp;Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span>);</td></tr>
<tr><th id="3638">3638</th><td></td></tr>
<tr><th id="3639">3639</th><td>  <em>const</em> <em>bool</em> <dfn class="local col2 decl" id="702UsingMips32" title='UsingMips32' data-type='const bool' data-ref="702UsingMips32">UsingMips32</dfn> = RC == &amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="3640">3640</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="703Rt" title='Rt' data-type='unsigned int' data-ref="703Rt">Rt</dfn> = <a class="local col8 ref" href="#698RegInfo" title='RegInfo' data-ref="698RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col1 ref" href="#701RC" title='RC' data-ref="701RC">RC</a>);</td></tr>
<tr><th id="3641">3641</th><td></td></tr>
<tr><th id="3642">3642</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col4 decl" id="704MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="704MIB">MIB</dfn> =</td></tr>
<tr><th id="3643">3643</th><td>      BuildMI(*BB, MI, DL, TII-&gt;get(UsingMips32 ? Mips::<span class='error' title="no member named &apos;LH&apos; in namespace &apos;llvm::Mips&apos;">LH</span> : Mips::<span class='error' title="no member named &apos;LH64&apos; in namespace &apos;llvm::Mips&apos;">LH64</span>), Rt);</td></tr>
<tr><th id="3644">3644</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="705i" title='i' data-type='unsigned int' data-ref="705i">i</dfn> = <var>1</var>; <a class="local col5 ref" href="#705i" title='i' data-ref="705i">i</a> &lt; <a class="local col5 ref" href="#695MI" title='MI' data-ref="695MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#705i" title='i' data-ref="705i">i</a>++)</td></tr>
<tr><th id="3645">3645</th><td>    <a class="local col4 ref" href="#704MIB" title='MIB' data-ref="704MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#695MI" title='MI' data-ref="695MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#705i" title='i' data-ref="705i">i</a>));</td></tr>
<tr><th id="3646">3646</th><td></td></tr>
<tr><th id="3647">3647</th><td>  <b>if</b>(!<a class="local col2 ref" href="#702UsingMips32" title='UsingMips32' data-ref="702UsingMips32">UsingMips32</a>) {</td></tr>
<tr><th id="3648">3648</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="706Tmp" title='Tmp' data-type='unsigned int' data-ref="706Tmp">Tmp</dfn> = RegInfo.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>);</td></tr>
<tr><th id="3649">3649</th><td>    BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::Mips&apos;">COPY</span>), Tmp).addReg(Rt, <var>0</var>, Mips::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::Mips&apos;">sub_32</span>);</td></tr>
<tr><th id="3650">3650</th><td>    <a class="local col3 ref" href="#703Rt" title='Rt' data-ref="703Rt">Rt</a> = <a class="local col6 ref" href="#706Tmp" title='Tmp' data-ref="706Tmp">Tmp</a>;</td></tr>
<tr><th id="3651">3651</th><td>  }</td></tr>
<tr><th id="3652">3652</th><td></td></tr>
<tr><th id="3653">3653</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;FILL_H&apos; in namespace &apos;llvm::Mips&apos;">FILL_H</span>), Wd).addReg(Rt);</td></tr>
<tr><th id="3654">3654</th><td></td></tr>
<tr><th id="3655">3655</th><td>  <a class="local col5 ref" href="#695MI" title='MI' data-ref="695MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3656">3656</th><td>  <b>return</b> <a class="local col6 ref" href="#696BB" title='BB' data-ref="696BB">BB</a>;</td></tr>
<tr><th id="3657">3657</th><td>}</td></tr>
<tr><th id="3658">3658</th><td></td></tr>
<tr><th id="3659">3659</th><td><i>// Emit the FPROUND_PSEUDO instruction.</i></td></tr>
<tr><th id="3660">3660</th><td><i>//</i></td></tr>
<tr><th id="3661">3661</th><td><i>// Round an FGR64Opnd, FGR32Opnd to an f16.</i></td></tr>
<tr><th id="3662">3662</th><td><i>//</i></td></tr>
<tr><th id="3663">3663</th><td><i>// Safety: Cycle the operand through the GPRs so the result always ends up</i></td></tr>
<tr><th id="3664">3664</th><td><i>//         the correct MSA register.</i></td></tr>
<tr><th id="3665">3665</th><td><i>//</i></td></tr>
<tr><th id="3666">3666</th><td><i>// FIXME: This copying is strictly unnecessary. If we could tie FGR32Opnd:$Fs</i></td></tr>
<tr><th id="3667">3667</th><td><i>//        / FGR64Opnd:$Fs and MSA128F16:$Wd to the same physical register</i></td></tr>
<tr><th id="3668">3668</th><td><i>//        (which they can be, as the MSA registers are defined to alias the</i></td></tr>
<tr><th id="3669">3669</th><td><i>//        FPU's 64 bit and 32 bit registers) the result can be accessed using</i></td></tr>
<tr><th id="3670">3670</th><td><i>//        the correct register class. That requires operands be tie-able across</i></td></tr>
<tr><th id="3671">3671</th><td><i>//        register classes which have a sub/super register class relationship.</i></td></tr>
<tr><th id="3672">3672</th><td><i>//</i></td></tr>
<tr><th id="3673">3673</th><td><i>// For FPG32Opnd:</i></td></tr>
<tr><th id="3674">3674</th><td><i>//</i></td></tr>
<tr><th id="3675">3675</th><td><i>// FPROUND MSA128F16:$wd, FGR32Opnd:$fs</i></td></tr>
<tr><th id="3676">3676</th><td><i>// =&gt;</i></td></tr>
<tr><th id="3677">3677</th><td><i>//  mfc1 $rtemp, $fs</i></td></tr>
<tr><th id="3678">3678</th><td><i>//  fill.w $rtemp, $wtemp</i></td></tr>
<tr><th id="3679">3679</th><td><i>//  fexdo.w $wd, $wtemp, $wtemp</i></td></tr>
<tr><th id="3680">3680</th><td><i>//</i></td></tr>
<tr><th id="3681">3681</th><td><i>// For FPG64Opnd on mips32r2+:</i></td></tr>
<tr><th id="3682">3682</th><td><i>//</i></td></tr>
<tr><th id="3683">3683</th><td><i>// FPROUND MSA128F16:$wd, FGR64Opnd:$fs</i></td></tr>
<tr><th id="3684">3684</th><td><i>// =&gt;</i></td></tr>
<tr><th id="3685">3685</th><td><i>//  mfc1 $rtemp, $fs</i></td></tr>
<tr><th id="3686">3686</th><td><i>//  fill.w $rtemp, $wtemp</i></td></tr>
<tr><th id="3687">3687</th><td><i>//  mfhc1 $rtemp2, $fs</i></td></tr>
<tr><th id="3688">3688</th><td><i>//  insert.w $wtemp[1], $rtemp2</i></td></tr>
<tr><th id="3689">3689</th><td><i>//  insert.w $wtemp[3], $rtemp2</i></td></tr>
<tr><th id="3690">3690</th><td><i>//  fexdo.w $wtemp2, $wtemp, $wtemp</i></td></tr>
<tr><th id="3691">3691</th><td><i>//  fexdo.h $wd, $temp2, $temp2</i></td></tr>
<tr><th id="3692">3692</th><td><i>//</i></td></tr>
<tr><th id="3693">3693</th><td><i>// For FGR64Opnd on mips64r2+:</i></td></tr>
<tr><th id="3694">3694</th><td><i>//</i></td></tr>
<tr><th id="3695">3695</th><td><i>// FPROUND MSA128F16:$wd, FGR64Opnd:$fs</i></td></tr>
<tr><th id="3696">3696</th><td><i>// =&gt;</i></td></tr>
<tr><th id="3697">3697</th><td><i>//  dmfc1 $rtemp, $fs</i></td></tr>
<tr><th id="3698">3698</th><td><i>//  fill.d $rtemp, $wtemp</i></td></tr>
<tr><th id="3699">3699</th><td><i>//  fexdo.w $wtemp2, $wtemp, $wtemp</i></td></tr>
<tr><th id="3700">3700</th><td><i>//  fexdo.h $wd, $wtemp2, $wtemp2</i></td></tr>
<tr><th id="3701">3701</th><td><i>//</i></td></tr>
<tr><th id="3702">3702</th><td><i>// Safety note: As $wtemp is UNDEF, we may provoke a spurious exception if the</i></td></tr>
<tr><th id="3703">3703</th><td><i>//              undef bits are "just right" and the exception enable bits are</i></td></tr>
<tr><th id="3704">3704</th><td><i>//              set. By using fill.w to replicate $fs into all elements over</i></td></tr>
<tr><th id="3705">3705</th><td><i>//              insert.w for one element, we avoid that potiential case. If</i></td></tr>
<tr><th id="3706">3706</th><td><i>//              fexdo.[hw] causes an exception in, the exception is valid and it</i></td></tr>
<tr><th id="3707">3707</th><td><i>//              occurs for all elements.</i></td></tr>
<tr><th id="3708">3708</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="3709">3709</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering18emitFPROUND_PSEUDOERNS_12MachineInstrEPNS_17MachineBasicBlockEb" title='llvm::MipsSETargetLowering::emitFPROUND_PSEUDO' data-ref="_ZNK4llvm20MipsSETargetLowering18emitFPROUND_PSEUDOERNS_12MachineInstrEPNS_17MachineBasicBlockEb">emitFPROUND_PSEUDO</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="707MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="707MI">MI</dfn>,</td></tr>
<tr><th id="3710">3710</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="708BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="708BB">BB</dfn>,</td></tr>
<tr><th id="3711">3711</th><td>                                         <em>bool</em> <dfn class="local col9 decl" id="709IsFGR64" title='IsFGR64' data-type='bool' data-ref="709IsFGR64">IsFGR64</dfn>) <em>const</em> {</td></tr>
<tr><th id="3712">3712</th><td></td></tr>
<tr><th id="3713">3713</th><td>  <i>// Strictly speaking, we need MIPS32R5 to support MSA. We'll be generous</i></td></tr>
<tr><th id="3714">3714</th><td><i>  // here. It's technically doable to support MIPS32 here, but the ISA forbids</i></td></tr>
<tr><th id="3715">3715</th><td><i>  // it.</i></td></tr>
<tr><th id="3716">3716</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.hasMSA() &amp;&amp; Subtarget.hasMips32r2()) ? void (0) : __assert_fail (&quot;Subtarget.hasMSA() &amp;&amp; Subtarget.hasMips32r2()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 3716, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6hasMSAEv" title='llvm::MipsSubtarget::hasMSA' data-ref="_ZNK4llvm13MipsSubtarget6hasMSAEv">hasMSA</a>() &amp;&amp; <a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11hasMips32r2Ev" title='llvm::MipsSubtarget::hasMips32r2' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r2Ev">hasMips32r2</a>());</td></tr>
<tr><th id="3717">3717</th><td></td></tr>
<tr><th id="3718">3718</th><td>  <em>bool</em> <dfn class="local col0 decl" id="710IsFGR64onMips64" title='IsFGR64onMips64' data-type='bool' data-ref="710IsFGR64onMips64">IsFGR64onMips64</dfn> = <a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9hasMips64Ev" title='llvm::MipsSubtarget::hasMips64' data-ref="_ZNK4llvm13MipsSubtarget9hasMips64Ev">hasMips64</a>() &amp;&amp; <a class="local col9 ref" href="#709IsFGR64" title='IsFGR64' data-ref="709IsFGR64">IsFGR64</a>;</td></tr>
<tr><th id="3719">3719</th><td>  <em>bool</em> <dfn class="local col1 decl" id="711IsFGR64onMips32" title='IsFGR64onMips32' data-type='bool' data-ref="711IsFGR64onMips32">IsFGR64onMips32</dfn> = !<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9hasMips64Ev" title='llvm::MipsSubtarget::hasMips64' data-ref="_ZNK4llvm13MipsSubtarget9hasMips64Ev">hasMips64</a>() &amp;&amp; <a class="local col9 ref" href="#709IsFGR64" title='IsFGR64' data-ref="709IsFGR64">IsFGR64</a>;</td></tr>
<tr><th id="3720">3720</th><td></td></tr>
<tr><th id="3721">3721</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::MipsInstrInfo *&apos;"><dfn class="local col2 decl" id="712TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="712TII">TII</dfn></span> = Subtarget.getInstrInfo();</td></tr>
<tr><th id="3722">3722</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="713DL" title='DL' data-type='llvm::DebugLoc' data-ref="713DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#707MI" title='MI' data-ref="707MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3723">3723</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="714Wd" title='Wd' data-type='unsigned int' data-ref="714Wd">Wd</dfn> = <a class="local col7 ref" href="#707MI" title='MI' data-ref="707MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3724">3724</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="715Fs" title='Fs' data-type='unsigned int' data-ref="715Fs">Fs</dfn> = <a class="local col7 ref" href="#707MI" title='MI' data-ref="707MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3725">3725</th><td></td></tr>
<tr><th id="3726">3726</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="716RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="716RegInfo">RegInfo</dfn> = <a class="local col8 ref" href="#708BB" title='BB' data-ref="708BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3727">3727</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="717Wtemp" title='Wtemp' data-type='unsigned int' data-ref="717Wtemp">Wtemp</dfn> = RegInfo.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;MSA128WRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128WRegClass</span>);</td></tr>
<tr><th id="3728">3728</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="718GPRRC" title='GPRRC' data-type='const llvm::TargetRegisterClass *' data-ref="718GPRRC">GPRRC</dfn> =</td></tr>
<tr><th id="3729">3729</th><td>      IsFGR64onMips64 ? &amp;Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span> : &amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="3730">3730</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="719MFC1Opc" title='MFC1Opc' data-type='unsigned int' data-ref="719MFC1Opc">MFC1Opc</dfn> = IsFGR64onMips64</td></tr>
<tr><th id="3731">3731</th><td>                         ? Mips::<span class='error' title="no member named &apos;DMFC1&apos; in namespace &apos;llvm::Mips&apos;">DMFC1</span></td></tr>
<tr><th id="3732">3732</th><td>                         : (IsFGR64onMips32 ? Mips::<span class='error' title="no member named &apos;MFC1_D64&apos; in namespace &apos;llvm::Mips&apos;">MFC1_D64</span> : Mips::<span class='error' title="no member named &apos;MFC1&apos; in namespace &apos;llvm::Mips&apos;">MFC1</span>);</td></tr>
<tr><th id="3733">3733</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="720FILLOpc" title='FILLOpc' data-type='unsigned int' data-ref="720FILLOpc">FILLOpc</dfn> = IsFGR64onMips64 ? Mips::<span class='error' title="no member named &apos;FILL_D&apos; in namespace &apos;llvm::Mips&apos;">FILL_D</span> : Mips::<span class='error' title="no member named &apos;FILL_W&apos; in namespace &apos;llvm::Mips&apos;">FILL_W</span>;</td></tr>
<tr><th id="3734">3734</th><td></td></tr>
<tr><th id="3735">3735</th><td>  <i>// Perform the register class copy as mentioned above.</i></td></tr>
<tr><th id="3736">3736</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="721Rtemp" title='Rtemp' data-type='unsigned int' data-ref="721Rtemp">Rtemp</dfn> = <a class="local col6 ref" href="#716RegInfo" title='RegInfo' data-ref="716RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#718GPRRC" title='GPRRC' data-ref="718GPRRC">GPRRC</a>);</td></tr>
<tr><th id="3737">3737</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(MFC1Opc), Rtemp).addReg(Fs);</td></tr>
<tr><th id="3738">3738</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(FILLOpc), Wtemp).addReg(Rtemp);</td></tr>
<tr><th id="3739">3739</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="722WPHI" title='WPHI' data-type='unsigned int' data-ref="722WPHI">WPHI</dfn> = <a class="local col7 ref" href="#717Wtemp" title='Wtemp' data-ref="717Wtemp">Wtemp</a>;</td></tr>
<tr><th id="3740">3740</th><td></td></tr>
<tr><th id="3741">3741</th><td>  <b>if</b> (<a class="local col1 ref" href="#711IsFGR64onMips32" title='IsFGR64onMips32' data-ref="711IsFGR64onMips32">IsFGR64onMips32</a>) {</td></tr>
<tr><th id="3742">3742</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="723Rtemp2" title='Rtemp2' data-type='unsigned int' data-ref="723Rtemp2">Rtemp2</dfn> = <a class="local col6 ref" href="#716RegInfo" title='RegInfo' data-ref="716RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#718GPRRC" title='GPRRC' data-ref="718GPRRC">GPRRC</a>);</td></tr>
<tr><th id="3743">3743</th><td>    BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;MFHC1_D64&apos; in namespace &apos;llvm::Mips&apos;">MFHC1_D64</span>), Rtemp2).addReg(Fs);</td></tr>
<tr><th id="3744">3744</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="724Wtemp2" title='Wtemp2' data-type='unsigned int' data-ref="724Wtemp2">Wtemp2</dfn> = RegInfo.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;MSA128WRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128WRegClass</span>);</td></tr>
<tr><th id="3745">3745</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="725Wtemp3" title='Wtemp3' data-type='unsigned int' data-ref="725Wtemp3">Wtemp3</dfn> = RegInfo.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;MSA128WRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128WRegClass</span>);</td></tr>
<tr><th id="3746">3746</th><td>    BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;INSERT_W&apos; in namespace &apos;llvm::Mips&apos;">INSERT_W</span>), Wtemp2)</td></tr>
<tr><th id="3747">3747</th><td>        .addReg(Wtemp)</td></tr>
<tr><th id="3748">3748</th><td>        .addReg(Rtemp2)</td></tr>
<tr><th id="3749">3749</th><td>        .addImm(<var>1</var>);</td></tr>
<tr><th id="3750">3750</th><td>    BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;INSERT_W&apos; in namespace &apos;llvm::Mips&apos;">INSERT_W</span>), Wtemp3)</td></tr>
<tr><th id="3751">3751</th><td>        .addReg(Wtemp2)</td></tr>
<tr><th id="3752">3752</th><td>        .addReg(Rtemp2)</td></tr>
<tr><th id="3753">3753</th><td>        .addImm(<var>3</var>);</td></tr>
<tr><th id="3754">3754</th><td>    <a class="local col2 ref" href="#722WPHI" title='WPHI' data-ref="722WPHI">WPHI</a> = <a class="local col5 ref" href="#725Wtemp3" title='Wtemp3' data-ref="725Wtemp3">Wtemp3</a>;</td></tr>
<tr><th id="3755">3755</th><td>  }</td></tr>
<tr><th id="3756">3756</th><td></td></tr>
<tr><th id="3757">3757</th><td>  <b>if</b> (<a class="local col9 ref" href="#709IsFGR64" title='IsFGR64' data-ref="709IsFGR64">IsFGR64</a>) {</td></tr>
<tr><th id="3758">3758</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="726Wtemp2" title='Wtemp2' data-type='unsigned int' data-ref="726Wtemp2">Wtemp2</dfn> = RegInfo.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;MSA128WRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128WRegClass</span>);</td></tr>
<tr><th id="3759">3759</th><td>    BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;FEXDO_W&apos; in namespace &apos;llvm::Mips&apos;">FEXDO_W</span>), Wtemp2)</td></tr>
<tr><th id="3760">3760</th><td>        .addReg(WPHI)</td></tr>
<tr><th id="3761">3761</th><td>        .addReg(WPHI);</td></tr>
<tr><th id="3762">3762</th><td>    <a class="local col2 ref" href="#722WPHI" title='WPHI' data-ref="722WPHI">WPHI</a> = <a class="local col6 ref" href="#726Wtemp2" title='Wtemp2' data-ref="726Wtemp2">Wtemp2</a>;</td></tr>
<tr><th id="3763">3763</th><td>  }</td></tr>
<tr><th id="3764">3764</th><td></td></tr>
<tr><th id="3765">3765</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;FEXDO_H&apos; in namespace &apos;llvm::Mips&apos;">FEXDO_H</span>), Wd).addReg(WPHI).addReg(WPHI);</td></tr>
<tr><th id="3766">3766</th><td></td></tr>
<tr><th id="3767">3767</th><td>  <a class="local col7 ref" href="#707MI" title='MI' data-ref="707MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3768">3768</th><td>  <b>return</b> <a class="local col8 ref" href="#708BB" title='BB' data-ref="708BB">BB</a>;</td></tr>
<tr><th id="3769">3769</th><td>}</td></tr>
<tr><th id="3770">3770</th><td></td></tr>
<tr><th id="3771">3771</th><td><i>// Emit the FPEXTEND_PSEUDO instruction.</i></td></tr>
<tr><th id="3772">3772</th><td><i>//</i></td></tr>
<tr><th id="3773">3773</th><td><i>// Expand an f16 to either a FGR32Opnd or FGR64Opnd.</i></td></tr>
<tr><th id="3774">3774</th><td><i>//</i></td></tr>
<tr><th id="3775">3775</th><td><i>// Safety: Cycle the result through the GPRs so the result always ends up</i></td></tr>
<tr><th id="3776">3776</th><td><i>//         the correct floating point register.</i></td></tr>
<tr><th id="3777">3777</th><td><i>//</i></td></tr>
<tr><th id="3778">3778</th><td><i>// FIXME: This copying is strictly unnecessary. If we could tie FGR32Opnd:$Fd</i></td></tr>
<tr><th id="3779">3779</th><td><i>//        / FGR64Opnd:$Fd and MSA128F16:$Ws to the same physical register</i></td></tr>
<tr><th id="3780">3780</th><td><i>//        (which they can be, as the MSA registers are defined to alias the</i></td></tr>
<tr><th id="3781">3781</th><td><i>//        FPU's 64 bit and 32 bit registers) the result can be accessed using</i></td></tr>
<tr><th id="3782">3782</th><td><i>//        the correct register class. That requires operands be tie-able across</i></td></tr>
<tr><th id="3783">3783</th><td><i>//        register classes which have a sub/super register class relationship. I</i></td></tr>
<tr><th id="3784">3784</th><td><i>//        haven't checked.</i></td></tr>
<tr><th id="3785">3785</th><td><i>//</i></td></tr>
<tr><th id="3786">3786</th><td><i>// For FGR32Opnd:</i></td></tr>
<tr><th id="3787">3787</th><td><i>//</i></td></tr>
<tr><th id="3788">3788</th><td><i>// FPEXTEND FGR32Opnd:$fd, MSA128F16:$ws</i></td></tr>
<tr><th id="3789">3789</th><td><i>// =&gt;</i></td></tr>
<tr><th id="3790">3790</th><td><i>//  fexupr.w $wtemp, $ws</i></td></tr>
<tr><th id="3791">3791</th><td><i>//  copy_s.w $rtemp, $ws[0]</i></td></tr>
<tr><th id="3792">3792</th><td><i>//  mtc1 $rtemp, $fd</i></td></tr>
<tr><th id="3793">3793</th><td><i>//</i></td></tr>
<tr><th id="3794">3794</th><td><i>// For FGR64Opnd on Mips64:</i></td></tr>
<tr><th id="3795">3795</th><td><i>//</i></td></tr>
<tr><th id="3796">3796</th><td><i>// FPEXTEND FGR64Opnd:$fd, MSA128F16:$ws</i></td></tr>
<tr><th id="3797">3797</th><td><i>// =&gt;</i></td></tr>
<tr><th id="3798">3798</th><td><i>//  fexupr.w $wtemp, $ws</i></td></tr>
<tr><th id="3799">3799</th><td><i>//  fexupr.d $wtemp2, $wtemp</i></td></tr>
<tr><th id="3800">3800</th><td><i>//  copy_s.d $rtemp, $wtemp2s[0]</i></td></tr>
<tr><th id="3801">3801</th><td><i>//  dmtc1 $rtemp, $fd</i></td></tr>
<tr><th id="3802">3802</th><td><i>//</i></td></tr>
<tr><th id="3803">3803</th><td><i>// For FGR64Opnd on Mips32:</i></td></tr>
<tr><th id="3804">3804</th><td><i>//</i></td></tr>
<tr><th id="3805">3805</th><td><i>// FPEXTEND FGR64Opnd:$fd, MSA128F16:$ws</i></td></tr>
<tr><th id="3806">3806</th><td><i>// =&gt;</i></td></tr>
<tr><th id="3807">3807</th><td><i>//  fexupr.w $wtemp, $ws</i></td></tr>
<tr><th id="3808">3808</th><td><i>//  fexupr.d $wtemp2, $wtemp</i></td></tr>
<tr><th id="3809">3809</th><td><i>//  copy_s.w $rtemp, $wtemp2[0]</i></td></tr>
<tr><th id="3810">3810</th><td><i>//  mtc1 $rtemp, $ftemp</i></td></tr>
<tr><th id="3811">3811</th><td><i>//  copy_s.w $rtemp2, $wtemp2[1]</i></td></tr>
<tr><th id="3812">3812</th><td><i>//  $fd = mthc1 $rtemp2, $ftemp</i></td></tr>
<tr><th id="3813">3813</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="3814">3814</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering19emitFPEXTEND_PSEUDOERNS_12MachineInstrEPNS_17MachineBasicBlockEb" title='llvm::MipsSETargetLowering::emitFPEXTEND_PSEUDO' data-ref="_ZNK4llvm20MipsSETargetLowering19emitFPEXTEND_PSEUDOERNS_12MachineInstrEPNS_17MachineBasicBlockEb">emitFPEXTEND_PSEUDO</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="727MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="727MI">MI</dfn>,</td></tr>
<tr><th id="3815">3815</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="728BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="728BB">BB</dfn>,</td></tr>
<tr><th id="3816">3816</th><td>                                          <em>bool</em> <dfn class="local col9 decl" id="729IsFGR64" title='IsFGR64' data-type='bool' data-ref="729IsFGR64">IsFGR64</dfn>) <em>const</em> {</td></tr>
<tr><th id="3817">3817</th><td></td></tr>
<tr><th id="3818">3818</th><td>  <i>// Strictly speaking, we need MIPS32R5 to support MSA. We'll be generous</i></td></tr>
<tr><th id="3819">3819</th><td><i>  // here. It's technically doable to support MIPS32 here, but the ISA forbids</i></td></tr>
<tr><th id="3820">3820</th><td><i>  // it.</i></td></tr>
<tr><th id="3821">3821</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.hasMSA() &amp;&amp; Subtarget.hasMips32r2()) ? void (0) : __assert_fail (&quot;Subtarget.hasMSA() &amp;&amp; Subtarget.hasMips32r2()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelLowering.cpp&quot;, 3821, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6hasMSAEv" title='llvm::MipsSubtarget::hasMSA' data-ref="_ZNK4llvm13MipsSubtarget6hasMSAEv">hasMSA</a>() &amp;&amp; <a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11hasMips32r2Ev" title='llvm::MipsSubtarget::hasMips32r2' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r2Ev">hasMips32r2</a>());</td></tr>
<tr><th id="3822">3822</th><td></td></tr>
<tr><th id="3823">3823</th><td>  <em>bool</em> <dfn class="local col0 decl" id="730IsFGR64onMips64" title='IsFGR64onMips64' data-type='bool' data-ref="730IsFGR64onMips64">IsFGR64onMips64</dfn> = <a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9hasMips64Ev" title='llvm::MipsSubtarget::hasMips64' data-ref="_ZNK4llvm13MipsSubtarget9hasMips64Ev">hasMips64</a>() &amp;&amp; <a class="local col9 ref" href="#729IsFGR64" title='IsFGR64' data-ref="729IsFGR64">IsFGR64</a>;</td></tr>
<tr><th id="3824">3824</th><td>  <em>bool</em> <dfn class="local col1 decl" id="731IsFGR64onMips32" title='IsFGR64onMips32' data-type='bool' data-ref="731IsFGR64onMips32">IsFGR64onMips32</dfn> = !<a class="member" href="MipsISelLowering.h.html#llvm::MipsTargetLowering::Subtarget" title='llvm::MipsTargetLowering::Subtarget' data-ref="llvm::MipsTargetLowering::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9hasMips64Ev" title='llvm::MipsSubtarget::hasMips64' data-ref="_ZNK4llvm13MipsSubtarget9hasMips64Ev">hasMips64</a>() &amp;&amp; <a class="local col9 ref" href="#729IsFGR64" title='IsFGR64' data-ref="729IsFGR64">IsFGR64</a>;</td></tr>
<tr><th id="3825">3825</th><td></td></tr>
<tr><th id="3826">3826</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::MipsInstrInfo *&apos;"><dfn class="local col2 decl" id="732TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="732TII">TII</dfn></span> = Subtarget.getInstrInfo();</td></tr>
<tr><th id="3827">3827</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="733DL" title='DL' data-type='llvm::DebugLoc' data-ref="733DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#727MI" title='MI' data-ref="727MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3828">3828</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="734Fd" title='Fd' data-type='unsigned int' data-ref="734Fd">Fd</dfn> = <a class="local col7 ref" href="#727MI" title='MI' data-ref="727MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3829">3829</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="735Ws" title='Ws' data-type='unsigned int' data-ref="735Ws">Ws</dfn> = <a class="local col7 ref" href="#727MI" title='MI' data-ref="727MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3830">3830</th><td></td></tr>
<tr><th id="3831">3831</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="736RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="736RegInfo">RegInfo</dfn> = <a class="local col8 ref" href="#728BB" title='BB' data-ref="728BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3832">3832</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="737GPRRC" title='GPRRC' data-type='const llvm::TargetRegisterClass *' data-ref="737GPRRC">GPRRC</dfn> =</td></tr>
<tr><th id="3833">3833</th><td>      IsFGR64onMips64 ? &amp;Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span> : &amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="3834">3834</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="738MTC1Opc" title='MTC1Opc' data-type='unsigned int' data-ref="738MTC1Opc">MTC1Opc</dfn> = IsFGR64onMips64</td></tr>
<tr><th id="3835">3835</th><td>                         ? Mips::<span class='error' title="no member named &apos;DMTC1&apos; in namespace &apos;llvm::Mips&apos;">DMTC1</span></td></tr>
<tr><th id="3836">3836</th><td>                         : (IsFGR64onMips32 ? Mips::<span class='error' title="no member named &apos;MTC1_D64&apos; in namespace &apos;llvm::Mips&apos;">MTC1_D64</span> : Mips::<span class='error' title="no member named &apos;MTC1&apos; in namespace &apos;llvm::Mips&apos;">MTC1</span>);</td></tr>
<tr><th id="3837">3837</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="739COPYOpc" title='COPYOpc' data-type='unsigned int' data-ref="739COPYOpc">COPYOpc</dfn> = IsFGR64onMips64 ? Mips::<span class='error' title="no member named &apos;COPY_S_D&apos; in namespace &apos;llvm::Mips&apos;">COPY_S_D</span> : Mips::<span class='error' title="no member named &apos;COPY_S_W&apos; in namespace &apos;llvm::Mips&apos;">COPY_S_W</span>;</td></tr>
<tr><th id="3838">3838</th><td></td></tr>
<tr><th id="3839">3839</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="740Wtemp" title='Wtemp' data-type='unsigned int' data-ref="740Wtemp">Wtemp</dfn> = RegInfo.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;MSA128WRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128WRegClass</span>);</td></tr>
<tr><th id="3840">3840</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="741WPHI" title='WPHI' data-type='unsigned int' data-ref="741WPHI">WPHI</dfn> = <a class="local col0 ref" href="#740Wtemp" title='Wtemp' data-ref="740Wtemp">Wtemp</a>;</td></tr>
<tr><th id="3841">3841</th><td></td></tr>
<tr><th id="3842">3842</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;FEXUPR_W&apos; in namespace &apos;llvm::Mips&apos;">FEXUPR_W</span>), Wtemp).addReg(Ws);</td></tr>
<tr><th id="3843">3843</th><td>  <b>if</b> (<a class="local col9 ref" href="#729IsFGR64" title='IsFGR64' data-ref="729IsFGR64">IsFGR64</a>) {</td></tr>
<tr><th id="3844">3844</th><td>    WPHI = RegInfo.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;MSA128DRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128DRegClass</span>);</td></tr>
<tr><th id="3845">3845</th><td>    BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;FEXUPR_D&apos; in namespace &apos;llvm::Mips&apos;">FEXUPR_D</span>), WPHI).addReg(Wtemp);</td></tr>
<tr><th id="3846">3846</th><td>  }</td></tr>
<tr><th id="3847">3847</th><td></td></tr>
<tr><th id="3848">3848</th><td>  <i>// Perform the safety regclass copy mentioned above.</i></td></tr>
<tr><th id="3849">3849</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="742Rtemp" title='Rtemp' data-type='unsigned int' data-ref="742Rtemp">Rtemp</dfn> = <a class="local col6 ref" href="#736RegInfo" title='RegInfo' data-ref="736RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#737GPRRC" title='GPRRC' data-ref="737GPRRC">GPRRC</a>);</td></tr>
<tr><th id="3850">3850</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="743FPRPHI" title='FPRPHI' data-type='unsigned int' data-ref="743FPRPHI">FPRPHI</dfn> = IsFGR64onMips32</td></tr>
<tr><th id="3851">3851</th><td>                        ? RegInfo.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;FGR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">FGR64RegClass</span>)</td></tr>
<tr><th id="3852">3852</th><td>                        : Fd;</td></tr>
<tr><th id="3853">3853</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(COPYOpc), Rtemp).addReg(WPHI).addImm(<var>0</var>);</td></tr>
<tr><th id="3854">3854</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(MTC1Opc), FPRPHI).addReg(Rtemp);</td></tr>
<tr><th id="3855">3855</th><td></td></tr>
<tr><th id="3856">3856</th><td>  <b>if</b> (<a class="local col1 ref" href="#731IsFGR64onMips32" title='IsFGR64onMips32' data-ref="731IsFGR64onMips32">IsFGR64onMips32</a>) {</td></tr>
<tr><th id="3857">3857</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="744Rtemp2" title='Rtemp2' data-type='unsigned int' data-ref="744Rtemp2">Rtemp2</dfn> = <a class="local col6 ref" href="#736RegInfo" title='RegInfo' data-ref="736RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#737GPRRC" title='GPRRC' data-ref="737GPRRC">GPRRC</a>);</td></tr>
<tr><th id="3858">3858</th><td>    BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;COPY_S_W&apos; in namespace &apos;llvm::Mips&apos;">COPY_S_W</span>), Rtemp2)</td></tr>
<tr><th id="3859">3859</th><td>        .addReg(WPHI)</td></tr>
<tr><th id="3860">3860</th><td>        .addImm(<var>1</var>);</td></tr>
<tr><th id="3861">3861</th><td>    BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;MTHC1_D64&apos; in namespace &apos;llvm::Mips&apos;">MTHC1_D64</span>), Fd)</td></tr>
<tr><th id="3862">3862</th><td>        .addReg(FPRPHI)</td></tr>
<tr><th id="3863">3863</th><td>        .addReg(Rtemp2);</td></tr>
<tr><th id="3864">3864</th><td>  }</td></tr>
<tr><th id="3865">3865</th><td></td></tr>
<tr><th id="3866">3866</th><td>  <a class="local col7 ref" href="#727MI" title='MI' data-ref="727MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3867">3867</th><td>  <b>return</b> <a class="local col8 ref" href="#728BB" title='BB' data-ref="728BB">BB</a>;</td></tr>
<tr><th id="3868">3868</th><td>}</td></tr>
<tr><th id="3869">3869</th><td></td></tr>
<tr><th id="3870">3870</th><td><i>// Emit the FEXP2_W_1 pseudo instructions.</i></td></tr>
<tr><th id="3871">3871</th><td><i>//</i></td></tr>
<tr><th id="3872">3872</th><td><i>// fexp2_w_1_pseudo $wd, $wt</i></td></tr>
<tr><th id="3873">3873</th><td><i>// =&gt;</i></td></tr>
<tr><th id="3874">3874</th><td><i>// ldi.w $ws, 1</i></td></tr>
<tr><th id="3875">3875</th><td><i>// fexp2.w $wd, $ws, $wt</i></td></tr>
<tr><th id="3876">3876</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="3877">3877</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering13emitFEXP2_W_1ERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::MipsSETargetLowering::emitFEXP2_W_1' data-ref="_ZNK4llvm20MipsSETargetLowering13emitFEXP2_W_1ERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitFEXP2_W_1</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="745MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="745MI">MI</dfn>,</td></tr>
<tr><th id="3878">3878</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="746BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="746BB">BB</dfn>) <em>const</em> {</td></tr>
<tr><th id="3879">3879</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::MipsInstrInfo *&apos;"><dfn class="local col7 decl" id="747TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="747TII">TII</dfn></span> = Subtarget.getInstrInfo();</td></tr>
<tr><th id="3880">3880</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="748RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="748RegInfo">RegInfo</dfn> = <a class="local col6 ref" href="#746BB" title='BB' data-ref="746BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3881">3881</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="749RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="749RC">RC</dfn> = &amp;Mips::<span class='error' title="no member named &apos;MSA128WRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128WRegClass</span>;</td></tr>
<tr><th id="3882">3882</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="750Ws1" title='Ws1' data-type='unsigned int' data-ref="750Ws1">Ws1</dfn> = <a class="local col8 ref" href="#748RegInfo" title='RegInfo' data-ref="748RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#749RC" title='RC' data-ref="749RC">RC</a>);</td></tr>
<tr><th id="3883">3883</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="751Ws2" title='Ws2' data-type='unsigned int' data-ref="751Ws2">Ws2</dfn> = <a class="local col8 ref" href="#748RegInfo" title='RegInfo' data-ref="748RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#749RC" title='RC' data-ref="749RC">RC</a>);</td></tr>
<tr><th id="3884">3884</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="752DL" title='DL' data-type='llvm::DebugLoc' data-ref="752DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#745MI" title='MI' data-ref="745MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3885">3885</th><td></td></tr>
<tr><th id="3886">3886</th><td>  <i>// Splat 1.0 into a vector</i></td></tr>
<tr><th id="3887">3887</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;LDI_W&apos; in namespace &apos;llvm::Mips&apos;">LDI_W</span>), Ws1).addImm(<var>1</var>);</td></tr>
<tr><th id="3888">3888</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;FFINT_U_W&apos; in namespace &apos;llvm::Mips&apos;">FFINT_U_W</span>), Ws2).addReg(Ws1);</td></tr>
<tr><th id="3889">3889</th><td></td></tr>
<tr><th id="3890">3890</th><td>  <i>// Emit 1.0 * fexp2(Wt)</i></td></tr>
<tr><th id="3891">3891</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;FEXP2_W&apos; in namespace &apos;llvm::Mips&apos;">FEXP2_W</span>), MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="3892">3892</th><td>      .addReg(Ws2)</td></tr>
<tr><th id="3893">3893</th><td>      .addReg(MI.getOperand(<var>1</var>).getReg());</td></tr>
<tr><th id="3894">3894</th><td></td></tr>
<tr><th id="3895">3895</th><td>  <a class="local col5 ref" href="#745MI" title='MI' data-ref="745MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>(); <i>// The pseudo instruction is gone now.</i></td></tr>
<tr><th id="3896">3896</th><td>  <b>return</b> <a class="local col6 ref" href="#746BB" title='BB' data-ref="746BB">BB</a>;</td></tr>
<tr><th id="3897">3897</th><td>}</td></tr>
<tr><th id="3898">3898</th><td></td></tr>
<tr><th id="3899">3899</th><td><i>// Emit the FEXP2_D_1 pseudo instructions.</i></td></tr>
<tr><th id="3900">3900</th><td><i>//</i></td></tr>
<tr><th id="3901">3901</th><td><i>// fexp2_d_1_pseudo $wd, $wt</i></td></tr>
<tr><th id="3902">3902</th><td><i>// =&gt;</i></td></tr>
<tr><th id="3903">3903</th><td><i>// ldi.d $ws, 1</i></td></tr>
<tr><th id="3904">3904</th><td><i>// fexp2.d $wd, $ws, $wt</i></td></tr>
<tr><th id="3905">3905</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="3906">3906</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering13emitFEXP2_D_1ERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::MipsSETargetLowering::emitFEXP2_D_1' data-ref="_ZNK4llvm20MipsSETargetLowering13emitFEXP2_D_1ERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitFEXP2_D_1</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="753MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="753MI">MI</dfn>,</td></tr>
<tr><th id="3907">3907</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="754BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="754BB">BB</dfn>) <em>const</em> {</td></tr>
<tr><th id="3908">3908</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::MipsInstrInfo *&apos;"><dfn class="local col5 decl" id="755TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="755TII">TII</dfn></span> = Subtarget.getInstrInfo();</td></tr>
<tr><th id="3909">3909</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="756RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="756RegInfo">RegInfo</dfn> = <a class="local col4 ref" href="#754BB" title='BB' data-ref="754BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3910">3910</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="757RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="757RC">RC</dfn> = &amp;Mips::<span class='error' title="no member named &apos;MSA128DRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128DRegClass</span>;</td></tr>
<tr><th id="3911">3911</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="758Ws1" title='Ws1' data-type='unsigned int' data-ref="758Ws1">Ws1</dfn> = <a class="local col6 ref" href="#756RegInfo" title='RegInfo' data-ref="756RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#757RC" title='RC' data-ref="757RC">RC</a>);</td></tr>
<tr><th id="3912">3912</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="759Ws2" title='Ws2' data-type='unsigned int' data-ref="759Ws2">Ws2</dfn> = <a class="local col6 ref" href="#756RegInfo" title='RegInfo' data-ref="756RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#757RC" title='RC' data-ref="757RC">RC</a>);</td></tr>
<tr><th id="3913">3913</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="760DL" title='DL' data-type='llvm::DebugLoc' data-ref="760DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#753MI" title='MI' data-ref="753MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3914">3914</th><td></td></tr>
<tr><th id="3915">3915</th><td>  <i>// Splat 1.0 into a vector</i></td></tr>
<tr><th id="3916">3916</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;LDI_D&apos; in namespace &apos;llvm::Mips&apos;">LDI_D</span>), Ws1).addImm(<var>1</var>);</td></tr>
<tr><th id="3917">3917</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;FFINT_U_D&apos; in namespace &apos;llvm::Mips&apos;">FFINT_U_D</span>), Ws2).addReg(Ws1);</td></tr>
<tr><th id="3918">3918</th><td></td></tr>
<tr><th id="3919">3919</th><td>  <i>// Emit 1.0 * fexp2(Wt)</i></td></tr>
<tr><th id="3920">3920</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;FEXP2_D&apos; in namespace &apos;llvm::Mips&apos;">FEXP2_D</span>), MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="3921">3921</th><td>      .addReg(Ws2)</td></tr>
<tr><th id="3922">3922</th><td>      .addReg(MI.getOperand(<var>1</var>).getReg());</td></tr>
<tr><th id="3923">3923</th><td></td></tr>
<tr><th id="3924">3924</th><td>  <a class="local col3 ref" href="#753MI" title='MI' data-ref="753MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>(); <i>// The pseudo instruction is gone now.</i></td></tr>
<tr><th id="3925">3925</th><td>  <b>return</b> <a class="local col4 ref" href="#754BB" title='BB' data-ref="754BB">BB</a>;</td></tr>
<tr><th id="3926">3926</th><td>}</td></tr>
<tr><th id="3927">3927</th><td><b>template</b>&lt;<em>unsigned</em> MTC1, <em>unsigned</em> CAPLOAD&gt;</td></tr>
<tr><th id="3928">3928</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="3929">3929</th><td><dfn class="tu decl def" id="_ZL16emitCapFloatLoadRKN4llvm13MipsSubtargetERKNS_19TargetRegisterClassERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='emitCapFloatLoad' data-type='llvm::MachineBasicBlock * emitCapFloatLoad(const llvm::MipsSubtarget &amp; Subtarget, const llvm::TargetRegisterClass &amp; RC, llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * BB)' data-ref="_ZL16emitCapFloatLoadRKN4llvm13MipsSubtargetERKNS_19TargetRegisterClassERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitCapFloatLoad</dfn>(<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col1 decl" id="761Subtarget" title='Subtarget' data-type='const llvm::MipsSubtarget &amp;' data-ref="761Subtarget">Subtarget</dfn>,</td></tr>
<tr><th id="3930">3930</th><td>                  <em>const</em> <span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col2 decl" id="762RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="762RC">RC</dfn>,</td></tr>
<tr><th id="3931">3931</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="763MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="763MI">MI</dfn>,</td></tr>
<tr><th id="3932">3932</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="764BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="764BB">BB</dfn>) {</td></tr>
<tr><th id="3933">3933</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col5 decl" id="765DL" title='DL' data-type='llvm::DebugLoc' data-ref="765DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#763MI" title='MI' data-ref="763MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3934">3934</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="766RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="766RegInfo">RegInfo</dfn> = <a class="local col4 ref" href="#764BB" title='BB' data-ref="764BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3935">3935</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="767IntReg" title='IntReg' data-type='unsigned int' data-ref="767IntReg">IntReg</dfn> = <a class="local col6 ref" href="#766RegInfo" title='RegInfo' data-ref="766RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<a class="local col2 ref" href="#762RC" title='RC' data-ref="762RC">RC</a>);</td></tr>
<tr><th id="3936">3936</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::MipsInstrInfo *&apos;"><dfn class="local col8 decl" id="768TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="768TII">TII</dfn></span> = Subtarget.getInstrInfo();</td></tr>
<tr><th id="3937">3937</th><td>  BuildMI(*BB, &amp;MI, DL, TII-&gt;get(CAPLOAD), IntReg)</td></tr>
<tr><th id="3938">3938</th><td>      .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="3939">3939</th><td>      .add(MI.getOperand(<var>2</var>))</td></tr>
<tr><th id="3940">3940</th><td>      .add(MI.getOperand(<var>3</var>));</td></tr>
<tr><th id="3941">3941</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(MTC1))</td></tr>
<tr><th id="3942">3942</th><td>      .add(MI.getOperand(<var>0</var>))</td></tr>
<tr><th id="3943">3943</th><td>      .addReg(IntReg);</td></tr>
<tr><th id="3944">3944</th><td>  <a class="local col3 ref" href="#763MI" title='MI' data-ref="763MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3945">3945</th><td>  <b>return</b> <a class="local col4 ref" href="#764BB" title='BB' data-ref="764BB">BB</a>;</td></tr>
<tr><th id="3946">3946</th><td>}</td></tr>
<tr><th id="3947">3947</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="3948">3948</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering18emitCapFloat32LoadERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::MipsSETargetLowering::emitCapFloat32Load' data-ref="_ZNK4llvm20MipsSETargetLowering18emitCapFloat32LoadERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitCapFloat32Load</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="769MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="769MI">MI</dfn>,</td></tr>
<tr><th id="3949">3949</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="770BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="770BB">BB</dfn>) <em>const</em> {</td></tr>
<tr><th id="3950">3950</th><td>  <b>return</b> emitCapFloatLoad&lt;Mips::<span class='error' title="no member named &apos;MTC1&apos; in namespace &apos;llvm::Mips&apos;">MTC1</span>, Mips::CAPLOAD32&gt;(Subtarget,</td></tr>
<tr><th id="3951">3951</th><td>          Mips::GPR32RegClass, MI, BB);</td></tr>
<tr><th id="3952">3952</th><td>}</td></tr>
<tr><th id="3953">3953</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="3954">3954</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering18emitCapFloat64LoadERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::MipsSETargetLowering::emitCapFloat64Load' data-ref="_ZNK4llvm20MipsSETargetLowering18emitCapFloat64LoadERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitCapFloat64Load</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="771MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="771MI">MI</dfn>,</td></tr>
<tr><th id="3955">3955</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="772BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="772BB">BB</dfn>) <em>const</em> {</td></tr>
<tr><th id="3956">3956</th><td>  <b>return</b> emitCapFloatLoad&lt;Mips::<span class='error' title="no member named &apos;DMTC1&apos; in namespace &apos;llvm::Mips&apos;">DMTC1</span>, Mips::CAPLOAD64&gt;(Subtarget,</td></tr>
<tr><th id="3957">3957</th><td>          Mips::GPR64RegClass, MI, BB);</td></tr>
<tr><th id="3958">3958</th><td>}</td></tr>
<tr><th id="3959">3959</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="3960">3960</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering15emitCapNotEqualERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::MipsSETargetLowering::emitCapNotEqual' data-ref="_ZNK4llvm20MipsSETargetLowering15emitCapNotEqualERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitCapNotEqual</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="773MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="773MI">MI</dfn>,</td></tr>
<tr><th id="3961">3961</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="774BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="774BB">BB</dfn>) <em>const</em> {</td></tr>
<tr><th id="3962">3962</th><td>  <em>bool</em> <dfn class="local col5 decl" id="775is64" title='is64' data-type='bool' data-ref="775is64">is64</dfn> = (MI.getOpcode() == Mips::<span class='error' title="no member named &apos;CNEPseudo&apos; in namespace &apos;llvm::Mips&apos;">CNEPseudo</span>);</td></tr>
<tr><th id="3963">3963</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="776Op" title='Op' data-type='unsigned int' data-ref="776Op">Op</dfn> = Subtarget.useCheriExactEquals()</td></tr>
<tr><th id="3964">3964</th><td>                    ? (is64 ? Mips::<span class='error' title="no member named &apos;CNEXEQ&apos; in namespace &apos;llvm::Mips&apos;">CNEXEQ</span> : Mips::<span class='error' title="no member named &apos;CNEXEQ32&apos; in namespace &apos;llvm::Mips&apos;">CNEXEQ32</span>)</td></tr>
<tr><th id="3965">3965</th><td>                    : (is64 ? Mips::<span class='error' title="no member named &apos;CNE&apos; in namespace &apos;llvm::Mips&apos;">CNE</span> : Mips::<span class='error' title="no member named &apos;CNE32&apos; in namespace &apos;llvm::Mips&apos;">CNE32</span>);</td></tr>
<tr><th id="3966">3966</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::MipsInstrInfo *&apos;"><dfn class="local col7 decl" id="777TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="777TII">TII</dfn></span> = Subtarget.getInstrInfo();</td></tr>
<tr><th id="3967">3967</th><td>  BuildMI(*BB, MI, MI.getDebugLoc(), TII-&gt;get(Op))</td></tr>
<tr><th id="3968">3968</th><td>      .add(MI.getOperand(<var>0</var>))</td></tr>
<tr><th id="3969">3969</th><td>      .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="3970">3970</th><td>      .add(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="3971">3971</th><td>  <a class="local col3 ref" href="#773MI" title='MI' data-ref="773MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3972">3972</th><td>  <b>return</b> <a class="local col4 ref" href="#774BB" title='BB' data-ref="774BB">BB</a>;</td></tr>
<tr><th id="3973">3973</th><td>}</td></tr>
<tr><th id="3974">3974</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="3975">3975</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering12emitCapEqualERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::MipsSETargetLowering::emitCapEqual' data-ref="_ZNK4llvm20MipsSETargetLowering12emitCapEqualERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitCapEqual</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="778MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="778MI">MI</dfn>,</td></tr>
<tr><th id="3976">3976</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="779BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="779BB">BB</dfn>) <em>const</em> {</td></tr>
<tr><th id="3977">3977</th><td>  <em>bool</em> <dfn class="local col0 decl" id="780is64" title='is64' data-type='bool' data-ref="780is64">is64</dfn> = (MI.getOpcode() == Mips::<span class='error' title="no member named &apos;CEQPseudo&apos; in namespace &apos;llvm::Mips&apos;">CEQPseudo</span>);</td></tr>
<tr><th id="3978">3978</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="781Op" title='Op' data-type='unsigned int' data-ref="781Op">Op</dfn> = Subtarget.useCheriExactEquals()</td></tr>
<tr><th id="3979">3979</th><td>                    ? (is64 ? Mips::<span class='error' title="no member named &apos;CEXEQ&apos; in namespace &apos;llvm::Mips&apos;">CEXEQ</span> : Mips::<span class='error' title="no member named &apos;CEXEQ32&apos; in namespace &apos;llvm::Mips&apos;">CEXEQ32</span>)</td></tr>
<tr><th id="3980">3980</th><td>                    : (is64 ? Mips::<span class='error' title="no member named &apos;CEQ&apos; in namespace &apos;llvm::Mips&apos;">CEQ</span> : Mips::<span class='error' title="no member named &apos;CEQ32&apos; in namespace &apos;llvm::Mips&apos;">CEQ32</span>);</td></tr>
<tr><th id="3981">3981</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::MipsInstrInfo *&apos;"><dfn class="local col2 decl" id="782TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="782TII">TII</dfn></span> = Subtarget.getInstrInfo();</td></tr>
<tr><th id="3982">3982</th><td>  BuildMI(*BB, MI, MI.getDebugLoc(), TII-&gt;get(Op))</td></tr>
<tr><th id="3983">3983</th><td>      .add(MI.getOperand(<var>0</var>))</td></tr>
<tr><th id="3984">3984</th><td>      .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="3985">3985</th><td>      .add(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="3986">3986</th><td>  <a class="local col8 ref" href="#778MI" title='MI' data-ref="778MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3987">3987</th><td>  <b>return</b> <a class="local col9 ref" href="#779BB" title='BB' data-ref="779BB">BB</a>;</td></tr>
<tr><th id="3988">3988</th><td>}</td></tr>
<tr><th id="3989">3989</th><td><b>template</b>&lt;<em>unsigned</em> MFC1, <em>unsigned</em> CAPSTORE&gt;</td></tr>
<tr><th id="3990">3990</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="3991">3991</th><td><dfn class="tu decl def" id="_ZL17emitCapFloatStoreRKN4llvm13MipsSubtargetERNS_12MachineInstrERKNS_19TargetRegisterClassEPNS_17MachineBasicBlockE" title='emitCapFloatStore' data-type='llvm::MachineBasicBlock * emitCapFloatStore(const llvm::MipsSubtarget &amp; Subtarget, llvm::MachineInstr &amp; MI, const llvm::TargetRegisterClass &amp; RC, llvm::MachineBasicBlock * BB)' data-ref="_ZL17emitCapFloatStoreRKN4llvm13MipsSubtargetERNS_12MachineInstrERKNS_19TargetRegisterClassEPNS_17MachineBasicBlockE">emitCapFloatStore</dfn>(<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col3 decl" id="783Subtarget" title='Subtarget' data-type='const llvm::MipsSubtarget &amp;' data-ref="783Subtarget">Subtarget</dfn>,</td></tr>
<tr><th id="3992">3992</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="784MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="784MI">MI</dfn>,</td></tr>
<tr><th id="3993">3993</th><td>                  <em>const</em> <span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col5 decl" id="785RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="785RC">RC</dfn>,</td></tr>
<tr><th id="3994">3994</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="786BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="786BB">BB</dfn>) {</td></tr>
<tr><th id="3995">3995</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="787DL" title='DL' data-type='llvm::DebugLoc' data-ref="787DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#784MI" title='MI' data-ref="784MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3996">3996</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="788RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="788RegInfo">RegInfo</dfn> = <a class="local col6 ref" href="#786BB" title='BB' data-ref="786BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3997">3997</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="789IntReg" title='IntReg' data-type='unsigned int' data-ref="789IntReg">IntReg</dfn> = <a class="local col8 ref" href="#788RegInfo" title='RegInfo' data-ref="788RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<a class="local col5 ref" href="#785RC" title='RC' data-ref="785RC">RC</a>);</td></tr>
<tr><th id="3998">3998</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::MipsInstrInfo *&apos;"><dfn class="local col0 decl" id="790TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="790TII">TII</dfn></span> = Subtarget.getInstrInfo();</td></tr>
<tr><th id="3999">3999</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(MFC1), IntReg)</td></tr>
<tr><th id="4000">4000</th><td>      .add(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="4001">4001</th><td>  BuildMI(*BB, MI, DL, TII-&gt;get(CAPSTORE))</td></tr>
<tr><th id="4002">4002</th><td>      .addReg(IntReg, RegState::Kill)</td></tr>
<tr><th id="4003">4003</th><td>      .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="4004">4004</th><td>      .add(MI.getOperand(<var>2</var>))</td></tr>
<tr><th id="4005">4005</th><td>      .add(MI.getOperand(<var>3</var>));</td></tr>
<tr><th id="4006">4006</th><td>  <a class="local col4 ref" href="#784MI" title='MI' data-ref="784MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4007">4007</th><td>  <b>return</b> <a class="local col6 ref" href="#786BB" title='BB' data-ref="786BB">BB</a>;</td></tr>
<tr><th id="4008">4008</th><td>}</td></tr>
<tr><th id="4009">4009</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="4010">4010</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering19emitCapFloat64StoreERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::MipsSETargetLowering::emitCapFloat64Store' data-ref="_ZNK4llvm20MipsSETargetLowering19emitCapFloat64StoreERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitCapFloat64Store</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="791MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="791MI">MI</dfn>,</td></tr>
<tr><th id="4011">4011</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="792BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="792BB">BB</dfn>) <em>const</em> {</td></tr>
<tr><th id="4012">4012</th><td>  <b>return</b> emitCapFloatStore&lt;Mips::<span class='error' title="no member named &apos;DMFC1&apos; in namespace &apos;llvm::Mips&apos;">DMFC1</span>, Mips::CAPSTORE64&gt;(Subtarget, MI, Mips::GPR64RegClass, BB);</td></tr>
<tr><th id="4013">4013</th><td>}</td></tr>
<tr><th id="4014">4014</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="4015">4015</th><td><a class="type" href="MipsSEISelLowering.h.html#llvm::MipsSETargetLowering" title='llvm::MipsSETargetLowering' data-ref="llvm::MipsSETargetLowering">MipsSETargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm20MipsSETargetLowering19emitCapFloat32StoreERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::MipsSETargetLowering::emitCapFloat32Store' data-ref="_ZNK4llvm20MipsSETargetLowering19emitCapFloat32StoreERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitCapFloat32Store</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="793MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="793MI">MI</dfn>,</td></tr>
<tr><th id="4016">4016</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="794BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="794BB">BB</dfn>) <em>const</em> {</td></tr>
<tr><th id="4017">4017</th><td>  <b>return</b> emitCapFloatStore&lt;Mips::<span class='error' title="no member named &apos;MFC1&apos; in namespace &apos;llvm::Mips&apos;">MFC1</span>, Mips::CAPSTORE32&gt;(Subtarget, MI, Mips::GPR32RegClass, BB);</td></tr>
<tr><th id="4018">4018</th><td>}</td></tr>
<tr><th id="4019">4019</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
