<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Krishil Gandhi - Computer Architecture & RTL Design</title>
    <link rel="stylesheet" href="styles.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0/css/all.min.css">
</head>
<body>
    <!-- Navigation -->
    <nav class="navbar">
        <div class="nav-content">
            <div class="logo">Krishil Gandhi</div>
            <ul class="nav-links">
                <li><a href="#home">Home</a></li>
                <li><a href="#about">About</a></li>
                <li><a href="#projects">Projects</a></li>
                <li><a href="#contact">Contact</a></li>
            </ul>
        </div>
    </nav>

    <!-- Hero Section -->
    <section id="home" class="hero">
        <div class="hero-content">
            <h1>Welcome to My Portfolio</h1>
            <p class="subtitle">Computer Architecture & RTL Design enthusiast</p>
            <a href="#contact" class="cta-button">Get in Touch</a>
        </div>
    </section>

    <!-- About Section -->
    <section id="about" class="about">
        <h2>About Me</h2>
        <div class="about-content">
            <div class="profile-image-container">
                <img src="assets/Krishil.jpg" alt="Krishil Gandhi" class="profile-photo">
            </div>
            <div class="about-text">
                <p>Hello! I'm Krishil Gandhi, a Computer Architecture and RTL Design enthusiast currently pursuing my studies at Georgia Tech. I'm deeply passionate about designing and implementing efficient digital systems through RTL design and computer architecture.</p>
                <p>With a strong foundation in digital logic and hardware description languages, I specialize in creating optimized and reliable digital circuits. My expertise spans across various domains including ASIC design, FPGA development, and deep learning hardware acceleration.</p>
                <div class="skills">
                    <h3>Technical Skills</h3>
                    <ul class="skill-list">
                        <li>Verilog/SystemVerilog</li>
                        <li>VHDL</li>
                        <li>C++</li>
                        <li>Python</li>
                        <li>Computer Architecture</li>
                        <li>ASIC Design</li>
                        <li>FPGA Development</li>
                        <li>Deep Learning</li>
                        <li>Pytorch</li>
                        <li>Tensorflow</li>
                        <li>Xilinx Vivado</li>
                        <li>Cadence Genus</li>
                        <li>Synopsys Design Compiler</li>
                        <li>Cadence Virtuoso</li>
                    </ul>
                </div>
            </div>
        </div>
    </section>

    <!-- Projects Section -->
    <section id="projects" class="projects">
        <h2>My Projects</h2>
        <div class="project-grid">
            <div class="project-card">
                <h3>RISC-V Processor Implementation</h3>
                <p>Designed and implemented a 5-stage pipelined RISC-V processor core with hazard detection and forwarding units. Achieved optimal performance through careful pipeline optimization.</p>
                <div class="project-links">
                    <a href="#" class="project-link">View Details</a>
                    <a href="#" class="project-link">GitHub</a>
                </div>
            </div>
            <div class="project-card">
                <h3>Cache Memory Controller</h3>
                <p>Developed a configurable cache memory controller with write-back and write-through policies. Implemented LRU replacement algorithm and achieved significant reduction in memory access time.</p>
                <div class="project-links">
                    <a href="#" class="project-link">View Details</a>
                    <a href="#" class="project-link">GitHub</a>
                </div>
            </div>
            <div class="project-card">
                <h3>UART Communication Module</h3>
                <p>Implemented a fully functional UART module with configurable baud rate and error detection. Verified functionality through comprehensive testbench and real hardware testing.</p>
                <div class="project-links">
                    <a href="#" class="project-link">View Details</a>
                    <a href="#" class="project-link">GitHub</a>
                </div>
            </div>
        </div>
    </section>

    <!-- Contact Section -->
    <section id="contact" class="contact">
        <h2>Get in Touch</h2>
        <div class="contact-content">
            <div class="contact-info">
                <div class="contact-item">
                    <i class="fas fa-envelope"></i>
                    <a href="kgandhi67@gatech.edu">kgandhi67@gatech.edu</a>
                </div>
                <div class="contact-item">
                    <i class="fab fa-linkedin"></i>
                    <a href="https://www.linkedin.com/in/krishil-gandhi/">LinkedIn</a>
                </div>
            </div>
        </div>
    </section>

    <!-- Footer -->
    <footer>
        <p>&copy; 2025 Krishil Gandhi. All rights reserved.</p>
    </footer>
</body>
</html>