module contador(
		input logic clk,
		input logic rst,
		output reg [7:0] count
);

always @(posedge clk or negedge rst)
	if (!reset || count == 8'b11001000) begin
		count <= 8'b00000000;
	end else begin
		count <= count + 1;
	end
end

endmodule