1e4bd5c14e4c ("drm/i915: Factor out function to clear pipe update flags")
fa7a7a1c9c05 ("drm/i915: Add helper to modeset a set of pipes")
16a9359401ed ("drm/i915: Implement transcoder LRR for TGL+")
26f03ef81663 ("drm/i915: Assert that VRR is off during vblank evasion if necessary")
0ce013a4e840 ("drm/i915: Update VRR parameters in fastset")
8f782270cc14 ("drm/i915: Disable VRR during seamless M/N changes")
6a38b36c274f ("drm/i915: Validate that the timings are within the VRR range")
b4ac591b8e1b ("drm/i915: Optimize out redundant M/N updates")
825edc8bc72f ("drm/i915: Adjust seamless_m_n flag behaviour")
691dec86acc3 ("drm/i915: Enable VRR later during fastsets")
f4b0cece716c ("drm/i915: Extract intel_crtc_vblank_evade_scanlines()")
09f390d4e2f3 ("drm/i915: Change intel_pipe_update_{start,end}() calling convention")
927a8e383ab4 ("drm/i915/hsw: s/HSW/HASWELL for platform/subplatform defines")
