--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Top_Level.twx Top_Level.ncd -o Top_Level.twr Top_Level.pcf
-ucf SOURCE.ucf

Design file:              Top_Level.ncd
Physical constraint file: Top_Level.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpgaClk_i = PERIOD TIMEGRP "fpgaClk_i" 12 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpgaClk_i = PERIOD TIMEGRP "fpgaClk_i" 12 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.667ns (period - min period limit)
  Period: 16.667ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_23/u0/u0/CLKFX
  Logical resource: XLXI_23/u0/u0/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: XLXI_23/u0/genClkP_s
--------------------------------------------------------------------------------
Slack: 13.667ns (period - min period limit)
  Period: 16.667ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_23/u0/u0/CLKFX180
  Logical resource: XLXI_23/u0/u0/CLKFX180
  Location pin: DCM_X0Y2.CLKFX180
  Clock network: XLXI_23/u0/genClkN_s
--------------------------------------------------------------------------------
Slack: 51.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: XLXI_23/u0/u0/CLKIN
  Logical resource: XLXI_23/u0/u0/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: XLXI_23/u0/u0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 84 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14660181 paths analyzed, 2935 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.702ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT_0 (SLICE_X38Y28.DX), 1842811 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT_0 (FF)
  Requirement:          11.904ns
  Data Path Delay:      11.666ns (Levels of Logic = 15)
  Clock Path Skew:      -0.001ns (0.329 - 0.330)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2 to XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y28.CQ      Tcko                  0.525   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2
    SLICE_X33Y27.D1      net (fanout=33)       0.882   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2
    SLICE_X33Y27.D       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<7>
                                                       XLXI_55/XLXI_1/XLXI_107/SAVE_PC<4>1
    SLICE_X36Y26.D6      net (fanout=3)        0.611   XLXI_55/XLXI_1/SAVE_PC
    SLICE_X36Y26.D       Tilo                  0.235   XLXI_23/u2/data_in_s<27>
                                                       XLXI_55/XLXI_1/XLXI_228/O_SW0
    SLICE_X36Y26.C6      net (fanout=1)        0.143   XLXI_55/XLXI_1/XLXI_228/N01
    SLICE_X36Y26.C       Tilo                  0.235   XLXI_23/u2/data_in_s<27>
                                                       XLXI_55/XLXI_1/XLXI_228/O
    SLICE_X32Y26.A4      net (fanout=41)       0.591   XLXI_55/XLXI_1/ADD
    SLICE_X32Y26.A       Tilo                  0.235   XLXI_55/XLXI_1/ADRCOMP
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_69
    SLICE_X32Y22.A4      net (fanout=110)      1.293   XLXI_55/XLXI_1/XLXI_307/sub
    SLICE_X32Y22.COUT    Topcya                0.472   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<0>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X32Y23.CIN     net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X32Y23.COUT    Tbyp                  0.091   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X32Y24.CIN     net (fanout=1)        0.082   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X32Y24.BMUX    Tcinb                 0.277   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<25>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X36Y24.B3      net (fanout=2)        0.700   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<9>
    SLICE_X36Y24.COUT    Topcyb                0.448   XLXI_23/u3/int_DO<15>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<9>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X36Y25.CIN     net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X36Y25.COUT    Tbyp                  0.091   XLXI_23/u3/int_DO<19>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X36Y26.CIN     net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X36Y26.AMUX    Tcina                 0.210   XLXI_23/u2/data_in_s<27>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_xor<16>
    SLICE_X39Y27.C5      net (fanout=1)        0.461   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/adsu_p.adsu_tmp<16>
    SLICE_X39Y27.C       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_CO11
    SLICE_X40Y27.AX      net (fanout=1)        0.479   XLXI_55/XLXI_1/XLXI_307/XLXI_46/CO_2
    SLICE_X40Y27.AMUX    Taxa                  0.302   XLXI_23/u2/address_in_s<24>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_58
    SLICE_X41Y27.B6      net (fanout=1)        0.622   XLXI_55/XLXI_1/XLXI_307/CO
    SLICE_X41Y27.B       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<15>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_51
    SLICE_X41Y27.A5      net (fanout=2)        0.236   XLXI_55/XLXI_1/XLXI_307/neg
    SLICE_X41Y27.A       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<15>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O113_SW0
    SLICE_X39Y27.A3      net (fanout=2)        0.569   N134
    SLICE_X39Y27.A       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X38Y28.DX      net (fanout=2)        0.487   XLXI_55/XLXI_1/DINT<0>
    SLICE_X38Y28.CLK     Tdick                 0.085   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<0>
                                                       XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.666ns (4.501ns logic, 7.165ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT_0 (FF)
  Requirement:          11.904ns
  Data Path Delay:      11.666ns (Levels of Logic = 15)
  Clock Path Skew:      -0.001ns (0.329 - 0.330)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2 to XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y28.CQ      Tcko                  0.525   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2
    SLICE_X33Y27.D1      net (fanout=33)       0.882   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2
    SLICE_X33Y27.D       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<7>
                                                       XLXI_55/XLXI_1/XLXI_107/SAVE_PC<4>1
    SLICE_X36Y26.D6      net (fanout=3)        0.611   XLXI_55/XLXI_1/SAVE_PC
    SLICE_X36Y26.D       Tilo                  0.235   XLXI_23/u2/data_in_s<27>
                                                       XLXI_55/XLXI_1/XLXI_228/O_SW0
    SLICE_X36Y26.C6      net (fanout=1)        0.143   XLXI_55/XLXI_1/XLXI_228/N01
    SLICE_X36Y26.C       Tilo                  0.235   XLXI_23/u2/data_in_s<27>
                                                       XLXI_55/XLXI_1/XLXI_228/O
    SLICE_X32Y26.A4      net (fanout=41)       0.591   XLXI_55/XLXI_1/ADD
    SLICE_X32Y26.A       Tilo                  0.235   XLXI_55/XLXI_1/ADRCOMP
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_69
    SLICE_X32Y22.A4      net (fanout=110)      1.293   XLXI_55/XLXI_1/XLXI_307/sub
    SLICE_X32Y22.COUT    Topcya                0.472   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<0>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X32Y23.CIN     net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X32Y23.COUT    Tbyp                  0.091   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X32Y24.CIN     net (fanout=1)        0.082   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X32Y24.COUT    Tbyp                  0.091   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<25>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X32Y25.CIN     net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X32Y25.BMUX    Tcinb                 0.277   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<15>
    SLICE_X36Y25.B3      net (fanout=2)        0.700   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<13>
    SLICE_X36Y25.COUT    Topcyb                0.448   XLXI_23/u3/int_DO<19>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<13>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X36Y26.CIN     net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X36Y26.AMUX    Tcina                 0.210   XLXI_23/u2/data_in_s<27>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_xor<16>
    SLICE_X39Y27.C5      net (fanout=1)        0.461   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/adsu_p.adsu_tmp<16>
    SLICE_X39Y27.C       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_CO11
    SLICE_X40Y27.AX      net (fanout=1)        0.479   XLXI_55/XLXI_1/XLXI_307/XLXI_46/CO_2
    SLICE_X40Y27.AMUX    Taxa                  0.302   XLXI_23/u2/address_in_s<24>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_58
    SLICE_X41Y27.B6      net (fanout=1)        0.622   XLXI_55/XLXI_1/XLXI_307/CO
    SLICE_X41Y27.B       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<15>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_51
    SLICE_X41Y27.A5      net (fanout=2)        0.236   XLXI_55/XLXI_1/XLXI_307/neg
    SLICE_X41Y27.A       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<15>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O113_SW0
    SLICE_X39Y27.A3      net (fanout=2)        0.569   N134
    SLICE_X39Y27.A       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X38Y28.DX      net (fanout=2)        0.487   XLXI_55/XLXI_1/DINT<0>
    SLICE_X38Y28.CLK     Tdick                 0.085   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<0>
                                                       XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.666ns (4.501ns logic, 7.165ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT_0 (FF)
  Requirement:          11.904ns
  Data Path Delay:      11.666ns (Levels of Logic = 15)
  Clock Path Skew:      -0.001ns (0.329 - 0.330)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2 to XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y28.CQ      Tcko                  0.525   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2
    SLICE_X33Y27.D1      net (fanout=33)       0.882   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2
    SLICE_X33Y27.D       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<7>
                                                       XLXI_55/XLXI_1/XLXI_107/SAVE_PC<4>1
    SLICE_X36Y26.D6      net (fanout=3)        0.611   XLXI_55/XLXI_1/SAVE_PC
    SLICE_X36Y26.D       Tilo                  0.235   XLXI_23/u2/data_in_s<27>
                                                       XLXI_55/XLXI_1/XLXI_228/O_SW0
    SLICE_X36Y26.C6      net (fanout=1)        0.143   XLXI_55/XLXI_1/XLXI_228/N01
    SLICE_X36Y26.C       Tilo                  0.235   XLXI_23/u2/data_in_s<27>
                                                       XLXI_55/XLXI_1/XLXI_228/O
    SLICE_X32Y26.A4      net (fanout=41)       0.591   XLXI_55/XLXI_1/ADD
    SLICE_X32Y26.A       Tilo                  0.235   XLXI_55/XLXI_1/ADRCOMP
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_69
    SLICE_X32Y22.A4      net (fanout=110)      1.293   XLXI_55/XLXI_1/XLXI_307/sub
    SLICE_X32Y22.COUT    Topcya                0.472   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<0>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X32Y23.CIN     net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X32Y23.BMUX    Tcinb                 0.277   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X36Y23.B3      net (fanout=2)        0.700   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<5>
    SLICE_X36Y23.COUT    Topcyb                0.448   XLXI_55/XLXI_1/XLXI_26/DOUT<16>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<5>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<7>
    SLICE_X36Y24.CIN     net (fanout=1)        0.082   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<7>
    SLICE_X36Y24.COUT    Tbyp                  0.091   XLXI_23/u3/int_DO<15>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X36Y25.CIN     net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X36Y25.COUT    Tbyp                  0.091   XLXI_23/u3/int_DO<19>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X36Y26.CIN     net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X36Y26.AMUX    Tcina                 0.210   XLXI_23/u2/data_in_s<27>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_xor<16>
    SLICE_X39Y27.C5      net (fanout=1)        0.461   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/adsu_p.adsu_tmp<16>
    SLICE_X39Y27.C       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_CO11
    SLICE_X40Y27.AX      net (fanout=1)        0.479   XLXI_55/XLXI_1/XLXI_307/XLXI_46/CO_2
    SLICE_X40Y27.AMUX    Taxa                  0.302   XLXI_23/u2/address_in_s<24>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_58
    SLICE_X41Y27.B6      net (fanout=1)        0.622   XLXI_55/XLXI_1/XLXI_307/CO
    SLICE_X41Y27.B       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<15>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_51
    SLICE_X41Y27.A5      net (fanout=2)        0.236   XLXI_55/XLXI_1/XLXI_307/neg
    SLICE_X41Y27.A       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<15>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O113_SW0
    SLICE_X39Y27.A3      net (fanout=2)        0.569   N134
    SLICE_X39Y27.A       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X38Y28.DX      net (fanout=2)        0.487   XLXI_55/XLXI_1/DINT<0>
    SLICE_X38Y28.CLK     Tdick                 0.085   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<0>
                                                       XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.666ns (4.501ns logic, 7.165ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_55/XLXI_1/XLXI_1/DOUT_0 (SLICE_X39Y28.AX), 1842811 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_1/DOUT_0 (FF)
  Requirement:          11.904ns
  Data Path Delay:      11.660ns (Levels of Logic = 15)
  Clock Path Skew:      -0.001ns (0.329 - 0.330)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2 to XLXI_55/XLXI_1/XLXI_1/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y28.CQ      Tcko                  0.525   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2
    SLICE_X33Y27.D1      net (fanout=33)       0.882   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2
    SLICE_X33Y27.D       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<7>
                                                       XLXI_55/XLXI_1/XLXI_107/SAVE_PC<4>1
    SLICE_X36Y26.D6      net (fanout=3)        0.611   XLXI_55/XLXI_1/SAVE_PC
    SLICE_X36Y26.D       Tilo                  0.235   XLXI_23/u2/data_in_s<27>
                                                       XLXI_55/XLXI_1/XLXI_228/O_SW0
    SLICE_X36Y26.C6      net (fanout=1)        0.143   XLXI_55/XLXI_1/XLXI_228/N01
    SLICE_X36Y26.C       Tilo                  0.235   XLXI_23/u2/data_in_s<27>
                                                       XLXI_55/XLXI_1/XLXI_228/O
    SLICE_X32Y26.A4      net (fanout=41)       0.591   XLXI_55/XLXI_1/ADD
    SLICE_X32Y26.A       Tilo                  0.235   XLXI_55/XLXI_1/ADRCOMP
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_69
    SLICE_X32Y22.A4      net (fanout=110)      1.293   XLXI_55/XLXI_1/XLXI_307/sub
    SLICE_X32Y22.COUT    Topcya                0.472   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<0>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X32Y23.CIN     net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X32Y23.COUT    Tbyp                  0.091   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X32Y24.CIN     net (fanout=1)        0.082   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X32Y24.BMUX    Tcinb                 0.277   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<25>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X36Y24.B3      net (fanout=2)        0.700   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<9>
    SLICE_X36Y24.COUT    Topcyb                0.448   XLXI_23/u3/int_DO<15>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<9>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X36Y25.CIN     net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X36Y25.COUT    Tbyp                  0.091   XLXI_23/u3/int_DO<19>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X36Y26.CIN     net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X36Y26.AMUX    Tcina                 0.210   XLXI_23/u2/data_in_s<27>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_xor<16>
    SLICE_X39Y27.C5      net (fanout=1)        0.461   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/adsu_p.adsu_tmp<16>
    SLICE_X39Y27.C       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_CO11
    SLICE_X40Y27.AX      net (fanout=1)        0.479   XLXI_55/XLXI_1/XLXI_307/XLXI_46/CO_2
    SLICE_X40Y27.AMUX    Taxa                  0.302   XLXI_23/u2/address_in_s<24>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_58
    SLICE_X41Y27.B6      net (fanout=1)        0.622   XLXI_55/XLXI_1/XLXI_307/CO
    SLICE_X41Y27.B       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<15>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_51
    SLICE_X41Y27.A5      net (fanout=2)        0.236   XLXI_55/XLXI_1/XLXI_307/neg
    SLICE_X41Y27.A       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<15>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O113_SW0
    SLICE_X39Y27.A3      net (fanout=2)        0.569   N134
    SLICE_X39Y27.A       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X39Y28.AX      net (fanout=2)        0.452   XLXI_55/XLXI_1/DINT<0>
    SLICE_X39Y28.CLK     Tdick                 0.114   XLXI_55/XLXI_1/XLXI_1/DOUT<1>
                                                       XLXI_55/XLXI_1/XLXI_1/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.660ns (4.530ns logic, 7.130ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_1/DOUT_0 (FF)
  Requirement:          11.904ns
  Data Path Delay:      11.660ns (Levels of Logic = 15)
  Clock Path Skew:      -0.001ns (0.329 - 0.330)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2 to XLXI_55/XLXI_1/XLXI_1/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y28.CQ      Tcko                  0.525   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2
    SLICE_X33Y27.D1      net (fanout=33)       0.882   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2
    SLICE_X33Y27.D       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<7>
                                                       XLXI_55/XLXI_1/XLXI_107/SAVE_PC<4>1
    SLICE_X36Y26.D6      net (fanout=3)        0.611   XLXI_55/XLXI_1/SAVE_PC
    SLICE_X36Y26.D       Tilo                  0.235   XLXI_23/u2/data_in_s<27>
                                                       XLXI_55/XLXI_1/XLXI_228/O_SW0
    SLICE_X36Y26.C6      net (fanout=1)        0.143   XLXI_55/XLXI_1/XLXI_228/N01
    SLICE_X36Y26.C       Tilo                  0.235   XLXI_23/u2/data_in_s<27>
                                                       XLXI_55/XLXI_1/XLXI_228/O
    SLICE_X32Y26.A4      net (fanout=41)       0.591   XLXI_55/XLXI_1/ADD
    SLICE_X32Y26.A       Tilo                  0.235   XLXI_55/XLXI_1/ADRCOMP
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_69
    SLICE_X32Y22.A4      net (fanout=110)      1.293   XLXI_55/XLXI_1/XLXI_307/sub
    SLICE_X32Y22.COUT    Topcya                0.472   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<0>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X32Y23.CIN     net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X32Y23.COUT    Tbyp                  0.091   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X32Y24.CIN     net (fanout=1)        0.082   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X32Y24.COUT    Tbyp                  0.091   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<25>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X32Y25.CIN     net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X32Y25.BMUX    Tcinb                 0.277   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<15>
    SLICE_X36Y25.B3      net (fanout=2)        0.700   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<13>
    SLICE_X36Y25.COUT    Topcyb                0.448   XLXI_23/u3/int_DO<19>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<13>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X36Y26.CIN     net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X36Y26.AMUX    Tcina                 0.210   XLXI_23/u2/data_in_s<27>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_xor<16>
    SLICE_X39Y27.C5      net (fanout=1)        0.461   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/adsu_p.adsu_tmp<16>
    SLICE_X39Y27.C       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_CO11
    SLICE_X40Y27.AX      net (fanout=1)        0.479   XLXI_55/XLXI_1/XLXI_307/XLXI_46/CO_2
    SLICE_X40Y27.AMUX    Taxa                  0.302   XLXI_23/u2/address_in_s<24>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_58
    SLICE_X41Y27.B6      net (fanout=1)        0.622   XLXI_55/XLXI_1/XLXI_307/CO
    SLICE_X41Y27.B       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<15>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_51
    SLICE_X41Y27.A5      net (fanout=2)        0.236   XLXI_55/XLXI_1/XLXI_307/neg
    SLICE_X41Y27.A       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<15>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O113_SW0
    SLICE_X39Y27.A3      net (fanout=2)        0.569   N134
    SLICE_X39Y27.A       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X39Y28.AX      net (fanout=2)        0.452   XLXI_55/XLXI_1/DINT<0>
    SLICE_X39Y28.CLK     Tdick                 0.114   XLXI_55/XLXI_1/XLXI_1/DOUT<1>
                                                       XLXI_55/XLXI_1/XLXI_1/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.660ns (4.530ns logic, 7.130ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_1/DOUT_0 (FF)
  Requirement:          11.904ns
  Data Path Delay:      11.660ns (Levels of Logic = 15)
  Clock Path Skew:      -0.001ns (0.329 - 0.330)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2 to XLXI_55/XLXI_1/XLXI_1/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y28.CQ      Tcko                  0.525   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2
    SLICE_X33Y27.D1      net (fanout=33)       0.882   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd2
    SLICE_X33Y27.D       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<7>
                                                       XLXI_55/XLXI_1/XLXI_107/SAVE_PC<4>1
    SLICE_X36Y26.D6      net (fanout=3)        0.611   XLXI_55/XLXI_1/SAVE_PC
    SLICE_X36Y26.D       Tilo                  0.235   XLXI_23/u2/data_in_s<27>
                                                       XLXI_55/XLXI_1/XLXI_228/O_SW0
    SLICE_X36Y26.C6      net (fanout=1)        0.143   XLXI_55/XLXI_1/XLXI_228/N01
    SLICE_X36Y26.C       Tilo                  0.235   XLXI_23/u2/data_in_s<27>
                                                       XLXI_55/XLXI_1/XLXI_228/O
    SLICE_X32Y26.A4      net (fanout=41)       0.591   XLXI_55/XLXI_1/ADD
    SLICE_X32Y26.A       Tilo                  0.235   XLXI_55/XLXI_1/ADRCOMP
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_69
    SLICE_X32Y22.A4      net (fanout=110)      1.293   XLXI_55/XLXI_1/XLXI_307/sub
    SLICE_X32Y22.COUT    Topcya                0.472   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<0>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X32Y23.CIN     net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X32Y23.BMUX    Tcinb                 0.277   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X36Y23.B3      net (fanout=2)        0.700   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<5>
    SLICE_X36Y23.COUT    Topcyb                0.448   XLXI_55/XLXI_1/XLXI_26/DOUT<16>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<5>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<7>
    SLICE_X36Y24.CIN     net (fanout=1)        0.082   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<7>
    SLICE_X36Y24.COUT    Tbyp                  0.091   XLXI_23/u3/int_DO<15>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X36Y25.CIN     net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X36Y25.COUT    Tbyp                  0.091   XLXI_23/u3/int_DO<19>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X36Y26.CIN     net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X36Y26.AMUX    Tcina                 0.210   XLXI_23/u2/data_in_s<27>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_xor<16>
    SLICE_X39Y27.C5      net (fanout=1)        0.461   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/adsu_p.adsu_tmp<16>
    SLICE_X39Y27.C       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_CO11
    SLICE_X40Y27.AX      net (fanout=1)        0.479   XLXI_55/XLXI_1/XLXI_307/XLXI_46/CO_2
    SLICE_X40Y27.AMUX    Taxa                  0.302   XLXI_23/u2/address_in_s<24>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_58
    SLICE_X41Y27.B6      net (fanout=1)        0.622   XLXI_55/XLXI_1/XLXI_307/CO
    SLICE_X41Y27.B       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<15>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_51
    SLICE_X41Y27.A5      net (fanout=2)        0.236   XLXI_55/XLXI_1/XLXI_307/neg
    SLICE_X41Y27.A       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<15>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O113_SW0
    SLICE_X39Y27.A3      net (fanout=2)        0.569   N134
    SLICE_X39Y27.A       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X39Y28.AX      net (fanout=2)        0.452   XLXI_55/XLXI_1/DINT<0>
    SLICE_X39Y28.CLK     Tdick                 0.114   XLXI_55/XLXI_1/XLXI_1/DOUT<1>
                                                       XLXI_55/XLXI_1/XLXI_1/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.660ns (4.530ns logic, 7.130ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 (SLICE_X35Y27.C6), 15089 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_1/XLXI_114/XLXI_1/DOUT_17 (FF)
  Destination:          XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 (FF)
  Requirement:          11.904ns
  Data Path Delay:      11.383ns (Levels of Logic = 11)
  Clock Path Skew:      -0.017ns (0.310 - 0.327)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_1/XLXI_114/XLXI_1/DOUT_17 to XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y20.DQ      Tcko                  0.430   XLXI_55/XLXI_1/XLXI_114/XLXI_1/DOUT<17>
                                                       XLXI_55/XLXI_1/XLXI_114/XLXI_1/DOUT_17
    SLICE_X38Y27.D4      net (fanout=4)        1.695   XLXI_55/XLXI_1/XLXI_114/XLXI_1/DOUT<17>
    SLICE_X38Y27.D       Tilo                  0.254   XLXI_23/u2/address_in_s<15>
                                                       XLXI_55/XLXI_1/XLXI_109/Mmux_O21
    SLICE_X39Y26.B2      net (fanout=1)        0.727   XLXI_55/XLXI_1/Caddr<1>
    SLICE_X39Y26.B       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_1/DOUT<31>
                                                       XLXI_55/XLXI_1/XLXI_2/XLXI_6
    SLICE_X37Y20.B6      net (fanout=1)        0.796   XLXI_55/XLXI_1/XLXI_2/XLXN_34
    SLICE_X37Y20.B       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_2/addr1<2>
                                                       XLXI_55/XLXI_1/XLXI_2/XLXI_8
    SLICE_X36Y20.D4      net (fanout=30)       0.350   XLXI_55/XLXI_1/XLXI_2/WE
    SLICE_X36Y20.D       Tilo                  0.235   XLXI_55/XLXI_1/XLXI_2/addr1<3>
                                                       XLXI_55/XLXI_1/XLXI_2/XLXI_4/Mmux_O41
    SLICE_X38Y20.D4      net (fanout=20)       1.579   XLXI_55/XLXI_1/XLXI_2/addr1<3>
    SLICE_X38Y20.DMUX    Tilo                  0.326   XLXI_55/XLXI_1/XLXI_3/DOUT<13>
                                                       XLXI_55/XLXI_1/XLXI_2/XLXI_1/ram10/O6
    SLICE_X33Y20.B5      net (fanout=2)        0.971   XLXI_55/XLXI_1/A<22>
    SLICE_X33Y20.B       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_259/A_eqz<31>1
                                                       XLXI_55/XLXI_1/XLXI_259/A_eqz<31>2
    SLICE_X35Y21.A5      net (fanout=1)        0.465   XLXI_55/XLXI_1/XLXI_259/A_eqz<31>1
    SLICE_X35Y21.A       Tilo                  0.259   XLXI_55/bt
                                                       XLXI_55/XLXI_1/XLXI_259/A_eqz<31>7
    SLICE_X35Y21.D3      net (fanout=1)        0.391   XLXI_55/XLXI_1/XLXN_911
    SLICE_X35Y21.D       Tilo                  0.259   XLXI_55/bt
                                                       XLXI_55/XLXI_1/XLXI_258
    SLICE_X35Y21.C6      net (fanout=4)        0.152   XLXI_55/bt
    SLICE_X35Y21.C       Tilo                  0.259   XLXI_55/bt
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5-In1
    SLICE_X35Y27.D5      net (fanout=1)        0.683   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5-In2
    SLICE_X35Y27.D       Tilo                  0.259   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5-In8_SW0
    SLICE_X35Y27.C6      net (fanout=1)        0.143   N202
    SLICE_X35Y27.CLK     Tas                   0.373   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5-In8
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     11.383ns (3.431ns logic, 7.952ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 (FF)
  Destination:          XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 (FF)
  Requirement:          11.904ns
  Data Path Delay:      11.336ns (Levels of Logic = 12)
  Clock Path Skew:      -0.029ns (0.310 - 0.339)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 to XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y28.CQ      Tcko                  0.476   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X37Y27.D1      net (fanout=30)       0.835   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X37Y27.D       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_1/DOUT<30>
                                                       XLXI_55/XLXI_1/XLXI_107/JALR<4>1
    SLICE_X38Y27.D5      net (fanout=24)       0.508   XLXI_55/XLXI_1/JALR
    SLICE_X38Y27.D       Tilo                  0.254   XLXI_23/u2/address_in_s<15>
                                                       XLXI_55/XLXI_1/XLXI_109/Mmux_O21
    SLICE_X39Y26.B2      net (fanout=1)        0.727   XLXI_55/XLXI_1/Caddr<1>
    SLICE_X39Y26.B       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_1/DOUT<31>
                                                       XLXI_55/XLXI_1/XLXI_2/XLXI_6
    SLICE_X37Y20.B6      net (fanout=1)        0.796   XLXI_55/XLXI_1/XLXI_2/XLXN_34
    SLICE_X37Y20.B       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_2/addr1<2>
                                                       XLXI_55/XLXI_1/XLXI_2/XLXI_8
    SLICE_X36Y20.D4      net (fanout=30)       0.350   XLXI_55/XLXI_1/XLXI_2/WE
    SLICE_X36Y20.D       Tilo                  0.235   XLXI_55/XLXI_1/XLXI_2/addr1<3>
                                                       XLXI_55/XLXI_1/XLXI_2/XLXI_4/Mmux_O41
    SLICE_X38Y20.D4      net (fanout=20)       1.579   XLXI_55/XLXI_1/XLXI_2/addr1<3>
    SLICE_X38Y20.DMUX    Tilo                  0.326   XLXI_55/XLXI_1/XLXI_3/DOUT<13>
                                                       XLXI_55/XLXI_1/XLXI_2/XLXI_1/ram10/O6
    SLICE_X33Y20.B5      net (fanout=2)        0.971   XLXI_55/XLXI_1/A<22>
    SLICE_X33Y20.B       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_259/A_eqz<31>1
                                                       XLXI_55/XLXI_1/XLXI_259/A_eqz<31>2
    SLICE_X35Y21.A5      net (fanout=1)        0.465   XLXI_55/XLXI_1/XLXI_259/A_eqz<31>1
    SLICE_X35Y21.A       Tilo                  0.259   XLXI_55/bt
                                                       XLXI_55/XLXI_1/XLXI_259/A_eqz<31>7
    SLICE_X35Y21.D3      net (fanout=1)        0.391   XLXI_55/XLXI_1/XLXN_911
    SLICE_X35Y21.D       Tilo                  0.259   XLXI_55/bt
                                                       XLXI_55/XLXI_1/XLXI_258
    SLICE_X35Y21.C6      net (fanout=4)        0.152   XLXI_55/bt
    SLICE_X35Y21.C       Tilo                  0.259   XLXI_55/bt
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5-In1
    SLICE_X35Y27.D5      net (fanout=1)        0.683   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5-In2
    SLICE_X35Y27.D       Tilo                  0.259   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5-In8_SW0
    SLICE_X35Y27.C6      net (fanout=1)        0.143   N202
    SLICE_X35Y27.CLK     Tas                   0.373   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5-In8
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     11.336ns (3.736ns logic, 7.600ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 (FF)
  Destination:          XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 (FF)
  Requirement:          11.904ns
  Data Path Delay:      11.322ns (Levels of Logic = 12)
  Clock Path Skew:      -0.029ns (0.310 - 0.339)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 to XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y28.CQ      Tcko                  0.476   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X37Y27.D1      net (fanout=30)       0.835   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X37Y27.D       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_1/DOUT<30>
                                                       XLXI_55/XLXI_1/XLXI_107/JALR<4>1
    SLICE_X39Y26.C6      net (fanout=24)       0.436   XLXI_55/XLXI_1/JALR
    SLICE_X39Y26.C       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_1/DOUT<31>
                                                       XLXI_55/XLXI_1/XLXI_109/Mmux_O31
    SLICE_X39Y26.B3      net (fanout=1)        0.780   XLXI_55/XLXI_1/Caddr<2>
    SLICE_X39Y26.B       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_1/DOUT<31>
                                                       XLXI_55/XLXI_1/XLXI_2/XLXI_6
    SLICE_X37Y20.B6      net (fanout=1)        0.796   XLXI_55/XLXI_1/XLXI_2/XLXN_34
    SLICE_X37Y20.B       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_2/addr1<2>
                                                       XLXI_55/XLXI_1/XLXI_2/XLXI_8
    SLICE_X36Y20.D4      net (fanout=30)       0.350   XLXI_55/XLXI_1/XLXI_2/WE
    SLICE_X36Y20.D       Tilo                  0.235   XLXI_55/XLXI_1/XLXI_2/addr1<3>
                                                       XLXI_55/XLXI_1/XLXI_2/XLXI_4/Mmux_O41
    SLICE_X38Y20.D4      net (fanout=20)       1.579   XLXI_55/XLXI_1/XLXI_2/addr1<3>
    SLICE_X38Y20.DMUX    Tilo                  0.326   XLXI_55/XLXI_1/XLXI_3/DOUT<13>
                                                       XLXI_55/XLXI_1/XLXI_2/XLXI_1/ram10/O6
    SLICE_X33Y20.B5      net (fanout=2)        0.971   XLXI_55/XLXI_1/A<22>
    SLICE_X33Y20.B       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_259/A_eqz<31>1
                                                       XLXI_55/XLXI_1/XLXI_259/A_eqz<31>2
    SLICE_X35Y21.A5      net (fanout=1)        0.465   XLXI_55/XLXI_1/XLXI_259/A_eqz<31>1
    SLICE_X35Y21.A       Tilo                  0.259   XLXI_55/bt
                                                       XLXI_55/XLXI_1/XLXI_259/A_eqz<31>7
    SLICE_X35Y21.D3      net (fanout=1)        0.391   XLXI_55/XLXI_1/XLXN_911
    SLICE_X35Y21.D       Tilo                  0.259   XLXI_55/bt
                                                       XLXI_55/XLXI_1/XLXI_258
    SLICE_X35Y21.C6      net (fanout=4)        0.152   XLXI_55/bt
    SLICE_X35Y21.C       Tilo                  0.259   XLXI_55/bt
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5-In1
    SLICE_X35Y27.D5      net (fanout=1)        0.683   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5-In2
    SLICE_X35Y27.D       Tilo                  0.259   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5-In8_SW0
    SLICE_X35Y27.C6      net (fanout=1)        0.143   N202
    SLICE_X35Y27.CLK     Tas                   0.373   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5-In8
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     11.322ns (3.741ns logic, 7.581ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 84 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_55/XLXI_1/XLXI_2/XLXI_3/ram01/O6 (SLICE_X42Y27.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_55/XLXI_1/XLXI_1/DOUT_14 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_2/XLXI_3/ram01/O6 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.129 - 0.110)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_55/XLXI_1/XLXI_1/DOUT_14 to XLXI_55/XLXI_1/XLXI_2/XLXI_3/ram01/O6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y26.CQ      Tcko                  0.198   XLXI_55/XLXI_1/XLXI_1/DOUT<15>
                                                       XLXI_55/XLXI_1/XLXI_1/DOUT_14
    SLICE_X42Y27.AI      net (fanout=3)        0.134   XLXI_55/XLXI_1/XLXI_1/DOUT<14>
    SLICE_X42Y27.CLK     Tdh         (-Th)     0.004   D<8>
                                                       XLXI_55/XLXI_1/XLXI_2/XLXI_3/ram01/O6
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.194ns logic, 0.134ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_55/XLXI_1/XLXI_2/XLXI_1/ram00/O3 (SLICE_X38Y21.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_55/XLXI_1/XLXI_1/DOUT_3 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_2/XLXI_1/ram00/O3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.036 - 0.029)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_55/XLXI_1/XLXI_1/DOUT_3 to XLXI_55/XLXI_1/XLXI_2/XLXI_1/ram00/O3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y23.DQ      Tcko                  0.198   XLXI_55/XLXI_1/XLXI_1/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_1/DOUT_3
    SLICE_X38Y21.DI      net (fanout=3)        0.150   XLXI_55/XLXI_1/XLXI_1/DOUT<3>
    SLICE_X38Y21.CLK     Tdh         (-Th)     0.002   XLXI_55/XLXI_1/XLXI_3/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_2/XLXI_1/ram00/O3
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (0.196ns logic, 0.150ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_55/XLXI_1/XLXI_2/XLXI_2/ram10/O3 (SLICE_X42Y24.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_55/XLXI_1/XLXI_1/DOUT_19 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_2/XLXI_2/ram10/O3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.026ns (0.121 - 0.095)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_55/XLXI_1/XLXI_1/DOUT_19 to XLXI_55/XLXI_1/XLXI_2/XLXI_2/ram10/O3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.234   XLXI_55/XLXI_1/XLXI_1/DOUT<16>
                                                       XLXI_55/XLXI_1/XLXI_1/DOUT_19
    SLICE_X42Y24.AI      net (fanout=3)        0.177   XLXI_55/XLXI_1/XLXI_1/DOUT<19>
    SLICE_X42Y24.CLK     Tdh         (-Th)     0.004   XLXI_55/XLXI_1/XLXI_4/DOUT<0>
                                                       XLXI_55/XLXI_1/XLXI_2/XLXI_2/ram10/O3
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.230ns logic, 0.177ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 84 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.238ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: sdClkFb_i_BUFGP/BUFG/I0
  Logical resource: sdClkFb_i_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: sdClkFb_i_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 10.647ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: XLXI_55/XLXI_1/XLXI_4/DOUT<10>/CLK
  Logical resource: XLXI_55/XLXI_1/XLXI_2/XLXI_2/ram11/O6/CLK
  Location pin: SLICE_X30Y20.CLK
  Clock network: sdClkFb_i_BUFGP
--------------------------------------------------------------------------------
Slack: 10.647ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: XLXI_55/XLXI_1/XLXI_4/DOUT<10>/CLK
  Logical resource: XLXI_55/XLXI_1/XLXI_2/XLXI_2/ram01/O5/CLK
  Location pin: SLICE_X30Y20.CLK
  Clock network: sdClkFb_i_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_23_u0_genClkP_s = PERIOD TIMEGRP 
"XLXI_23_u0_genClkP_s" TS_fpgaClk_i *         5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_23_u0_genClkP_s = PERIOD TIMEGRP "XLXI_23_u0_genClkP_s" TS_fpgaClk_i *
        5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_23/u0/genClkP_s_BUFG/I0
  Logical resource: XLXI_23/u0/genClkP_s_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: XLXI_23/u0/genClkP_s
--------------------------------------------------------------------------------
Slack: 14.417ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: sdClk_o_OBUF/CLK0
  Logical resource: XLXI_23/u0/u1/u1/CK0
  Location pin: OLOGIC_X23Y34.CLK0
  Clock network: XLXI_23/u0/genClkP_s_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_23_u0_genClkN_s = PERIOD TIMEGRP 
"XLXI_23_u0_genClkN_s" TS_fpgaClk_i *         5 PHASE 8.33333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_23_u0_genClkN_s = PERIOD TIMEGRP "XLXI_23_u0_genClkN_s" TS_fpgaClk_i *
        5 PHASE 8.33333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_23/u0/genClkN_s_BUFG/I0
  Logical resource: XLXI_23/u0/genClkN_s_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: XLXI_23/u0/genClkN_s
--------------------------------------------------------------------------------
Slack: 14.626ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: sdClk_o_OBUF/CLK1
  Logical resource: XLXI_23/u0/u1/u1/CK1
  Location pin: OLOGIC_X23Y34.CLK1
  Clock network: XLXI_23/u0/genClkN_s_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_fpgaClk_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fpgaClk_i                   |     83.333ns|     32.000ns|     13.330ns|            0|            0|            0|            0|
| TS_XLXI_23_u0_genClkP_s       |     16.667ns|      2.666ns|          N/A|            0|            0|            0|            0|
| TS_XLXI_23_u0_genClkN_s       |     16.667ns|      2.666ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sdClkFb_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sdClkFb_i      |   11.702|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14660181 paths, 0 nets, and 4807 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 13 19:26:49 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4618 MB



