// Seed: 2970402663
module module_0 (
    input wand id_0,
    input wire id_1,
    input tri1 id_2,
    input tri id_3,
    output tri id_4,
    output wire id_5,
    output uwire id_6,
    input wor id_7,
    input tri0 id_8,
    input wire id_9,
    output tri id_10,
    input tri0 id_11,
    output tri id_12,
    input uwire id_13
    , id_24,
    input tri1 id_14,
    output supply1 id_15,
    input tri0 id_16,
    output wor id_17,
    input tri id_18,
    input uwire id_19,
    output tri0 id_20,
    input wor id_21
    , id_25,
    output tri1 id_22
);
  supply1 id_26;
  assign id_5  = id_14 <= 1;
  assign id_26 = id_9;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri0 id_1,
    output tri  id_2
);
  initial assume (id_1);
  module_0(
      id_0,
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_2,
      id_0,
      id_2,
      id_0,
      id_1,
      id_2,
      id_0,
      id_2,
      id_0,
      id_1,
      id_2,
      id_0,
      id_2
  );
endmodule
