Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 14 07:29:55 2023
| Host         : LAPTOP-QS7C2R87 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.195        0.000                      0                  443        0.204        0.000                      0                  443        4.500        0.000                       0                   174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               1.195        0.000                      0                  443        0.204        0.000                      0                  443        4.500        0.000                       0                   174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_player_pos_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 2.684ns (31.416%)  route 5.859ns (68.584%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.539     5.123    player_move_right/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  player_move_right/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  player_move_right/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.816     6.457    player_move_right/M_ctr_q_reg[19]
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.581 r  player_move_right/M_last_q_i_5/O
                         net (fo=1, routed)           0.433     7.014    player_move_right/M_last_q_i_5_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.138 r  player_move_right/M_last_q_i_3/O
                         net (fo=1, routed)           0.483     7.622    player_move_right/M_last_q_i_3_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.746 f  player_move_right/M_last_q_i_1/O
                         net (fo=3, routed)           0.719     8.465    button_right_edge/M_player_move_right_out
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.118     8.583 r  button_right_edge/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.870     9.453    main/alu/math/__5_carry__0_i_8
    SLICE_X63Y79         LUT4 (Prop_lut4_I2_O)        0.320     9.773 r  main/alu/math/__5_carry_i_11/O
                         net (fo=6, routed)           0.498    10.271    main/regfile/__5_carry__0_i_1_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.326    10.597 r  main/regfile/__5_carry_i_2/O
                         net (fo=3, routed)           0.654    11.251    main/alu/math/M_alu_a[3]
    SLICE_X65Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.636 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    11.636    main/alu/math/__5_carry_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.949 r  main/alu/math/__5_carry__0/O[3]
                         net (fo=1, routed)           0.727    12.676    main/alu/math/p_1_in[7]
    SLICE_X65Y79         LUT4 (Prop_lut4_I0_O)        0.332    13.008 r  main/alu/math/M_player_pos_q[7]_i_2/O
                         net (fo=5, routed)           0.658    13.666    main/regfile/M_score_q_reg[7]_4[7]
    SLICE_X63Y79         FDRE                                         r  main/regfile/M_player_pos_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.498    14.902    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  main/regfile/M_player_pos_q_reg[7]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X63Y79         FDRE (Setup_fdre_C_D)       -0.263    14.862    main/regfile/M_player_pos_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -13.666    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_collision_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 2.684ns (31.596%)  route 5.811ns (68.404%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.539     5.123    player_move_right/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  player_move_right/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  player_move_right/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.816     6.457    player_move_right/M_ctr_q_reg[19]
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.581 r  player_move_right/M_last_q_i_5/O
                         net (fo=1, routed)           0.433     7.014    player_move_right/M_last_q_i_5_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.138 r  player_move_right/M_last_q_i_3/O
                         net (fo=1, routed)           0.483     7.622    player_move_right/M_last_q_i_3_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.746 f  player_move_right/M_last_q_i_1/O
                         net (fo=3, routed)           0.719     8.465    button_right_edge/M_player_move_right_out
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.118     8.583 r  button_right_edge/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.870     9.453    main/alu/math/__5_carry__0_i_8
    SLICE_X63Y79         LUT4 (Prop_lut4_I2_O)        0.320     9.773 r  main/alu/math/__5_carry_i_11/O
                         net (fo=6, routed)           0.498    10.271    main/regfile/__5_carry__0_i_1_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.326    10.597 r  main/regfile/__5_carry_i_2/O
                         net (fo=3, routed)           0.654    11.251    main/alu/math/M_alu_a[3]
    SLICE_X65Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.636 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    11.636    main/alu/math/__5_carry_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.949 r  main/alu/math/__5_carry__0/O[3]
                         net (fo=1, routed)           0.727    12.676    main/alu/math/p_1_in[7]
    SLICE_X65Y79         LUT4 (Prop_lut4_I0_O)        0.332    13.008 r  main/alu/math/M_player_pos_q[7]_i_2/O
                         net (fo=5, routed)           0.609    13.618    main/regfile/M_score_q_reg[7]_4[7]
    SLICE_X65Y78         FDRE                                         r  main/regfile/M_collision_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.497    14.901    main/regfile/clk_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  main/regfile/M_collision_q_reg[7]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)       -0.274    14.850    main/regfile/M_collision_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -13.618    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_collision_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.469ns  (logic 2.604ns (30.749%)  route 5.865ns (69.251%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.539     5.123    player_move_right/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  player_move_right/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  player_move_right/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.816     6.457    player_move_right/M_ctr_q_reg[19]
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.581 r  player_move_right/M_last_q_i_5/O
                         net (fo=1, routed)           0.433     7.014    player_move_right/M_last_q_i_5_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.138 r  player_move_right/M_last_q_i_3/O
                         net (fo=1, routed)           0.483     7.622    player_move_right/M_last_q_i_3_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.746 f  player_move_right/M_last_q_i_1/O
                         net (fo=3, routed)           0.719     8.465    button_right_edge/M_player_move_right_out
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.118     8.583 r  button_right_edge/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.870     9.453    main/alu/math/__5_carry__0_i_8
    SLICE_X63Y79         LUT4 (Prop_lut4_I2_O)        0.320     9.773 r  main/alu/math/__5_carry_i_11/O
                         net (fo=6, routed)           0.498    10.271    main/regfile/__5_carry__0_i_1_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.326    10.597 r  main/regfile/__5_carry_i_2/O
                         net (fo=3, routed)           0.654    11.251    main/alu/math/M_alu_a[3]
    SLICE_X65Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.636 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    11.636    main/alu/math/__5_carry_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.875 r  main/alu/math/__5_carry__0/O[2]
                         net (fo=1, routed)           0.524    12.400    main/alu/math/p_1_in[6]
    SLICE_X64Y81         LUT4 (Prop_lut4_I0_O)        0.326    12.726 r  main/alu/math/M_player_pos_q[6]_i_1/O
                         net (fo=5, routed)           0.866    13.592    main/regfile/M_score_q_reg[7]_4[6]
    SLICE_X65Y78         FDRE                                         r  main/regfile/M_collision_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.497    14.901    main/regfile/clk_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  main/regfile/M_collision_q_reg[6]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)       -0.271    14.853    main/regfile/M_collision_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -13.592    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_state_dff_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.684ns (31.619%)  route 5.805ns (68.381%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.539     5.123    player_move_right/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  player_move_right/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  player_move_right/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.816     6.457    player_move_right/M_ctr_q_reg[19]
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.581 r  player_move_right/M_last_q_i_5/O
                         net (fo=1, routed)           0.433     7.014    player_move_right/M_last_q_i_5_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.138 r  player_move_right/M_last_q_i_3/O
                         net (fo=1, routed)           0.483     7.622    player_move_right/M_last_q_i_3_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.746 f  player_move_right/M_last_q_i_1/O
                         net (fo=3, routed)           0.719     8.465    button_right_edge/M_player_move_right_out
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.118     8.583 r  button_right_edge/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.870     9.453    main/alu/math/__5_carry__0_i_8
    SLICE_X63Y79         LUT4 (Prop_lut4_I2_O)        0.320     9.773 r  main/alu/math/__5_carry_i_11/O
                         net (fo=6, routed)           0.498    10.271    main/regfile/__5_carry__0_i_1_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.326    10.597 r  main/regfile/__5_carry_i_2/O
                         net (fo=3, routed)           0.654    11.251    main/alu/math/M_alu_a[3]
    SLICE_X65Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.636 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    11.636    main/alu/math/__5_carry_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.949 r  main/alu/math/__5_carry__0/O[3]
                         net (fo=1, routed)           0.727    12.676    main/alu/math/p_1_in[7]
    SLICE_X65Y79         LUT4 (Prop_lut4_I0_O)        0.332    13.008 r  main/alu/math/M_player_pos_q[7]_i_2/O
                         net (fo=5, routed)           0.603    13.612    main/regfile/M_score_q_reg[7]_4[7]
    SLICE_X64Y79         FDRE                                         r  main/regfile/M_state_dff_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.498    14.902    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  main/regfile/M_state_dff_q_reg[7]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X64Y79         FDRE (Setup_fdre_C_D)       -0.230    14.895    main/regfile/M_state_dff_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -13.612    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_score_q_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.475ns  (logic 2.604ns (30.727%)  route 5.871ns (69.273%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.539     5.123    player_move_right/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  player_move_right/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  player_move_right/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.816     6.457    player_move_right/M_ctr_q_reg[19]
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.581 r  player_move_right/M_last_q_i_5/O
                         net (fo=1, routed)           0.433     7.014    player_move_right/M_last_q_i_5_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.138 r  player_move_right/M_last_q_i_3/O
                         net (fo=1, routed)           0.483     7.622    player_move_right/M_last_q_i_3_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.746 f  player_move_right/M_last_q_i_1/O
                         net (fo=3, routed)           0.719     8.465    button_right_edge/M_player_move_right_out
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.118     8.583 r  button_right_edge/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.870     9.453    main/alu/math/__5_carry__0_i_8
    SLICE_X63Y79         LUT4 (Prop_lut4_I2_O)        0.320     9.773 r  main/alu/math/__5_carry_i_11/O
                         net (fo=6, routed)           0.498    10.271    main/regfile/__5_carry__0_i_1_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.326    10.597 r  main/regfile/__5_carry_i_2/O
                         net (fo=3, routed)           0.654    11.251    main/alu/math/M_alu_a[3]
    SLICE_X65Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.636 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    11.636    main/alu/math/__5_carry_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.875 r  main/alu/math/__5_carry__0/O[2]
                         net (fo=1, routed)           0.524    12.400    main/alu/math/p_1_in[6]
    SLICE_X64Y81         LUT4 (Prop_lut4_I0_O)        0.326    12.726 r  main/alu/math/M_player_pos_q[6]_i_1/O
                         net (fo=5, routed)           0.872    13.598    main/regfile/M_score_q_reg[7]_4[6]
    SLICE_X64Y78         FDRE                                         r  main/regfile/M_score_q_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.497    14.901    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  main/regfile/M_score_q_reg[6]_lopt_replica/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X64Y78         FDRE (Setup_fdre_C_D)       -0.220    14.904    main/regfile/M_score_q_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -13.598    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_score_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.420ns  (logic 2.684ns (31.878%)  route 5.736ns (68.122%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.539     5.123    player_move_right/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  player_move_right/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  player_move_right/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.816     6.457    player_move_right/M_ctr_q_reg[19]
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.581 r  player_move_right/M_last_q_i_5/O
                         net (fo=1, routed)           0.433     7.014    player_move_right/M_last_q_i_5_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.138 r  player_move_right/M_last_q_i_3/O
                         net (fo=1, routed)           0.483     7.622    player_move_right/M_last_q_i_3_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.746 f  player_move_right/M_last_q_i_1/O
                         net (fo=3, routed)           0.719     8.465    button_right_edge/M_player_move_right_out
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.118     8.583 r  button_right_edge/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.870     9.453    main/alu/math/__5_carry__0_i_8
    SLICE_X63Y79         LUT4 (Prop_lut4_I2_O)        0.320     9.773 r  main/alu/math/__5_carry_i_11/O
                         net (fo=6, routed)           0.498    10.271    main/regfile/__5_carry__0_i_1_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.326    10.597 r  main/regfile/__5_carry_i_2/O
                         net (fo=3, routed)           0.654    11.251    main/alu/math/M_alu_a[3]
    SLICE_X65Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.636 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    11.636    main/alu/math/__5_carry_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.949 r  main/alu/math/__5_carry__0/O[3]
                         net (fo=1, routed)           0.727    12.676    main/alu/math/p_1_in[7]
    SLICE_X65Y79         LUT4 (Prop_lut4_I0_O)        0.332    13.008 r  main/alu/math/M_player_pos_q[7]_i_2/O
                         net (fo=5, routed)           0.534    13.543    main/regfile/M_score_q_reg[7]_4[7]
    SLICE_X64Y78         FDRE                                         r  main/regfile/M_score_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.497    14.901    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X64Y78         FDRE (Setup_fdre_C_D)       -0.232    14.892    main/regfile/M_score_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -13.543    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_score_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 2.604ns (31.489%)  route 5.665ns (68.511%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.539     5.123    player_move_right/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  player_move_right/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  player_move_right/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.816     6.457    player_move_right/M_ctr_q_reg[19]
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.581 r  player_move_right/M_last_q_i_5/O
                         net (fo=1, routed)           0.433     7.014    player_move_right/M_last_q_i_5_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.138 r  player_move_right/M_last_q_i_3/O
                         net (fo=1, routed)           0.483     7.622    player_move_right/M_last_q_i_3_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.746 f  player_move_right/M_last_q_i_1/O
                         net (fo=3, routed)           0.719     8.465    button_right_edge/M_player_move_right_out
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.118     8.583 r  button_right_edge/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.870     9.453    main/alu/math/__5_carry__0_i_8
    SLICE_X63Y79         LUT4 (Prop_lut4_I2_O)        0.320     9.773 r  main/alu/math/__5_carry_i_11/O
                         net (fo=6, routed)           0.498    10.271    main/regfile/__5_carry__0_i_1_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.326    10.597 r  main/regfile/__5_carry_i_2/O
                         net (fo=3, routed)           0.654    11.251    main/alu/math/M_alu_a[3]
    SLICE_X65Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.636 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    11.636    main/alu/math/__5_carry_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.875 r  main/alu/math/__5_carry__0/O[2]
                         net (fo=1, routed)           0.524    12.400    main/alu/math/p_1_in[6]
    SLICE_X64Y81         LUT4 (Prop_lut4_I0_O)        0.326    12.726 r  main/alu/math/M_player_pos_q[6]_i_1/O
                         net (fo=5, routed)           0.667    13.392    main/regfile/M_score_q_reg[7]_4[6]
    SLICE_X64Y78         FDRE                                         r  main/regfile/M_score_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.497    14.901    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  main/regfile/M_score_q_reg[6]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X64Y78         FDRE (Setup_fdre_C_D)       -0.232    14.892    main/regfile/M_score_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -13.392    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.536ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_score_q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.250ns  (logic 2.684ns (32.534%)  route 5.566ns (67.466%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.539     5.123    player_move_right/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  player_move_right/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  player_move_right/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.816     6.457    player_move_right/M_ctr_q_reg[19]
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.581 r  player_move_right/M_last_q_i_5/O
                         net (fo=1, routed)           0.433     7.014    player_move_right/M_last_q_i_5_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.138 r  player_move_right/M_last_q_i_3/O
                         net (fo=1, routed)           0.483     7.622    player_move_right/M_last_q_i_3_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.746 f  player_move_right/M_last_q_i_1/O
                         net (fo=3, routed)           0.719     8.465    button_right_edge/M_player_move_right_out
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.118     8.583 r  button_right_edge/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.870     9.453    main/alu/math/__5_carry__0_i_8
    SLICE_X63Y79         LUT4 (Prop_lut4_I2_O)        0.320     9.773 r  main/alu/math/__5_carry_i_11/O
                         net (fo=6, routed)           0.498    10.271    main/regfile/__5_carry__0_i_1_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.326    10.597 r  main/regfile/__5_carry_i_2/O
                         net (fo=3, routed)           0.654    11.251    main/alu/math/M_alu_a[3]
    SLICE_X65Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.636 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    11.636    main/alu/math/__5_carry_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.949 r  main/alu/math/__5_carry__0/O[3]
                         net (fo=1, routed)           0.727    12.676    main/alu/math/p_1_in[7]
    SLICE_X65Y79         LUT4 (Prop_lut4_I0_O)        0.332    13.008 r  main/alu/math/M_player_pos_q[7]_i_2/O
                         net (fo=5, routed)           0.365    13.373    main/regfile/M_score_q_reg[7]_4[7]
    SLICE_X64Y78         FDRE                                         r  main/regfile/M_score_q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.497    14.901    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  main/regfile/M_score_q_reg[7]_lopt_replica/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X64Y78         FDRE (Setup_fdre_C_D)       -0.215    14.909    main/regfile/M_score_q_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_state_dff_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 2.604ns (32.560%)  route 5.394ns (67.440%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.539     5.123    player_move_right/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  player_move_right/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  player_move_right/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.816     6.457    player_move_right/M_ctr_q_reg[19]
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.581 r  player_move_right/M_last_q_i_5/O
                         net (fo=1, routed)           0.433     7.014    player_move_right/M_last_q_i_5_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.138 r  player_move_right/M_last_q_i_3/O
                         net (fo=1, routed)           0.483     7.622    player_move_right/M_last_q_i_3_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.746 f  player_move_right/M_last_q_i_1/O
                         net (fo=3, routed)           0.719     8.465    button_right_edge/M_player_move_right_out
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.118     8.583 r  button_right_edge/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.870     9.453    main/alu/math/__5_carry__0_i_8
    SLICE_X63Y79         LUT4 (Prop_lut4_I2_O)        0.320     9.773 r  main/alu/math/__5_carry_i_11/O
                         net (fo=6, routed)           0.498    10.271    main/regfile/__5_carry__0_i_1_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.326    10.597 r  main/regfile/__5_carry_i_2/O
                         net (fo=3, routed)           0.654    11.251    main/alu/math/M_alu_a[3]
    SLICE_X65Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.636 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    11.636    main/alu/math/__5_carry_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.875 r  main/alu/math/__5_carry__0/O[2]
                         net (fo=1, routed)           0.524    12.400    main/alu/math/p_1_in[6]
    SLICE_X64Y81         LUT4 (Prop_lut4_I0_O)        0.326    12.726 r  main/alu/math/M_player_pos_q[6]_i_1/O
                         net (fo=5, routed)           0.395    13.121    main/regfile/M_score_q_reg[7]_4[6]
    SLICE_X62Y80         FDRE                                         r  main/regfile/M_state_dff_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.498    14.902    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  main/regfile/M_state_dff_q_reg[6]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X62Y80         FDRE (Setup_fdre_C_D)       -0.265    14.860    main/regfile/M_state_dff_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -13.121    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_collision_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 2.676ns (32.645%)  route 5.521ns (67.355%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.539     5.123    player_move_right/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  player_move_right/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  player_move_right/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.816     6.457    player_move_right/M_ctr_q_reg[19]
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.581 r  player_move_right/M_last_q_i_5/O
                         net (fo=1, routed)           0.433     7.014    player_move_right/M_last_q_i_5_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.138 r  player_move_right/M_last_q_i_3/O
                         net (fo=1, routed)           0.483     7.622    player_move_right/M_last_q_i_3_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.746 f  player_move_right/M_last_q_i_1/O
                         net (fo=3, routed)           0.719     8.465    button_right_edge/M_player_move_right_out
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.118     8.583 r  button_right_edge/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.870     9.453    main/alu/math/__5_carry__0_i_8
    SLICE_X63Y79         LUT4 (Prop_lut4_I2_O)        0.320     9.773 r  main/alu/math/__5_carry_i_11/O
                         net (fo=6, routed)           0.498    10.271    main/regfile/__5_carry__0_i_1_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.326    10.597 r  main/regfile/__5_carry_i_2/O
                         net (fo=3, routed)           0.654    11.251    main/alu/math/M_alu_a[3]
    SLICE_X65Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.636 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    11.636    main/alu/math/__5_carry_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.970 r  main/alu/math/__5_carry__0/O[1]
                         net (fo=1, routed)           0.551    12.521    main/alu/math/p_1_in[5]
    SLICE_X65Y79         LUT4 (Prop_lut4_I0_O)        0.303    12.824 r  main/alu/math/M_player_pos_q[5]_i_1/O
                         net (fo=5, routed)           0.496    13.320    main/regfile/M_score_q_reg[7]_4[5]
    SLICE_X65Y82         FDRE                                         r  main/regfile/M_collision_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.501    14.905    main/regfile/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  main/regfile/M_collision_q_reg[5]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X65Y82         FDRE (Setup_fdre_C_D)       -0.067    15.061    main/regfile/M_collision_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -13.320    
  -------------------------------------------------------------------
                         slack                                  1.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.553     1.497    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X57Y75         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.128     1.625 r  display/led_matrix/writer/M_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.069     1.694    display/led_matrix/writer/M_ctr_q[1]
    SLICE_X57Y75         LUT6 (Prop_lut6_I0_O)        0.099     1.793 r  display/led_matrix/writer/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.793    display/led_matrix/writer/M_ctr_q[4]_i_1_n_0
    SLICE_X57Y75         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.818     2.008    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X57Y75         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[4]/C
                         clock pessimism             -0.512     1.497    
    SLICE_X57Y75         FDRE (Hold_fdre_C_D)         0.092     1.589    display/led_matrix/writer/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.212ns (56.671%)  route 0.162ns (43.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.556     1.500    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X56Y78         FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  display/led_matrix/writer/M_bit_ctr_q_reg[2]/Q
                         net (fo=9, routed)           0.162     1.826    display/led_matrix/writer/M_bit_ctr_q[2]
    SLICE_X55Y78         LUT5 (Prop_lut5_I0_O)        0.048     1.874 r  display/led_matrix/writer/M_bit_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.874    display/led_matrix/writer/M_bit_ctr_q[4]_i_2_n_0
    SLICE_X55Y78         FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.822     2.012    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X55Y78         FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X55Y78         FDRE (Hold_fdre_C_D)         0.107     1.640    display/led_matrix/writer/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 player_move_right/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_move_right/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.579     1.523    player_move_right/sync/clk_IBUF_BUFG
    SLICE_X58Y75         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  player_move_right/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.172     1.836    player_move_right/sync/M_pipe_d[1]
    SLICE_X58Y75         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.845     2.035    player_move_right/sync/clk_IBUF_BUFG
    SLICE_X58Y75         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.523    
    SLICE_X58Y75         FDRE (Hold_fdre_C_D)         0.070     1.593    player_move_right/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.914%)  route 0.194ns (51.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.553     1.497    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X57Y75         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display/led_matrix/writer/M_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.194     1.832    display/led_matrix/writer/M_ctr_q[0]
    SLICE_X56Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.877 r  display/led_matrix/writer/M_ctr_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.877    display/led_matrix/writer/M_ctr_q[6]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.819     2.009    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X56Y76         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[6]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.121     1.632    display/led_matrix/writer/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_bit_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.321%)  route 0.162ns (43.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.556     1.500    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X56Y78         FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  display/led_matrix/writer/M_bit_ctr_q_reg[2]/Q
                         net (fo=9, routed)           0.162     1.826    display/led_matrix/writer/M_bit_ctr_q[2]
    SLICE_X55Y78         LUT5 (Prop_lut5_I0_O)        0.045     1.871 r  display/led_matrix/writer/M_bit_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.871    display/led_matrix/writer/M_bit_ctr_q[3]_i_1_n_0
    SLICE_X55Y78         FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.822     2.012    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X55Y78         FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[3]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X55Y78         FDRE (Hold_fdre_C_D)         0.091     1.624    display/led_matrix/writer/M_bit_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 player_move/M_player_position_dff_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_move/M_player_position_dff_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.582     1.526    player_move/clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  player_move/M_player_position_dff_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  player_move/M_player_position_dff_q_reg[7]/Q
                         net (fo=1, routed)           0.163     1.853    player_move/data1
    SLICE_X60Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.898 r  player_move/M_player_position_dff_q[7]_i_2/O
                         net (fo=2, routed)           0.000     1.898    player_move/M_player_move_res[7]
    SLICE_X60Y78         FDRE                                         r  player_move/M_player_position_dff_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.850     2.039    player_move/clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  player_move/M_player_position_dff_q_reg[7]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.120     1.646    player_move/M_player_position_dff_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_state_q_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.554     1.498    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X54Y78         FDSE                                         r  display/led_matrix/writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDSE (Prop_fdse_C_Q)         0.164     1.662 r  display/led_matrix/writer/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.175     1.837    display/led_matrix/writer/M_state_d
    SLICE_X54Y78         LUT5 (Prop_lut5_I4_O)        0.045     1.882 r  display/led_matrix/writer/M_state_q_inv_i_1/O
                         net (fo=1, routed)           0.000     1.882    display/led_matrix/writer/M_state_q_inv_i_1_n_0
    SLICE_X54Y78         FDSE                                         r  display/led_matrix/writer/M_state_q_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.822     2.012    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X54Y78         FDSE                                         r  display/led_matrix/writer/M_state_q_reg_inv/C
                         clock pessimism             -0.515     1.498    
    SLICE_X54Y78         FDSE (Hold_fdse_C_D)         0.120     1.618    display/led_matrix/writer/M_state_q_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 player_move_right/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_move_right/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.554     1.498    player_move_right/clk_IBUF_BUFG
    SLICE_X56Y73         FDRE                                         r  player_move_right/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  player_move_right/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.788    player_move_right/M_ctr_q_reg[10]
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.898 r  player_move_right/M_ctr_q_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.898    player_move_right/M_ctr_q_reg[8]_i_1__1_n_5
    SLICE_X56Y73         FDRE                                         r  player_move_right/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.819     2.009    player_move_right/clk_IBUF_BUFG
    SLICE_X56Y73         FDRE                                         r  player_move_right/M_ctr_q_reg[10]/C
                         clock pessimism             -0.512     1.498    
    SLICE_X56Y73         FDRE (Hold_fdre_C_D)         0.134     1.632    player_move_right/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 player_reset/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_reset/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.582     1.526    player_reset/clk_IBUF_BUFG
    SLICE_X60Y71         FDRE                                         r  player_reset/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  player_reset/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.816    player_reset/M_ctr_q_reg[10]
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.926 r  player_reset/M_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.926    player_reset/M_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X60Y71         FDRE                                         r  player_reset/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.850     2.039    player_reset/clk_IBUF_BUFG
    SLICE_X60Y71         FDRE                                         r  player_reset/M_ctr_q_reg[10]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X60Y71         FDRE (Hold_fdre_C_D)         0.134     1.660    player_reset/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 player_move_right/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_move_right/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.556     1.500    player_move_right/clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  player_move_right/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  player_move_right/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.790    player_move_right/M_ctr_q_reg[2]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  player_move_right/M_ctr_q_reg[0]_i_3__0/O[2]
                         net (fo=1, routed)           0.000     1.900    player_move_right/M_ctr_q_reg[0]_i_3__0_n_5
    SLICE_X56Y71         FDRE                                         r  player_move_right/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.822     2.012    player_move_right/clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  player_move_right/M_ctr_q_reg[2]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X56Y71         FDRE (Hold_fdre_C_D)         0.134     1.634    player_move_right/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y77   button_reset_edge/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y75   button_right_edge/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y78   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y78   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y78   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y78   display/led_matrix/writer/M_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y78   display/led_matrix/writer/M_bit_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y75   display/led_matrix/writer/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y75   display/led_matrix/writer/M_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y77   button_reset_edge/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y77   button_reset_edge/M_last_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y75   button_right_edge/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y75   button_right_edge/M_last_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y78   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y78   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y78   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y78   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y78   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y78   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y77   button_reset_edge/M_last_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y77   button_reset_edge/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y75   button_right_edge/M_last_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y75   button_right_edge/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y78   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y78   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y78   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y78   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y78   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y78   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.411ns  (logic 4.987ns (47.898%)  route 5.424ns (52.102%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=1, routed)           5.424     6.898    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    10.411 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.411    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.373ns  (logic 5.077ns (48.943%)  route 5.296ns (51.057%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         1.525     1.525 r  io_dip_IBUF[7]_inst/O
                         net (fo=1, routed)           5.296     6.821    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         3.552    10.373 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.373    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.265ns  (logic 4.976ns (48.481%)  route 5.288ns (51.519%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=1, routed)           5.288     6.759    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.505    10.265 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.265    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.219ns  (logic 5.044ns (49.361%)  route 5.175ns (50.639%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  io_dip_IBUF[6]_inst/O
                         net (fo=1, routed)           5.175     6.694    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         3.525    10.219 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.219    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.084ns  (logic 5.030ns (49.876%)  route 5.055ns (50.124%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  io_dip_IBUF[4]_inst/O
                         net (fo=1, routed)           5.055     6.523    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.562    10.084 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.084    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.078ns  (logic 5.023ns (49.843%)  route 5.055ns (50.157%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[2]_inst/O
                         net (fo=1, routed)           5.055     6.540    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    10.078 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.078    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.867ns  (logic 4.999ns (50.666%)  route 4.868ns (49.334%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  io_dip_IBUF[5]_inst/O
                         net (fo=1, routed)           4.868     6.330    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         3.537     9.867 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.867    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.130ns  (logic 5.002ns (54.780%)  route 4.129ns (45.220%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[3]_inst/O
                         net (fo=1, routed)           4.129     5.615    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.515     9.130 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.130    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.934ns  (logic 1.470ns (50.113%)  route 1.464ns (49.887%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=1, routed)           1.464     1.718    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     2.934 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.934    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.340ns  (logic 1.468ns (43.956%)  route 1.872ns (56.044%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=1, routed)           1.872     2.102    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         1.238     3.340 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.340    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.458ns  (logic 1.492ns (43.145%)  route 1.966ns (56.855%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=1, routed)           1.966     2.219    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.458 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.458    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.464ns  (logic 1.498ns (43.252%)  route 1.966ns (56.748%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=1, routed)           1.966     2.202    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     3.464 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.464    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.526ns  (logic 1.445ns (40.997%)  route 2.080ns (59.003%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  io_dip_IBUF[1]_inst/O
                         net (fo=1, routed)           2.080     2.319    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     3.526 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.526    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.550ns  (logic 1.513ns (42.616%)  route 2.037ns (57.384%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  io_dip_IBUF[6]_inst/O
                         net (fo=1, routed)           2.037     2.323    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         1.226     3.550 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.550    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.624ns  (logic 1.456ns (40.167%)  route 2.168ns (59.833%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_dip_IBUF[0]_inst/O
                         net (fo=1, routed)           2.168     2.410    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.624 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.624    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.635ns  (logic 1.545ns (42.500%)  route 2.090ns (57.500%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 r  io_dip_IBUF[7]_inst/O
                         net (fo=1, routed)           2.090     2.382    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         1.253     3.635 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.635    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.526ns  (logic 8.360ns (32.751%)  route 17.166ns (67.249%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT4=4 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.612     5.196    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.478     5.674 r  main/regfile/M_score_q_reg[7]/Q
                         net (fo=21, routed)          1.482     7.156    main/regfile/M_score_q_reg[7]_0[7]
    SLICE_X65Y75         LUT6 (Prop_lut6_I3_O)        0.301     7.457 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.687     8.145    b_to_d/DI[0]
    SLICE_X64Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.665 r  b_to_d/remainder0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.665    b_to_d/remainder0_inferred__0/i___0_carry_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.884 f  b_to_d/remainder0_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.637     9.520    main/regfile/io_seg_OBUF[6]_inst_i_18_0[0]
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.295     9.815 r  main/regfile/i__carry__0_i_10/O
                         net (fo=5, routed)           1.167    10.982    main/regfile/i__carry__0_i_10_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.152    11.134 f  main/regfile/i__carry_i_11/O
                         net (fo=18, routed)          1.469    12.603    main/regfile/i__carry_i_11_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.332    12.935 r  main/regfile/io_seg_OBUF[6]_inst_i_9/O
                         net (fo=2, routed)           0.686    13.622    main/regfile/io_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X62Y76         LUT2 (Prop_lut2_I1_O)        0.152    13.774 f  main/regfile/i__carry__0_i_12/O
                         net (fo=3, routed)           0.635    14.408    main/regfile/i__carry__0_i_12_n_0
    SLICE_X60Y77         LUT5 (Prop_lut5_I1_O)        0.326    14.734 r  main/regfile/i__carry_i_16/O
                         net (fo=3, routed)           0.970    15.704    main/regfile/i__carry_i_16_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.828 r  main/regfile/i__carry_i_6/O
                         net (fo=1, routed)           0.000    15.828    b_to_d/io_seg_OBUF[6]_inst_i_4_0[1]
    SLICE_X65Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.378 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.378    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.492    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.649 f  b_to_d/remainder0_inferred__1/i__carry__1/CO[1]
                         net (fo=1, routed)           0.800    17.449    b_to_d/remainder0_inferred__1/i__carry__1_n_2
    SLICE_X65Y79         LUT4 (Prop_lut4_I0_O)        0.329    17.778 r  b_to_d/io_seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.306    18.084    b_to_d/io_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I3_O)        0.124    18.208 r  b_to_d/io_seg_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           0.984    19.193    main/regfile/io_seg_OBUF[6]_inst_i_5_1
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.124    19.317 f  main/regfile/io_seg_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.819    20.136    main/regfile/io_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I3_O)        0.124    20.260 r  main/regfile/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.048    21.308    main/regfile/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X59Y69         LUT4 (Prop_lut4_I2_O)        0.152    21.460 r  main/regfile/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.474    26.935    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.787    30.722 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    30.722    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.341ns  (logic 8.339ns (32.907%)  route 17.002ns (67.093%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT4=4 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.612     5.196    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.478     5.674 r  main/regfile/M_score_q_reg[7]/Q
                         net (fo=21, routed)          1.482     7.156    main/regfile/M_score_q_reg[7]_0[7]
    SLICE_X65Y75         LUT6 (Prop_lut6_I3_O)        0.301     7.457 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.687     8.145    b_to_d/DI[0]
    SLICE_X64Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.665 r  b_to_d/remainder0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.665    b_to_d/remainder0_inferred__0/i___0_carry_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.884 f  b_to_d/remainder0_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.637     9.520    main/regfile/io_seg_OBUF[6]_inst_i_18_0[0]
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.295     9.815 r  main/regfile/i__carry__0_i_10/O
                         net (fo=5, routed)           1.167    10.982    main/regfile/i__carry__0_i_10_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.152    11.134 f  main/regfile/i__carry_i_11/O
                         net (fo=18, routed)          1.469    12.603    main/regfile/i__carry_i_11_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.332    12.935 r  main/regfile/io_seg_OBUF[6]_inst_i_9/O
                         net (fo=2, routed)           0.686    13.622    main/regfile/io_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X62Y76         LUT2 (Prop_lut2_I1_O)        0.152    13.774 f  main/regfile/i__carry__0_i_12/O
                         net (fo=3, routed)           0.635    14.408    main/regfile/i__carry__0_i_12_n_0
    SLICE_X60Y77         LUT5 (Prop_lut5_I1_O)        0.326    14.734 r  main/regfile/i__carry_i_16/O
                         net (fo=3, routed)           0.970    15.704    main/regfile/i__carry_i_16_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.828 r  main/regfile/i__carry_i_6/O
                         net (fo=1, routed)           0.000    15.828    b_to_d/io_seg_OBUF[6]_inst_i_4_0[1]
    SLICE_X65Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.378 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.378    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.492    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.649 f  b_to_d/remainder0_inferred__1/i__carry__1/CO[1]
                         net (fo=1, routed)           0.800    17.449    b_to_d/remainder0_inferred__1/i__carry__1_n_2
    SLICE_X65Y79         LUT4 (Prop_lut4_I0_O)        0.329    17.778 r  b_to_d/io_seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.306    18.084    b_to_d/io_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I3_O)        0.124    18.208 r  b_to_d/io_seg_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           0.984    19.193    main/regfile/io_seg_OBUF[6]_inst_i_5_1
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.124    19.317 f  main/regfile/io_seg_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.819    20.136    main/regfile/io_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I3_O)        0.124    20.260 r  main/regfile/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.049    21.309    main/regfile/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X59Y69         LUT4 (Prop_lut4_I2_O)        0.152    21.461 r  main/regfile/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.310    26.771    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.766    30.537 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    30.537    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.278ns  (logic 8.349ns (33.028%)  route 16.929ns (66.972%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT4=4 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.612     5.196    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.478     5.674 r  main/regfile/M_score_q_reg[7]/Q
                         net (fo=21, routed)          1.482     7.156    main/regfile/M_score_q_reg[7]_0[7]
    SLICE_X65Y75         LUT6 (Prop_lut6_I3_O)        0.301     7.457 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.687     8.145    b_to_d/DI[0]
    SLICE_X64Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.665 r  b_to_d/remainder0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.665    b_to_d/remainder0_inferred__0/i___0_carry_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.884 f  b_to_d/remainder0_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.637     9.520    main/regfile/io_seg_OBUF[6]_inst_i_18_0[0]
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.295     9.815 r  main/regfile/i__carry__0_i_10/O
                         net (fo=5, routed)           1.167    10.982    main/regfile/i__carry__0_i_10_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.152    11.134 f  main/regfile/i__carry_i_11/O
                         net (fo=18, routed)          1.469    12.603    main/regfile/i__carry_i_11_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.332    12.935 r  main/regfile/io_seg_OBUF[6]_inst_i_9/O
                         net (fo=2, routed)           0.686    13.622    main/regfile/io_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X62Y76         LUT2 (Prop_lut2_I1_O)        0.152    13.774 f  main/regfile/i__carry__0_i_12/O
                         net (fo=3, routed)           0.635    14.408    main/regfile/i__carry__0_i_12_n_0
    SLICE_X60Y77         LUT5 (Prop_lut5_I1_O)        0.326    14.734 r  main/regfile/i__carry_i_16/O
                         net (fo=3, routed)           0.970    15.704    main/regfile/i__carry_i_16_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.828 r  main/regfile/i__carry_i_6/O
                         net (fo=1, routed)           0.000    15.828    b_to_d/io_seg_OBUF[6]_inst_i_4_0[1]
    SLICE_X65Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.378 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.378    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.492    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.649 r  b_to_d/remainder0_inferred__1/i__carry__1/CO[1]
                         net (fo=1, routed)           0.800    17.449    b_to_d/remainder0_inferred__1/i__carry__1_n_2
    SLICE_X65Y79         LUT4 (Prop_lut4_I0_O)        0.329    17.778 f  b_to_d/io_seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.306    18.084    b_to_d/io_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I3_O)        0.124    18.208 f  b_to_d/io_seg_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           0.984    19.193    main/regfile/io_seg_OBUF[6]_inst_i_5_1
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.124    19.317 r  main/regfile/io_seg_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.819    20.136    main/regfile/io_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I3_O)        0.124    20.260 f  main/regfile/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.049    21.309    main/regfile/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X59Y69         LUT4 (Prop_lut4_I1_O)        0.154    21.463 r  main/regfile/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.237    26.700    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.774    30.474 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    30.474    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.160ns  (logic 8.124ns (32.287%)  route 17.037ns (67.713%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT4=4 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.612     5.196    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.478     5.674 r  main/regfile/M_score_q_reg[7]/Q
                         net (fo=21, routed)          1.482     7.156    main/regfile/M_score_q_reg[7]_0[7]
    SLICE_X65Y75         LUT6 (Prop_lut6_I3_O)        0.301     7.457 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.687     8.145    b_to_d/DI[0]
    SLICE_X64Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.665 r  b_to_d/remainder0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.665    b_to_d/remainder0_inferred__0/i___0_carry_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.884 f  b_to_d/remainder0_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.637     9.520    main/regfile/io_seg_OBUF[6]_inst_i_18_0[0]
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.295     9.815 r  main/regfile/i__carry__0_i_10/O
                         net (fo=5, routed)           1.167    10.982    main/regfile/i__carry__0_i_10_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.152    11.134 f  main/regfile/i__carry_i_11/O
                         net (fo=18, routed)          1.469    12.603    main/regfile/i__carry_i_11_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.332    12.935 r  main/regfile/io_seg_OBUF[6]_inst_i_9/O
                         net (fo=2, routed)           0.686    13.622    main/regfile/io_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X62Y76         LUT2 (Prop_lut2_I1_O)        0.152    13.774 f  main/regfile/i__carry__0_i_12/O
                         net (fo=3, routed)           0.635    14.408    main/regfile/i__carry__0_i_12_n_0
    SLICE_X60Y77         LUT5 (Prop_lut5_I1_O)        0.326    14.734 r  main/regfile/i__carry_i_16/O
                         net (fo=3, routed)           0.970    15.704    main/regfile/i__carry_i_16_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.828 r  main/regfile/i__carry_i_6/O
                         net (fo=1, routed)           0.000    15.828    b_to_d/io_seg_OBUF[6]_inst_i_4_0[1]
    SLICE_X65Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.378 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.378    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.492    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.649 r  b_to_d/remainder0_inferred__1/i__carry__1/CO[1]
                         net (fo=1, routed)           0.800    17.449    b_to_d/remainder0_inferred__1/i__carry__1_n_2
    SLICE_X65Y79         LUT4 (Prop_lut4_I0_O)        0.329    17.778 f  b_to_d/io_seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.306    18.084    b_to_d/io_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I3_O)        0.124    18.208 f  b_to_d/io_seg_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           0.984    19.193    main/regfile/io_seg_OBUF[6]_inst_i_5_1
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.124    19.317 r  main/regfile/io_seg_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.819    20.136    main/regfile/io_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I3_O)        0.124    20.260 f  main/regfile/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.049    21.309    main/regfile/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X59Y69         LUT4 (Prop_lut4_I3_O)        0.124    21.433 r  main/regfile/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.344    26.778    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    30.356 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    30.356    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.083ns  (logic 8.113ns (32.343%)  route 16.971ns (67.657%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT4=4 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.612     5.196    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.478     5.674 r  main/regfile/M_score_q_reg[7]/Q
                         net (fo=21, routed)          1.482     7.156    main/regfile/M_score_q_reg[7]_0[7]
    SLICE_X65Y75         LUT6 (Prop_lut6_I3_O)        0.301     7.457 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.687     8.145    b_to_d/DI[0]
    SLICE_X64Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.665 r  b_to_d/remainder0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.665    b_to_d/remainder0_inferred__0/i___0_carry_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.884 f  b_to_d/remainder0_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.637     9.520    main/regfile/io_seg_OBUF[6]_inst_i_18_0[0]
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.295     9.815 r  main/regfile/i__carry__0_i_10/O
                         net (fo=5, routed)           1.167    10.982    main/regfile/i__carry__0_i_10_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.152    11.134 f  main/regfile/i__carry_i_11/O
                         net (fo=18, routed)          1.469    12.603    main/regfile/i__carry_i_11_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.332    12.935 r  main/regfile/io_seg_OBUF[6]_inst_i_9/O
                         net (fo=2, routed)           0.686    13.622    main/regfile/io_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X62Y76         LUT2 (Prop_lut2_I1_O)        0.152    13.774 f  main/regfile/i__carry__0_i_12/O
                         net (fo=3, routed)           0.635    14.408    main/regfile/i__carry__0_i_12_n_0
    SLICE_X60Y77         LUT5 (Prop_lut5_I1_O)        0.326    14.734 r  main/regfile/i__carry_i_16/O
                         net (fo=3, routed)           0.970    15.704    main/regfile/i__carry_i_16_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.828 r  main/regfile/i__carry_i_6/O
                         net (fo=1, routed)           0.000    15.828    b_to_d/io_seg_OBUF[6]_inst_i_4_0[1]
    SLICE_X65Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.378 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.378    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.492    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.649 f  b_to_d/remainder0_inferred__1/i__carry__1/CO[1]
                         net (fo=1, routed)           0.800    17.449    b_to_d/remainder0_inferred__1/i__carry__1_n_2
    SLICE_X65Y79         LUT4 (Prop_lut4_I0_O)        0.329    17.778 r  b_to_d/io_seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.306    18.084    b_to_d/io_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I3_O)        0.124    18.208 r  b_to_d/io_seg_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           0.984    19.193    main/regfile/io_seg_OBUF[6]_inst_i_5_1
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.124    19.317 f  main/regfile/io_seg_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.819    20.136    main/regfile/io_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I3_O)        0.124    20.260 r  main/regfile/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.049    21.309    main/regfile/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X59Y69         LUT4 (Prop_lut4_I2_O)        0.124    21.433 r  main/regfile/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.278    26.712    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    30.279 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    30.279    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.070ns  (logic 8.113ns (32.362%)  route 16.957ns (67.638%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT4=4 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.612     5.196    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.478     5.674 r  main/regfile/M_score_q_reg[7]/Q
                         net (fo=21, routed)          1.482     7.156    main/regfile/M_score_q_reg[7]_0[7]
    SLICE_X65Y75         LUT6 (Prop_lut6_I3_O)        0.301     7.457 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.687     8.145    b_to_d/DI[0]
    SLICE_X64Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.665 r  b_to_d/remainder0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.665    b_to_d/remainder0_inferred__0/i___0_carry_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.884 f  b_to_d/remainder0_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.637     9.520    main/regfile/io_seg_OBUF[6]_inst_i_18_0[0]
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.295     9.815 r  main/regfile/i__carry__0_i_10/O
                         net (fo=5, routed)           1.167    10.982    main/regfile/i__carry__0_i_10_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.152    11.134 f  main/regfile/i__carry_i_11/O
                         net (fo=18, routed)          1.469    12.603    main/regfile/i__carry_i_11_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.332    12.935 r  main/regfile/io_seg_OBUF[6]_inst_i_9/O
                         net (fo=2, routed)           0.686    13.622    main/regfile/io_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X62Y76         LUT2 (Prop_lut2_I1_O)        0.152    13.774 f  main/regfile/i__carry__0_i_12/O
                         net (fo=3, routed)           0.635    14.408    main/regfile/i__carry__0_i_12_n_0
    SLICE_X60Y77         LUT5 (Prop_lut5_I1_O)        0.326    14.734 r  main/regfile/i__carry_i_16/O
                         net (fo=3, routed)           0.970    15.704    main/regfile/i__carry_i_16_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.828 r  main/regfile/i__carry_i_6/O
                         net (fo=1, routed)           0.000    15.828    b_to_d/io_seg_OBUF[6]_inst_i_4_0[1]
    SLICE_X65Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.378 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.378    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.492    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.649 f  b_to_d/remainder0_inferred__1/i__carry__1/CO[1]
                         net (fo=1, routed)           0.800    17.449    b_to_d/remainder0_inferred__1/i__carry__1_n_2
    SLICE_X65Y79         LUT4 (Prop_lut4_I0_O)        0.329    17.778 r  b_to_d/io_seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.306    18.084    b_to_d/io_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I3_O)        0.124    18.208 r  b_to_d/io_seg_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           0.984    19.193    main/regfile/io_seg_OBUF[6]_inst_i_5_1
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.124    19.317 f  main/regfile/io_seg_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.819    20.136    main/regfile/io_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I3_O)        0.124    20.260 r  main/regfile/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.048    21.308    main/regfile/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X59Y69         LUT4 (Prop_lut4_I1_O)        0.124    21.432 r  main/regfile/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.265    26.698    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    30.266 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    30.266    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.734ns  (logic 8.114ns (32.803%)  route 16.621ns (67.197%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT4=4 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.612     5.196    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.478     5.674 r  main/regfile/M_score_q_reg[7]/Q
                         net (fo=21, routed)          1.482     7.156    main/regfile/M_score_q_reg[7]_0[7]
    SLICE_X65Y75         LUT6 (Prop_lut6_I3_O)        0.301     7.457 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.687     8.145    b_to_d/DI[0]
    SLICE_X64Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.665 r  b_to_d/remainder0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.665    b_to_d/remainder0_inferred__0/i___0_carry_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.884 f  b_to_d/remainder0_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.637     9.520    main/regfile/io_seg_OBUF[6]_inst_i_18_0[0]
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.295     9.815 r  main/regfile/i__carry__0_i_10/O
                         net (fo=5, routed)           1.167    10.982    main/regfile/i__carry__0_i_10_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.152    11.134 f  main/regfile/i__carry_i_11/O
                         net (fo=18, routed)          1.469    12.603    main/regfile/i__carry_i_11_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.332    12.935 r  main/regfile/io_seg_OBUF[6]_inst_i_9/O
                         net (fo=2, routed)           0.686    13.622    main/regfile/io_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X62Y76         LUT2 (Prop_lut2_I1_O)        0.152    13.774 f  main/regfile/i__carry__0_i_12/O
                         net (fo=3, routed)           0.635    14.408    main/regfile/i__carry__0_i_12_n_0
    SLICE_X60Y77         LUT5 (Prop_lut5_I1_O)        0.326    14.734 r  main/regfile/i__carry_i_16/O
                         net (fo=3, routed)           0.970    15.704    main/regfile/i__carry_i_16_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.828 r  main/regfile/i__carry_i_6/O
                         net (fo=1, routed)           0.000    15.828    b_to_d/io_seg_OBUF[6]_inst_i_4_0[1]
    SLICE_X65Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.378 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.378    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.492    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.649 r  b_to_d/remainder0_inferred__1/i__carry__1/CO[1]
                         net (fo=1, routed)           0.800    17.449    b_to_d/remainder0_inferred__1/i__carry__1_n_2
    SLICE_X65Y79         LUT4 (Prop_lut4_I0_O)        0.329    17.778 f  b_to_d/io_seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.306    18.084    b_to_d/io_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I3_O)        0.124    18.208 f  b_to_d/io_seg_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           0.943    19.151    main/regfile/io_seg_OBUF[6]_inst_i_5_1
    SLICE_X61Y76         LUT5 (Prop_lut5_I1_O)        0.124    19.275 f  main/regfile/io_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.641    19.916    main/regfile/io_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.040 r  main/regfile/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.052    21.093    main/regfile/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X59Y69         LUT4 (Prop_lut4_I1_O)        0.124    21.217 r  main/regfile/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.145    26.362    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    29.930 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    29.930    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_state_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outled
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.269ns  (logic 5.498ns (28.535%)  route 13.770ns (71.465%))
  Logic Levels:           10  (LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.613     5.197    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  main/regfile/M_state_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.715 r  main/regfile/M_state_dff_q_reg[1]/Q
                         net (fo=124, routed)         3.452     9.167    rom/outled_OBUF_inst_i_131[1]
    SLICE_X57Y81         LUT6 (Prop_lut6_I5_O)        0.124     9.291 r  rom/outled_OBUF_inst_i_288/O
                         net (fo=1, routed)           0.000     9.291    rom/outled_OBUF_inst_i_288_n_0
    SLICE_X57Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     9.536 r  rom/outled_OBUF_inst_i_201/O
                         net (fo=1, routed)           0.000     9.536    rom/outled_OBUF_inst_i_201_n_0
    SLICE_X57Y81         MUXF8 (Prop_muxf8_I0_O)      0.104     9.640 r  rom/outled_OBUF_inst_i_144/O
                         net (fo=6, routed)           1.168    10.808    display/led_matrix/writer/M_display_branch_positions[12]
    SLICE_X56Y80         LUT5 (Prop_lut5_I2_O)        0.316    11.124 r  display/led_matrix/writer/outled_OBUF_inst_i_63/O
                         net (fo=2, routed)           0.819    11.943    display/led_matrix/writer/outled_OBUF_inst_i_63_n_0
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.124    12.067 f  display/led_matrix/writer/outled_OBUF_inst_i_38/O
                         net (fo=1, routed)           1.071    13.138    display/led_matrix/writer/outled_OBUF_inst_i_38_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I0_O)        0.124    13.262 f  display/led_matrix/writer/outled_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.707    13.969    display/led_matrix/writer/outled_OBUF_inst_i_21_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I1_O)        0.124    14.093 r  display/led_matrix/writer/outled_OBUF_inst_i_9/O
                         net (fo=1, routed)           1.106    15.198    display/led_matrix/writer/outled_OBUF_inst_i_9_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I2_O)        0.124    15.322 r  display/led_matrix/writer/outled_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.873    16.196    display/led_matrix/writer/outled_OBUF_inst_i_2_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.320 r  display/led_matrix/writer/outled_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.575    20.894    outled_OBUF
    N13                  OBUF (Prop_obuf_I_O)         3.571    24.466 r  outled_OBUF_inst/O
                         net (fo=0)                   0.000    24.466    outled
    N13                                                               r  outled (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.628ns  (logic 4.384ns (41.251%)  route 6.244ns (58.749%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.606     5.190    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y75         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.456     5.646 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=9, routed)           0.767     6.413    seg/ctr/S[0]
    SLICE_X60Y74         LUT2 (Prop_lut2_I0_O)        0.148     6.561 r  seg/ctr/io_sel_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           5.477    12.038    io_sel_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         3.780    15.818 r  io_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.818    io_sel[1]
    R8                                                                r  io_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.213ns  (logic 4.162ns (40.748%)  route 6.052ns (59.252%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.606     5.190    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y75         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.456     5.646 f  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=9, routed)           0.767     6.413    seg/ctr/S[0]
    SLICE_X60Y74         LUT2 (Prop_lut2_I0_O)        0.124     6.537 r  seg/ctr/io_sel_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           5.285    11.822    io_sel_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         3.582    15.403 r  io_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.403    io_sel[0]
    P8                                                                r  io_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.409ns (79.378%)  route 0.366ns (20.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.585     1.529    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  main/regfile/M_player_pos_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  main/regfile/M_player_pos_q_reg[4]/Q
                         net (fo=5, routed)           0.366     2.059    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.304 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.304    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.423ns (78.915%)  route 0.380ns (21.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.585     1.529    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  main/regfile/M_player_pos_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  main/regfile/M_player_pos_q_reg[3]/Q
                         net (fo=5, routed)           0.380     2.073    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.332 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.332    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.383ns (75.494%)  route 0.449ns (24.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.583     1.527    main/regfile/clk_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  main/regfile/M_collision_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  main/regfile/M_collision_q_reg[7]/Q
                         net (fo=1, routed)           0.449     2.117    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.359 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.359    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.834ns  (logic 1.383ns (75.403%)  route 0.451ns (24.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.583     1.527    main/regfile/clk_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  main/regfile/M_collision_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  main/regfile/M_collision_q_reg[6]/Q
                         net (fo=1, routed)           0.451     2.119    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.361 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.361    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.390ns (75.903%)  route 0.441ns (24.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.587     1.531    main/regfile/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  main/regfile/M_collision_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  main/regfile/M_collision_q_reg[5]/Q
                         net (fo=1, routed)           0.441     2.113    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.249     3.362 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.362    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.418ns (76.389%)  route 0.438ns (23.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.585     1.529    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y80         FDSE                                         r  main/regfile/M_player_pos_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDSE (Prop_fdse_C_Q)         0.164     1.693 r  main/regfile/M_player_pos_q_reg[5]/Q
                         net (fo=7, routed)           0.438     2.131    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.385 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.385    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.414ns (75.909%)  route 0.449ns (24.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.585     1.529    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  main/regfile/M_player_pos_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  main/regfile/M_player_pos_q_reg[2]/Q
                         net (fo=5, routed)           0.449     2.142    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.392 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.392    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.391ns (73.421%)  route 0.503ns (26.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.584     1.528    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  main/regfile/M_player_pos_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  main/regfile/M_player_pos_q_reg[1]/Q
                         net (fo=5, routed)           0.503     2.172    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.422 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.422    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.415ns (74.135%)  route 0.494ns (25.865%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.586     1.530    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  main/regfile/M_collision_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  main/regfile/M_collision_q_reg[4]/Q
                         net (fo=1, routed)           0.494     2.187    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     3.438 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.438    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.414ns (73.843%)  route 0.501ns (26.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.586     1.530    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  main/regfile/M_collision_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  main/regfile/M_collision_q_reg[3]/Q
                         net (fo=1, routed)           0.501     2.195    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.445 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.445    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.014ns  (logic 1.630ns (23.245%)  route 5.383ns (76.755%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           4.659     6.165    reset/io_button_IBUF[0]
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.289 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.724     7.014    reset_cond/SS[0]
    SLICE_X60Y74         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.491     4.895    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y74         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.014ns  (logic 1.630ns (23.245%)  route 5.383ns (76.755%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           4.659     6.165    reset/io_button_IBUF[0]
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.289 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.724     7.014    reset_cond/SS[0]
    SLICE_X60Y74         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.491     4.895    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y74         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.014ns  (logic 1.630ns (23.245%)  route 5.383ns (76.755%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           4.659     6.165    reset/io_button_IBUF[0]
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.289 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.724     7.014    reset_cond/SS[0]
    SLICE_X60Y74         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.491     4.895    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y74         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.014ns  (logic 1.630ns (23.245%)  route 5.383ns (76.755%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           4.659     6.165    reset/io_button_IBUF[0]
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.289 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.724     7.014    reset_cond/SS[0]
    SLICE_X60Y74         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.491     4.895    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y74         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.864ns  (logic 1.506ns (25.685%)  route 4.358ns (74.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           4.358     5.864    reset/io_button_IBUF[0]
    SLICE_X60Y68         FDRE                                         r  reset/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.498     4.902    reset/clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  reset/M_last_q_reg/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            player_move_right/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.964ns  (logic 1.489ns (50.231%)  route 1.475ns (49.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.475     2.964    player_move_right/sync/D[0]
    SLICE_X58Y75         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.491     4.895    player_move_right/sync/clk_IBUF_BUFG
    SLICE_X58Y75         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            player_move_right/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.257ns (30.558%)  route 0.583ns (69.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.583     0.840    player_move_right/sync/D[0]
    SLICE_X58Y75         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.845     2.035    player_move_right/sync/clk_IBUF_BUFG
    SLICE_X58Y75         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.276ns  (logic 0.274ns (12.033%)  route 2.002ns (87.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           2.002     2.276    reset/io_button_IBUF[0]
    SLICE_X60Y68         FDRE                                         r  reset/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.853     2.042    reset/clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  reset/M_last_q_reg/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.690ns  (logic 0.319ns (11.853%)  route 2.371ns (88.147%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           2.115     2.389    reset/io_button_IBUF[0]
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.045     2.434 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.256     2.690    reset_cond/SS[0]
    SLICE_X60Y74         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.845     2.035    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y74         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.690ns  (logic 0.319ns (11.853%)  route 2.371ns (88.147%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           2.115     2.389    reset/io_button_IBUF[0]
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.045     2.434 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.256     2.690    reset_cond/SS[0]
    SLICE_X60Y74         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.845     2.035    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y74         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.690ns  (logic 0.319ns (11.853%)  route 2.371ns (88.147%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           2.115     2.389    reset/io_button_IBUF[0]
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.045     2.434 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.256     2.690    reset_cond/SS[0]
    SLICE_X60Y74         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.845     2.035    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y74         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.690ns  (logic 0.319ns (11.853%)  route 2.371ns (88.147%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           2.115     2.389    reset/io_button_IBUF[0]
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.045     2.434 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.256     2.690    reset_cond/SS[0]
    SLICE_X60Y74         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.845     2.035    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y74         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





