

================================================================
== Vitis HLS Report for 'bubble_sort_Pipeline_VITIS_LOOP_61_1'
================================================================
* Date:           Mon Feb 24 14:44:02 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prac
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.462 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max   | min | max |                      Type                     |
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |        3|       41|  30.000 ns|  0.410 us|    2|   40|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_61_1  |        1|       39|         2|          2|          1|  0 ~ 19|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     65|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     59|    -|
|Register         |        -|   -|     16|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     16|    124|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln62_fu_93_p2    |         +|   0|  0|  13|           5|           1|
    |icmp_ln61_fu_87_p2   |      icmp|   0|  0|  13|           5|           5|
    |icmp_ln62_fu_109_p2  |      icmp|   0|  0|  39|          32|          32|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  65|          42|          38|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  14|          3|    1|          3|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_phi_mux_merge_phi_fu_71_p4  |   9|          2|    1|          2|
    |ap_return                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1           |   9|          2|    5|         10|
    |i_fu_38                        |   9|          2|    5|         10|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  59|         13|   14|         29|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |add_ln62_reg_130   |  5|   0|    5|          0|
    |ap_CS_fsm          |  2|   0|    2|          0|
    |ap_done_reg        |  1|   0|    1|          0|
    |ap_return_preg     |  1|   0|    1|          0|
    |i_fu_38            |  5|   0|    5|          0|
    |icmp_ln61_reg_126  |  1|   0|    1|          0|
    |merge_reg_67       |  1|   0|    1|          0|
    +-------------------+---+----+-----+-----------+
    |Total              | 16|   0|   16|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_return   |  out|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_61_1|  return value|
|M_address0  |  out|    5|   ap_memory|                                     M|         array|
|M_ce0       |  out|    1|   ap_memory|                                     M|         array|
|M_q0        |   in|   32|   ap_memory|                                     M|         array|
|M_address1  |  out|    5|   ap_memory|                                     M|         array|
|M_ce1       |  out|    1|   ap_memory|                                     M|         array|
|M_q1        |   in|   32|   ap_memory|                                     M|         array|
+------------+-----+-----+------------+--------------------------------------+--------------+

