#!/usr/bin/python3

import json
import os
import shutil
import subprocess as sp
import sys
import re

from readparamgen import args, check_search_done, designName, Tmin, Tmax, Tstep
from simulation import generate_runs

# TODO: Find a better way to import modules from parent directory
sys.path.append(os.path.join(os.path.dirname(__file__), '..', '..'))
from common.verilog_generation import generate_verilog, COMMON_PLATFORMS_PREFIX_MAP

genDir = os.path.join(os.path.dirname(os.path.relpath(__file__)), "../")
srcDir = genDir + "src/"
flowDir = genDir + "flow/"
designDir = genDir + "designs/src/tempsense/"
simDir = genDir + "simulations/"
commonDir = genDir + "../../common/"
platformDir = genDir + "../../common/platforms/" + args.platform + "/"
objDir = flowDir + "objects/" + args.platform + "/tempsense/"

# ------------------------------------------------------------------------------
# Clean the workspace
# ------------------------------------------------------------------------------

print("#----------------------------------------------------------------------", flush=True)
print("# Cleaning the workspace...", flush=True)
print("#----------------------------------------------------------------------", flush=True)

if args.clean:
    cmd = ["make", "clean_all"]
    p = sp.Popen(cmd, cwd=genDir)
    p.wait()
    if p.returncode != 0:
        print("[ERROR]: Command '" + ' '.join(cmd) + "' exited with non-zero return code: " + str(p.returncode))
        sys.exit(p.returncode)

p = sp.Popen(["git", "checkout", platformDir + "cdl/sky130_fd_sc_hd.spice"])
p.wait()

print("Loading platform_config file...")
print()
try:
    with open(genDir + "../../common/platform_config.json") as file:
        jsonConfig = json.load(file)
except ValueError as e:
    print("Error occurred opening or loading json file.")
    print >> sys.stderr, "Exception: %s" % str(e)
    sys.exit(1)

print("PDK_ROOT value: {}".format(os.getenv("PDK_ROOT")))


pdk = None
if os.getenv("PDK_ROOT") is not None:
    pdk = os.path.join(os.environ["PDK_ROOT"], "sky130A")
else:
    open_pdks_key = "open_pdks"
    pdk = jsonConfig[open_pdks_key]

if not os.path.isdir(os.path.join(pdk, "libs.ref")):
    print("Cannot find libs.ref folder from open_pdks in " + pdk)
    sys.exit(1)
elif not os.path.isdir(os.path.join(pdk, "libs.tech")):
    print("Cannot find libs.tech folder from open_pdks in " + pdk)
    sys.exit(1)
else:
    sky130A_path = commonDir + "drc-lvs-check/sky130A/"
    if not os.path.isdir(sky130A_path):
        os.mkdir(sky130A_path)
    try:
    	p = sp.Popen(
            [
                "sed -i 's/set PDKPATH \".*/set PDKPATH $env(PDK_ROOT)\/sky130A/' $PDK_ROOT/sky130A/libs.tech/magic/sky130A.magicrc"
            ],
            shell=True,
        ).wait()
    except:
        pass
    shutil.copy2(os.path.join(pdk, "libs.tech/magic/sky130A.magicrc"), sky130A_path)
    shutil.copy2(os.path.join(pdk, "libs.tech/netgen/sky130A_setup.tcl"), sky130A_path)


temp, power, error, ninv, nhead, hist = check_search_done()

print("Error : ", error)
print("Inv : ", ninv)
print("Header : ", nhead)
print("History : ", hist)
print("INV:{0}\nHEADER:{1}\n".format(ninv, nhead))

if args.ninv:
    print("target number of inverters: " + args.ninv)
    ninv = int(args.ninv)

if args.nhead:
    print("target number of headers: " + args.nhead)
    nhead = int(args.nhead)


print("#----------------------------------------------------------------------")
print("# Verilog Generation")
print("#----------------------------------------------------------------------")

# The directory in which the output Verilog is generated
verilog_gen_dir=os.path.join('flow', 'design', 'src', 'tempsense')
generate_verilog(
    parameters={
        "design_name": designName,
        "cell_prefix": COMMON_PLATFORMS_PREFIX_MAP[args.platform],
        "cell_suffix": "_1",
        "header_cell": "HEADER" if args.platform == "sky130hd" else "HEADER_hs",
        "slc_cell": "SLC" if args.platform == "sky130hd" else "SLC_hs",
        "ninv": ninv,
        "nhead": nhead
    },
    out_dir=verilog_gen_dir
)

with open(os.path.join(verilog_gen_dir, "TEMP_ANALOG_hv.v"), "r") as rf:
    filedata = rf.read()
header_list = re.findall("HEADER\s+(\w+)\(", filedata)

with open(genDir + "blocks/sky130hd/tempsenseInst_custom_net.txt", "w") as wf:
    wf.write("r_VIN\n")
    for header_cell in header_list:
        wf.write("temp_analog_1." + header_cell + " VIN\n")

with open(os.path.join(verilog_gen_dir, "TEMP_ANALOG_lv.v"), "r") as rf:
    filedata = rf.read()
lv_list = re.findall("\nsky130_fd_sc\w*\s+(\w+)\s+\(", filedata)

with open(genDir + "blocks/sky130hd/tempsenseInst_domain_insts.txt", "w") as wf:
    for lv_cell in lv_list:
        wf.write("temp_analog_0." + lv_cell + "\n")

with open(flowDir + "design/sky130hd/tempsense/config.mk", "r") as rf:
    filedata = rf.read()
    filedata = re.sub(
        "export DESIGN_NAME\s*=\s*(\w+)", "export DESIGN_NAME = " + designName, filedata
    )
with open(flowDir + "design/sky130hd/tempsense/config.mk", "w") as wf:
    wf.write(filedata)

print("#----------------------------------------------------------------------")
print("# Verilog Generated")
print("#----------------------------------------------------------------------")
print()
if args.mode == "verilog":
    print("Exiting tool....")
    sys.exit(0)

print("#----------------------------------------------------------------------")
print("# Run Synthesis and APR")
print("#----------------------------------------------------------------------")

cmd = ["make", "finish"]
p = sp.Popen(cmd, cwd=flowDir)
p.wait()
if p.returncode != 0:
    print("[ERROR]: Command '" + ' '.join(cmd) +\
     "' exited with non-zero return code: " + str(p.returncode))
    sys.exit(p.returncode)

print("#----------------------------------------------------------------------")
print("# Place and Route finished")
print("#----------------------------------------------------------------------")

cmd = ["make", "magic_drc"]
p = sp.Popen(cmd, cwd=flowDir)
p.wait()
if p.returncode != 0:
    print("[ERROR]: Command '" + ' '.join(cmd) + \
     "' exited with non-zero return code: " + str(p.returncode))
    sys.exit(p.returncode)

print("#----------------------------------------------------------------------")
print("# DRC finished")
print("#----------------------------------------------------------------------")

cmd = ["make", "netgen_lvs"]
p = sp.Popen(cmd, cwd=flowDir)
p.wait()
if p.returncode != 0:
    print("[ERROR]: Command '" + ' '.join(cmd) + \
     "' exited with non-zero return code: " + str(p.returncode))
    sys.exit(p.returncode)

print("#----------------------------------------------------------------------")
print("# LVS finished")
print("#----------------------------------------------------------------------")

if os.path.isdir(args.outputDir):
    # shutil.rmtree(genDir + args.outputDir)
    pass
if not args.outputDir.startswith("/"):
    os.mkdir(genDir + args.outputDir)
    outputDir = genDir + args.outputDir
else:
    os.mkdir(args.outputDir)
    outputDir = args.outputDir

shutil.copyfile(
    flowDir + "results/" + args.platform + "/tempsense/6_final.gds",
    outputDir + "/" + designName + ".gds",
)
shutil.copyfile(
    flowDir + "results/" + args.platform + "/tempsense/6_final.def",
    outputDir + "/" + designName + ".def",
)
shutil.copyfile(
    flowDir + "results/" + args.platform + "/tempsense/6_final.v",
    outputDir + "/" + designName + ".v",
)
shutil.copyfile(
    flowDir + "results/" + args.platform + "/tempsense/6_1_fill.sdc",
    outputDir + "/" + designName + ".sdc",
)
shutil.copyfile(
    objDir + "netgen_lvs/spice/" + designName + ".spice",
    outputDir + "/" + designName + ".spice",
)
shutil.copyfile(
    objDir + "netgen_lvs/spice/" + designName + "_pex.spice",
    outputDir + "/" + designName + "_pex.spice",
)
shutil.copyfile(
    flowDir + "reports/" + args.platform + "/tempsense/6_final_drc.rpt",
    outputDir + "/6_final_drc.rpt",
)
shutil.copyfile(
    flowDir + "reports/" + args.platform + "/tempsense/6_final_lvs.rpt",
    outputDir + "/6_final_lvs.rpt",
)

print("#----------------------------------------------------------------------")
print("# Macro Generated")
print("#----------------------------------------------------------------------")
print()

if args.mode == "full":
    print("#----------------------------------------------------------------------")
    print("# Running simulations.")
    print("#----------------------------------------------------------------------")

    stage_var = [int(ninv)]
    header_var = [int(nhead)]

    # run PEX and/or prePEX simulations based on the command line flags
    sim_output_dir = generate_runs(
        genDir=genDir,
        designName=designName,
        headerList=header_var,
        invList=stage_var,
        tempStart=Tmin,
        tempStop=Tmax,
        tempStep=Tstep,
        jsonConfig=jsonConfig,
        platform=args.platform,
        pdk=pdk,
        spiceDir=args.outputDir,
        prePEX=args.prepex,
    )
    if os.path.isfile(sim_output_dir + "all_result"):
        shutil.copyfile(
            sim_output_dir + "all_result", genDir + args.outputDir + f"/{'prePEX' if args.prepex else 'PEX'}_sim_result"
        )
    else:
        print(sim_output_dir + f"{'prePEX' if args.prepex else 'PEX'} all_result file is not generated successfully")
        sys.exit(1)

print("Exiting tool....")
sys.exit(0)
