srcscan starts
INFO: analyzing module Anti_jitter (VERI-9002)
INFO: analyzing module DispNum (VERI-9002)
INFO: analyzing module Enabler (VERI-9002)
INFO: analyzing module Mux4to1 (VERI-9002)
INFO: analyzing module Mux4to1b4 (VERI-9002)
INFO: analyzing module My74LS161 (VERI-9002)
INFO: analyzing module PS2_Keyboard_Driver (VERI-9002)
INFO: analyzing module bintobcd (VERI-9002)
INFO: analyzing module clk_div (VERI-9002)
INFO: analyzing module clock (VERI-9002)
INFO: analyzing module f_10 (VERI-9002)
INFO: analyzing module CRn_10 (VERI-9002)
INFO: analyzing module CRn_60 (VERI-9002)
INFO: analyzing module CRn_24 (VERI-9002)
INFO: analyzing module Load_Gen (VERI-9002)
INFO: analyzing module clk_100ms (VERI-9002)
INFO: analyzing module My74LS161_10 (VERI-9002)
INFO: analyzing module My74LS161_6 (VERI-9002)
INFO: analyzing module clock_div (VERI-9002)
INFO: analyzing module dis_score (VERI-9002)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/dis_score.v(42): INFO: undeclared symbol 'clk_div', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module display (VERI-9002)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/display.v(67): WARNING: potential always loop found (VERI-1931)
INFO: analyzing module game (VERI-9002)
INFO: analyzing module SEG_DRV (VERI-9002)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v(43): INFO: undeclared symbol 'finish', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module shift_reg65b (VERI-9002)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v(77): INFO: undeclared symbol 'C64', assumed default net type 'wire' (VERI-2561)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v(78): INFO: undeclared symbol 'B64', assumed default net type 'wire' (VERI-2561)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v(79): INFO: undeclared symbol 'D64', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module shift_reg (VERI-9002)
INFO: analyzing module FD (VERI-9002)
INFO: analyzing module SR_Latch (VERI-9002)
INFO: analyzing module MyMCnew (VERI-9002)
INFO: analyzing module MyMC14495 (VERI-9002)
INFO: analyzing module tetris_logic (VERI-9002)
INFO: analyzing module top (VERI-9002)
INFO: analyzing module VGA (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:PS2_Keyboard_Driver
VeriTop library:xil_defaultlib mod:clock
VeriTop library:xil_defaultlib mod:f_10
VeriTop library:xil_defaultlib mod:dis_score
VeriTop library:xil_defaultlib mod:top
END of tops
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/PS2_Keyboard_Driver.v(25): INFO: compiling module 'PS2_Keyboard_Driver_default' (VERI-1018)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clock.v(22): INFO: compiling module 'clock_default' (VERI-1018)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clock.v(50): INFO: compiling module 'f_10_default' (VERI-1018)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/dis_score.v(23): INFO: compiling module 'dis_score_default' (VERI-1018)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/top.v(1): INFO: compiling module 'top_default' (VERI-1018)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/dis_score.v(42): ERROR: cannot find port 'clk' on this module (VERI-1010)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/DispNum.v(23): INFO: 'DispNum' is declared here (VERI-9035)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/DispNum.v(37): ERROR: cannot find port 'SEG' on this module (VERI-1010)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v(171): INFO: 'MyMC14495' is declared here (VERI-9035)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/DispNum.v(37): ERROR: cannot find port 'D' on this module (VERI-1010)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v(171): INFO: 'MyMC14495' is declared here (VERI-9035)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/dis_score.v(35): ERROR: concurrent assignment to a non-net 'bcd' is not permitted (VERI-1195)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/dis_score.v(40): ERROR: concurrent assignment to a non-net 'bcd' is not permitted (VERI-1195)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/dis_score.v(42): WARNING: port 'clk100HZ' is not connected on this instance (VERI-2435)
srcscan exits with return value 0
