<dec f='llvm/llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp' l='866' type='0'/>
<use f='llvm/llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp' l='1178' c='_ZN4llvm13slpvectorizer7BoUpSLP10VLOperands14getBestOperandEjiiNS_8ArrayRefINS2_14ReorderingModeEEE'/>
<use f='llvm/llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp' l='1372' u='r' c='_ZN4llvm13slpvectorizer7BoUpSLP10VLOperands7reorderEv'/>
<doc f='llvm/llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp' l='866'>///&lt; Matching loads to consecutive memory addresses</doc>
