INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Lab1.srcs/sources_1/new/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Lab1.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Lab1.srcs/sim_1/new/tb_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system
