Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Apr  4 19:25:50 2025
| Host         : aubervilliers running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_cdc -file reports_cva6_fpga_synth/cva6_fpga.cdc.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

CDC Report

Severity  Source Clock           Destination Clock      CDC Type                 Exceptions               Endpoints  Safe  Unsafe  Unknown  No ASYNC_REG  
--------  ---------------------  ---------------------  -----------------------  -----------------------  ---------  ----  ------  -------  ------------  
Critical  input port clock       tck                    No Common Primary Clock  False Path                     207     0       0      207             0  
Warning   tck                    clk_out1_xlnx_clk_gen  No Common Primary Clock  None                            43    43       0        0             1  
Warning   clk_out1_xlnx_clk_gen  tck                    No Common Primary Clock  Max Delay Datapath Only         36    36       0        0             1  

