// Seed: 314712375
`timescale 1ps / 1ps
module module_0;
  always @(negedge id_0) begin
    @(negedge 1 ** id_0 - 1'd0 ^ id_0) #1;
    id_1 <= 1;
    id_1 = 1;
    id_1 = 1'b0;
  end
  assign id_2 = 1;
endmodule
