$comment
	File created using the following command:
		vcd file kamal_lab1_8to3Encoder.msim.vcd -direction
$end
$date
	Tue Mar 05 16:20:15 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module kamal_lab1_8to3Encoder_vlg_vec_tst $end
$var reg 1 ! kamal_input0 $end
$var reg 1 " kamal_input1 $end
$var reg 1 # kamal_input2 $end
$var reg 1 $ kamal_input3 $end
$var reg 1 % kamal_input4 $end
$var reg 1 & kamal_input5 $end
$var reg 1 ' kamal_input6 $end
$var reg 1 ( kamal_input7 $end
$var wire 1 ) kamal_outputY1 $end
$var wire 1 * kamal_outputY2 $end
$var wire 1 + kamal_outputY3 $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 kamal_input0~input_o $end
$var wire 1 4 kamal_outputY1~output_o $end
$var wire 1 5 kamal_outputY2~output_o $end
$var wire 1 6 kamal_outputY3~output_o $end
$var wire 1 7 kamal_input4~input_o $end
$var wire 1 8 kamal_input6~input_o $end
$var wire 1 9 kamal_input7~input_o $end
$var wire 1 : kamal_input5~input_o $end
$var wire 1 ; inst~0_combout $end
$var wire 1 < kamal_input2~input_o $end
$var wire 1 = kamal_input3~input_o $end
$var wire 1 > inst1~0_combout $end
$var wire 1 ? kamal_input1~input_o $end
$var wire 1 @ inst2~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
x,
0-
1.
x/
10
11
12
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
$end
#10000
1!
1"
1#
1$
1%
1&
1'
1(
13
1?
1<
1=
17
1:
18
19
0,
1@
1>
1;
16
15
14
1+
1*
1)
#30000
0!
0"
0#
0$
0%
0&
0'
0(
03
0?
0<
0=
07
0:
08
09
1,
0@
0>
0;
06
05
04
0+
0*
0)
#40000
1!
1"
1$
1%
1&
13
1?
1=
17
1:
0,
1@
1>
1;
16
15
14
1+
1*
1)
#60000
0!
0"
0$
0%
0&
03
0?
0=
07
0:
1,
0@
0>
0;
06
05
04
0+
0*
0)
#1000000
