
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.198043                       # Number of seconds simulated
sim_ticks                                198043356000                       # Number of ticks simulated
final_tick                               198043356000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 237439                       # Simulator instruction rate (inst/s)
host_op_rate                                   266972                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               80146670                       # Simulator tick rate (ticks/s)
host_mem_usage                                 679560                       # Number of bytes of host memory used
host_seconds                                  2471.01                       # Real time elapsed on the host
sim_insts                                   586713724                       # Number of instructions simulated
sim_ops                                     659690792                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst            97792                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data           134784                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             3072                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data            84480                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst            10560                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data            74432                       # Number of bytes read from this memory
system.physmem.bytes_read::total               405120                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        97792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst        10560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          111424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        50176                       # Number of bytes written to this memory
system.physmem.bytes_written::total             50176                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst              1528                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              2106                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                48                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              1320                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst               165                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data              1163                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6330                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             784                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  784                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst              493791                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              680578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst               15512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data              426573                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst               53322                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data              375837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 2045613                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         493791                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst          15512                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst          53322                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             562624                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            253359                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 253359                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            253359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             493791                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             680578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst              15512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data             426573                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst              53322                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data             375837                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                2298971                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               42361091                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         25050583                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect          1009082                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            23138298                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               20084994                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.804112                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                5601176                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             92232                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        1269641                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           1262878                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            6763                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted        13350                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls               29517                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   198043356000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                       198043357                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          37441028                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     242281989                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   42361091                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          26949048                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                    159543849                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                2026965                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          230                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                 35293254                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               172891                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples         197998593                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.382834                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.856610                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                49252913     24.88%     24.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                23692122     11.97%     36.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               125053558     63.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           197998593                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.213898                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.223379                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                31288899                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             27943686                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                106816320                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             31021544                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                928144                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved            12060386                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                86411                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             267917972                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts               142838                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                928144                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                38199793                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                3381709                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        638097                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                130842757                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             24008093                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             266476825                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents              17837093                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 38171                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  1623                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          338620149                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups           1236156239                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       344806286                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            291061126                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                47559023                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             22854                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          2528                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 27594789                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            32802857                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           20509222                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          8457699                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3883547                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 263704706                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               4263                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                237528463                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued          3603242                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       30502494                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined    124356753                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           411                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    197998593                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.199647                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.517271                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           10670280      5.39%      5.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          137128163     69.26%     74.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           50200150     25.35%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      197998593                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu              147998203     95.88%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4144692      2.69%     98.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              2213941      1.43%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            185291471     78.01%     78.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1326227      0.56%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         20318      0.01%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            31688212     13.34%     91.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           19202219      8.08%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             237528463                       # Type of FU issued
system.cpu0.iq.rate                          1.199376                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                  154356836                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.649846                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         831015565                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        294215872                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    236724779                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             391885283                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         4862123                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      2562789                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          458                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         4462                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores      1684954                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads       378301                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          149                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                928144                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                3260061                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                17362                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          263709004                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts           149954                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             32802857                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            20509222                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              2428                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   172                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                   65                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          4462                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        489533                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       491632                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              981165                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            237258032                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             31584293                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           270431                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           35                       # number of nop insts executed
system.cpu0.iew.exec_refs                    50742392                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                36366345                       # Number of branches executed
system.cpu0.iew.exec_stores                  19158099                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.198011                       # Inst execution rate
system.cpu0.iew.wb_sent                     236762524                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    236724795                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                176367525                       # num instructions producing a value
system.cpu0.iew.wb_consumers                416750883                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.195318                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.423197                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       30502533                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls           3852                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           923744                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    193815447                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.203240                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.078519                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     19983161     10.31%     10.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    144677759     74.65%     84.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     18354169      9.47%     94.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4230628      2.18%     96.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2297408      1.19%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       447185      0.23%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       302731      0.16%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2292697      1.18%     99.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1229709      0.63%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    193815447                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           206505263                       # Number of instructions committed
system.cpu0.commit.committedOps             233206475                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      49064336                       # Number of memory references committed
system.cpu0.commit.loads                     30240068                       # Number of loads committed
system.cpu0.commit.membars                       1830                       # Number of memory barriers committed
system.cpu0.commit.branches                  36032662                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                212340680                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             6353262                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       182843995     78.40%     78.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1277826      0.55%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        20318      0.01%     78.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     78.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.96% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       30240068     12.97%     91.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      18824252      8.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        233206475                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              1229709                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   456286839                       # The number of ROB reads
system.cpu0.rob.rob_writes                  531601747                       # The number of ROB writes
system.cpu0.timesIdled                           2668                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          44764                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  206505263                       # Number of Instructions Simulated
system.cpu0.committedOps                    233206475                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.959023                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.959023                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.042728                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.042728                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               280989207                       # number of integer regfile reads
system.cpu0.int_regfile_writes              168038612                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      336                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                814003916                       # number of cc regfile reads
system.cpu0.cc_regfile_writes               123361784                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               49622066                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2933                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            32157                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          503.950674                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43999001                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            32669                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          1346.811993                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle      38667866000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   503.950674                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.984279                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984279                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          148                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          260                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         88128454                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        88128454                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     25335792                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       25335792                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     18660275                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18660275                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         1410                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1410                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         1292                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1292                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     43996067                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43996067                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     43996067                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43996067                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        36900                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36900                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        12005                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        12005                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            8                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          102                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          102                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        48905                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         48905                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        48905                       # number of overall misses
system.cpu0.dcache.overall_misses::total        48905                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    564188000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    564188000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    351757992                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    351757992                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       172000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       172000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      1080000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1080000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data        19000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        19000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    915945992                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    915945992                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    915945992                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    915945992                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     25372692                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     25372692                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     18672280                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     18672280                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         1418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         1394                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1394                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     44044972                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     44044972                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     44044972                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     44044972                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.001454                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001454                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000643                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000643                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.005642                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.005642                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.073171                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.073171                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.001110                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.001110                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.001110                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.001110                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 15289.647696                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15289.647696                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 29300.957268                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29300.957268                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        21500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        21500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 10588.235294                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10588.235294                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 18729.086842                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18729.086842                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 18729.086842                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 18729.086842                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          248                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        13251                       # number of writebacks
system.cpu0.dcache.writebacks::total            13251                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        11811                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11811                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         4124                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4124                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            4                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        15935                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        15935                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        15935                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        15935                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        25089                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        25089                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         7881                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7881                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          102                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          102                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        32970                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32970                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        32970                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32970                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    365843000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    365843000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    183867994                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    183867994                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data        36000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total        36000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       877500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       877500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    549710994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    549710994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    549710994                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    549710994                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000989                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000989                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000422                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000422                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.002821                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002821                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.073171                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.073171                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000749                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000749                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000749                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000749                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 14581.808761                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14581.808761                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 23330.541048                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23330.541048                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  8602.941176                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8602.941176                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 16673.066242                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16673.066242                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 16673.066242                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16673.066242                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           111378                       # number of replacements
system.cpu0.icache.tags.tagsinuse          504.929328                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           35180318                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           111889                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           314.421596                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   504.929328                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.986190                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.986190                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         70698397                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        70698397                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     35180318                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       35180318                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     35180318                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        35180318                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     35180318                       # number of overall hits
system.cpu0.icache.overall_hits::total       35180318                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       112936                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       112936                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       112936                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        112936                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       112936                       # number of overall misses
system.cpu0.icache.overall_misses::total       112936                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   1809570000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1809570000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   1809570000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1809570000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   1809570000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1809570000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     35293254                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     35293254                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     35293254                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     35293254                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     35293254                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     35293254                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.003200                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003200                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.003200                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003200                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.003200                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003200                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 16022.968761                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16022.968761                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 16022.968761                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16022.968761                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 16022.968761                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16022.968761                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          110                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       111378                       # number of writebacks
system.cpu0.icache.writebacks::total           111378                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         1047                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1047                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         1047                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1047                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         1047                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1047                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       111889                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       111889                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       111889                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       111889                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       111889                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       111889                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   1565989000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1565989000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   1565989000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1565989000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   1565989000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1565989000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.003170                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003170                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.003170                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003170                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13995.915595                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13995.915595                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13995.915595                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13995.915595                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13995.915595                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13995.915595                       # average overall mshr miss latency
system.cpu1.branchPred.lookups               38584468                       # Number of BP lookups
system.cpu1.branchPred.condPredicted         22117894                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           934290                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups            21186148                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits               18319236                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.467988                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                5347963                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             92188                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups        1162330                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits           1157262                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            5068                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         5728                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   198043356000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                       181969601                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          33737196                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                     223184849                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   38584468                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches          24824461                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                    147285772                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                1875343                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles         2800                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                 32727332                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               156716                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples         181963443                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.386427                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.850258                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                44202390     24.29%     24.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                23242992     12.77%     37.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               114518061     62.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           181963443                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.212038                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.226495                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                27344829                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             26927402                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 97768881                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles             29064584                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                857746                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved            11530592                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                80916                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts             246816925                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts               132746                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                857746                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                33466609                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                3092506                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        419879                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                120656381                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles             23470321                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts             245502207                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents              18018172                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 66318                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                   291                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          314464413                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups           1142622343                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       320278636                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps            269571240                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                44893167                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             15884                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          1444                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                 25174311                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            29460911                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           18162087                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads         11130628                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2451609                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                 242922272                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               2404                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                218438171                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued          3373418                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       28490319                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined    116784461                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           110                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples    181963443                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.200451                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.510078                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            9089884      5.00%      5.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          127308947     69.96%     74.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           45564612     25.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      181963443                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu              137042603     95.73%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4545438      3.18%     98.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite              1571531      1.10%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            171625969     78.57%     78.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1285305      0.59%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc         14416      0.01%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            28558743     13.07%     92.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           16953738      7.76%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             218438171                       # Type of FU issued
system.cpu1.iq.rate                          1.200410                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                  143159572                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.655378                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         765372775                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes        271418165                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses    217729465                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             361597743                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         4637224                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      2172426                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses         1407                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         3188                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores      1584784                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads       335311                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                857746                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                3045566                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                23450                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts          242924743                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           133908                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             29460911                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts            18162087                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              1374                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    92                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          3188                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        446411                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       464327                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              910738                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts            218198084                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             28458342                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           240087                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           67                       # number of nop insts executed
system.cpu1.iew.exec_refs                    45378559                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                33089528                       # Number of branches executed
system.cpu1.iew.exec_stores                  16920217                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.199091                       # Inst execution rate
system.cpu1.iew.wb_sent                     217761052                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                    217729465                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                164159380                       # num instructions producing a value
system.cpu1.iew.wb_consumers                395196564                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.196516                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.415387                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts       28490316                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           2294                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           854365                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples    178063052                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.204261                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.029107                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     17482610      9.82%      9.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    133512108     74.98%     84.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     16521971      9.28%     94.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4542183      2.55%     96.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2051518      1.15%     97.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       279833      0.16%     97.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1247670      0.70%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2240771      1.26%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       184388      0.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    178063052                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts           189882839                       # Number of instructions committed
system.cpu1.commit.committedOps             214434357                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      43865788                       # Number of memory references committed
system.cpu1.commit.loads                     27288485                       # Number of loads committed
system.cpu1.commit.membars                       1025                       # Number of memory barriers committed
system.cpu1.commit.branches                  32772756                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                196236876                       # Number of committed integer instructions.
system.cpu1.commit.function_calls             6124614                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       169316037     78.96%     78.96% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1238116      0.58%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc        14416      0.01%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       27288485     12.73%     92.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      16577303      7.73%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        214434357                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               184388                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   420797926                       # The number of ROB reads
system.cpu1.rob.rob_writes                  489749903                       # The number of ROB writes
system.cpu1.timesIdled                           1740                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           6158                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    16073755                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                  189882839                       # Number of Instructions Simulated
system.cpu1.committedOps                    214434357                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.958326                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.958326                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.043487                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.043487                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads               259662114                       # number of integer regfile reads
system.cpu1.int_regfile_writes              156737537                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                747948484                       # number of cc regfile reads
system.cpu1.cc_regfile_writes               113135580                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               44113965                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  1962                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements             2002                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          419.472442                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           39150752                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2507                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         15616.574392                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle      97997534500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   419.472442                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.819282                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.819282                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          165                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          305                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         78317905                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        78317905                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data     22580583                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22580583                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     16569299                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      16569299                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          843                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          843                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          680                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          680                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     39149882                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        39149882                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     39149882                       # number of overall hits
system.cpu1.dcache.overall_hits::total       39149882                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         2464                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2464                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         3505                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3505                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           17                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          148                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         5969                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5969                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         5969                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5969                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     54666000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     54666000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    155330000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    155330000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data       113000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       113000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      1097000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1097000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        51000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        51000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    209996000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    209996000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    209996000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    209996000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     22583047                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22583047                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     16572804                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     16572804                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          828                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          828                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     39155851                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     39155851                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     39155851                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     39155851                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.000109                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000109                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.000211                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000211                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.019767                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.019767                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.178744                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.178744                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.000152                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000152                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.000152                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000152                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 22185.876623                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 22185.876623                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 44316.690442                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44316.690442                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  6647.058824                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  6647.058824                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  7412.162162                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7412.162162                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 35181.102362                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35181.102362                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 35181.102362                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35181.102362                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    15.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         1174                       # number of writebacks
system.cpu1.dcache.writebacks::total             1174                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         1000                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1000                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         2062                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2062                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data            4                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         3062                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3062                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         3062                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3062                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         1464                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1464                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         1443                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1443                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           13                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          148                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         2907                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2907                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         2907                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2907                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     25732000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     25732000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     76871500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     76871500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        72000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        72000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       807000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       807000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        45000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        45000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    102603500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    102603500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    102603500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    102603500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.015116                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.015116                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.178744                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.178744                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.000074                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.000074                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 17576.502732                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17576.502732                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 53272.002772                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 53272.002772                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  5538.461538                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5538.461538                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  5452.702703                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5452.702703                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 35295.321637                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35295.321637                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 35295.321637                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35295.321637                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            25447                       # number of replacements
system.cpu1.icache.tags.tagsinuse          424.390327                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           32701040                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25927                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1261.273576                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   424.390327                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.828887                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.828887                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          162                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         65480591                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        65480591                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     32701040                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32701040                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     32701040                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32701040                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     32701040                       # number of overall hits
system.cpu1.icache.overall_hits::total       32701040                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        26292                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26292                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        26292                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26292                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        26292                       # number of overall misses
system.cpu1.icache.overall_misses::total        26292                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    434784000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    434784000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    434784000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    434784000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    434784000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    434784000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     32727332                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     32727332                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     32727332                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     32727332                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     32727332                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     32727332                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000803                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000803                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000803                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000803                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000803                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000803                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 16536.741214                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16536.741214                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 16536.741214                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16536.741214                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 16536.741214                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16536.741214                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        25447                       # number of writebacks
system.cpu1.icache.writebacks::total            25447                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          365                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          365                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          365                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          365                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          365                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          365                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        25927                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25927                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        25927                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25927                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        25927                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25927                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    380040000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    380040000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    380040000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    380040000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    380040000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    380040000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000792                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000792                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000792                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000792                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000792                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000792                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14658.078451                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14658.078451                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 14658.078451                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14658.078451                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 14658.078451                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14658.078451                       # average overall mshr miss latency
system.cpu2.branchPred.lookups               41013072                       # Number of BP lookups
system.cpu2.branchPred.condPredicted         26204408                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           852950                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups            22365014                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits               19709012                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.124300                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                4819875                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             81743                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups        1083026                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits           1078563                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            4463                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         5035                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   198043356000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                       181969296                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          30366987                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                     223988926                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   41013072                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches          25607450                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                    150707080                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                1768145                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles         1719                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                 29419690                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               136996                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples         181959860                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.372946                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.864008                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                46641021     25.63%     25.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20816659     11.44%     37.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               114502180     62.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           181959860                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.225385                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.230916                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                27051240                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             29361564                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 94588496                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles             30144544                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                814015                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved            10259151                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                70941                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts             243036572                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts               116426                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                814015                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                34105109                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                2970098                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       1098336                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                117630271                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles             25342030                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts             241705843                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents              18937251                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 58185                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                   273                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands          323777332                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups           1123791944                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       310251301                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps            280178949                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                43598383                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             41988                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts         29324                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                 27723282                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            29288539                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           16096033                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          9827075                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2336401                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                 239317050                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              58300                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                215956335                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued          3242398                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       27325390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined    111442932                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            84                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples    181959860                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.186835                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.505166                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            9395001      5.16%      5.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          129173383     70.99%     76.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           43391476     23.85%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      181959860                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu              140320639     96.26%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     96.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               4045991      2.78%     99.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite              1400757      0.96%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            171315202     79.33%     79.33% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult             1124864      0.52%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc         12614      0.01%     79.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     79.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.86% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            28481350     13.19%     93.04% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite           15022305      6.96%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             215956335                       # Type of FU issued
system.cpu2.iq.rate                          1.186773                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                  145767387                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.674985                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         762882315                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes        266703553                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses    215307507                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             361723722                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         4068106                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      2177280                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses         1304                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         2831                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores      1422887                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads       292050                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                814015                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                2929018                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                20443                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts          239375394                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           117502                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             29288539                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts            16096033                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts             29261                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    86                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          2831                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        391629                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       440318                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              831947                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts            215746291                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             28393613                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           210044                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           44                       # number of nop insts executed
system.cpu2.iew.exec_refs                    43386620                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                35032408                       # Number of branches executed
system.cpu2.iew.exec_stores                  14993007                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.185619                       # Inst execution rate
system.cpu2.iew.wb_sent                     215363007                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                    215307507                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                161475135                       # num instructions producing a value
system.cpu2.iew.wb_consumers                380833824                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.183208                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.424004                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts       27325436                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          58216                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           782893                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples    178218659                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.189830                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.981101                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     16829149      9.44%      9.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1    134515435     75.48%     84.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     17455863      9.79%     94.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4100032      2.30%     97.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1828143      1.03%     98.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       244277      0.14%     98.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1092277      0.61%     98.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1992780      1.12%     99.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       160703      0.09%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    178218659                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts           190325622                       # Number of instructions committed
system.cpu2.commit.committedOps             212049960                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      41784405                       # Number of memory references committed
system.cpu2.commit.loads                     27111259                       # Number of loads committed
system.cpu2.commit.membars                      29035                       # Number of memory barriers committed
system.cpu2.commit.branches                  34722946                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                190242930                       # Number of committed integer instructions.
system.cpu2.commit.function_calls             5437735                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       169169842     79.78%     79.78% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult        1083099      0.51%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc        12614      0.01%     80.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     80.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.30% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       27111259     12.79%     93.08% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite      14673146      6.92%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        212049960                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               160703                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   417062913                       # The number of ROB reads
system.cpu2.rob.rob_writes                  482492080                       # The number of ROB writes
system.cpu2.timesIdled                           1598                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           9436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    16074060                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                  190325622                       # Number of Instructions Simulated
system.cpu2.committedOps                    212049960                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.956095                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.956095                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.045922                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.045922                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads               254707764                       # number of integer regfile reads
system.cpu2.int_regfile_writes              147248568                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                739458328                       # number of cc regfile reads
system.cpu2.cc_regfile_writes               133581046                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               42475844                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                  1529                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             1762                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          423.258612                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           37907735                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2263                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs         16751.098100                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle      98583217500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   423.258612                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.826677                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.826677                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         75831106                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        75831106                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data     23241604                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       23241604                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     14666277                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      14666277                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data          687                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          687                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data          575                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          575                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     37907881                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        37907881                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     37907881                       # number of overall hits
system.cpu2.dcache.overall_hits::total       37907881                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         2106                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2106                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         2994                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2994                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            3                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data           91                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           91                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data         5100                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          5100                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         5100                       # number of overall misses
system.cpu2.dcache.overall_misses::total         5100                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     47541000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     47541000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    137830000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    137830000                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        22000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        22000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data       634000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       634000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data        34000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        34000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    185371000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    185371000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    185371000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    185371000                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data     23243710                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     23243710                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     14669271                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14669271                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data          690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data          666                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          666                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     37912981                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     37912981                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     37912981                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     37912981                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.000091                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000091                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.000204                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000204                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.004348                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.004348                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.136637                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.136637                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.000135                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000135                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.000135                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000135                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 22574.074074                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 22574.074074                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 46035.404142                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 46035.404142                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  7333.333333                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  7333.333333                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  6967.032967                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6967.032967                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 36347.254902                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 36347.254902                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 36347.254902                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 36347.254902                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           54                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           27                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         1003                       # number of writebacks
system.cpu2.dcache.writebacks::total             1003                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          857                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          857                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         1772                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1772                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         2629                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         2629                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         2629                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         2629                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         1249                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         1249                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         1222                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1222                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data           91                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           91                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         2471                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         2471                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         2471                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         2471                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     22323500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     22323500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     68104000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     68104000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        16000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        16000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data       456000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       456000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data        30000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        30000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     90427500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     90427500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     90427500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     90427500                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.000083                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.004348                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.004348                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.136637                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.136637                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.000065                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000065                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.000065                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000065                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 17873.098479                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17873.098479                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 55731.587561                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 55731.587561                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  5333.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5333.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  5010.989011                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5010.989011                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 36595.507892                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 36595.507892                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 36595.507892                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 36595.507892                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            22355                       # number of replacements
system.cpu2.icache.tags.tagsinuse          426.467692                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           29396513                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            22836                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1287.288185                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   426.467692                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.832945                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.832945                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          477                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         58862216                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        58862216                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     29396513                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       29396513                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     29396513                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        29396513                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     29396513                       # number of overall hits
system.cpu2.icache.overall_hits::total       29396513                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        23177                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        23177                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        23177                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         23177                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        23177                       # number of overall misses
system.cpu2.icache.overall_misses::total        23177                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    387480000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    387480000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    387480000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    387480000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    387480000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    387480000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     29419690                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     29419690                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     29419690                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     29419690                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     29419690                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     29419690                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000788                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000788                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000788                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000788                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000788                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000788                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 16718.298313                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16718.298313                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 16718.298313                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16718.298313                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 16718.298313                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16718.298313                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        22355                       # number of writebacks
system.cpu2.icache.writebacks::total            22355                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          341                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          341                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          341                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          341                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          341                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          341                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        22836                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        22836                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        22836                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        22836                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        22836                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        22836                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    338245500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    338245500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    338245500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    338245500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    338245500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    338245500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000776                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000776                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000776                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000776                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000776                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000776                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 14811.941671                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14811.941671                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 14811.941671                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14811.941671                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 14811.941671                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14811.941671                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      2543                       # number of replacements
system.l2.tags.tagsinuse                  3593.430544                       # Cycle average of tags in use
system.l2.tags.total_refs                      324465                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7723                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     42.012819                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      277.376219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      1261.467173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      1452.259215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        39.622692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       123.034901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       145.662142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       294.008202                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.008465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.038497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.044319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.003755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.004445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.008972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.109663                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4585                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.158081                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    340001                       # Number of tag accesses
system.l2.tags.data_accesses                   340001                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        15428                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            15428                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       107214                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           107214                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu0.data                7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   16                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data             37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 46                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              6127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data               137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data               113                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6377                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst         110349                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst          25863                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu2.inst          22654                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             158866                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data         24330                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data           991                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu2.data           920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26241                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst               110349                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                30457                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                25863                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 1128                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                22654                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                 1033                       # number of demand (read+write) hits
system.l2.demand_hits::total                   191484                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst              110349                       # number of overall hits
system.l2.overall_hits::cpu0.data               30457                       # number of overall hits
system.l2.overall_hits::cpu1.inst               25863                       # number of overall hits
system.l2.overall_hits::cpu1.data                1128                       # number of overall hits
system.l2.overall_hits::cpu2.inst               22654                       # number of overall hits
system.l2.overall_hits::cpu2.data                1033                       # number of overall hits
system.l2.overall_hits::total                  191484                       # number of overall hits
system.l2.ReadExReq_misses::cpu0.data            1628                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            1170                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data            1043                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3841                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst         1540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst           64                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst          182                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1786                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data          494                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data          155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data          126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             775                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst               1540                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               2122                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 64                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               1325                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                182                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               1169                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6402                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst              1540                       # number of overall misses
system.l2.overall_misses::cpu0.data              2122                       # number of overall misses
system.l2.overall_misses::cpu1.inst                64                       # number of overall misses
system.l2.overall_misses::cpu1.data              1325                       # number of overall misses
system.l2.overall_misses::cpu2.inst               182                       # number of overall misses
system.l2.overall_misses::cpu2.data              1169                       # number of overall misses
system.l2.overall_misses::total                  6402                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu0.data     99403000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     71391000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     63657500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     234451500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst     94222500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst      3772000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu2.inst     10966500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    108961000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data     30312000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data      9464500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu2.data      7669500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     47446000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     94222500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    129715000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      3772000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     80855500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst     10966500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     71327000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        390858500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     94222500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    129715000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      3772000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     80855500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst     10966500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     71327000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       390858500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        15428                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        15428                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       107214                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       107214                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               16                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             46                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          7755                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          1307                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          1156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10218                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst       111889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst        25927                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst        22836                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         160652                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data        24824                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data         1146                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data         1046                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         27016                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst           111889                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data            32579                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst            25927                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             2453                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst            22836                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data             2202                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               197886                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst          111889                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data           32579                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst           25927                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            2453                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst           22836                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data            2202                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              197886                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.209929                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.895180                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.902249                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.375905                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.013764                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.002468                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst     0.007970                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011117                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.019900                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.135253                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data     0.120459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.028687                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.013764                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.065134                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.002468                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.540155                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.007970                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.530881                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.032352                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.013764                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.065134                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.002468                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.540155                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.007970                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.530881                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.032352                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu0.data 61058.353808                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 61017.948718                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 61033.077661                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61039.182505                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 61183.441558                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 58937.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu2.inst 60255.494505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 61008.398656                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 61360.323887                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 61061.290323                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu2.data 60869.047619                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 61220.645161                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 61183.441558                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 61128.652215                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 58937.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 61023.018868                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 60255.494505                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 61015.397776                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61052.561699                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 61183.441558                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 61128.652215                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 58937.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 61023.018868                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 60255.494505                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 61015.397776                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61052.561699                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                  784                       # number of writebacks
system.l2.writebacks::total                       784                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu0.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu2.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            45                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data           16                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu2.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           27                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  72                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 72                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks           18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            18                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1628                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data         1170                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data         1043                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3841                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst         1528                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst           48                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu2.inst          165                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1741                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data          478                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data          150                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu2.data          120                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          748                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst          1528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          2106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          1320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst           165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          1163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6330                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst         1528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         2106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         1320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst          165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         1163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6330                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     83123000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     59691000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     53227500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    196041500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst     78239000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst      2460500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu2.inst      8445500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     89145000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data     24603500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data      7707500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu2.data      6165000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     38476000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     78239000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    107726500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      2460500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     67398500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      8445500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     59392500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    323662500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     78239000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    107726500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      2460500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     67398500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      8445500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     59392500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    323662500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.209929                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.895180                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.902249                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.375905                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.013656                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.001851                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.007225                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010837                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.019256                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.130890                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu2.data     0.114723                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027687                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.013656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.064643                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.001851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.538117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.007225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.528156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.031988                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.013656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.064643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.001851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.538117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.007225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.528156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.031988                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 51058.353808                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 51017.948718                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 51033.077661                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51039.182505                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 51203.534031                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 51260.416667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 51184.848485                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51203.331419                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 51471.757322                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 51383.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu2.data        51375                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51438.502674                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 51203.534031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 51152.184236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 51260.416667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 51059.469697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 51184.848485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 51068.357696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51131.516588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 51203.534031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 51152.184236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 51260.416667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 51059.469697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 51184.848485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 51068.357696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51131.516588                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          7958                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2489                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          784                       # Transaction distribution
system.membus.trans_dist::CleanEvict               57                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              216                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            289                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3841                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3841                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2489                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port        14006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       455296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  455296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              505                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7109                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7109    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7109                       # Request fanout histogram
system.membus.reqLayer0.occupancy            14210012                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           31650000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       394465                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       164542                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        94365                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1720                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1720                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 198043356000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            188472                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        16212                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       159180                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           22252                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             232                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           335                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            567                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10319                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10319                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        160652                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        27820                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       335156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        97858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        77301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         7539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        68027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         6532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                592413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14289088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      2933120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3287936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       232128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2892224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       205120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               23839616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3959                       # Total snoops (count)
system.tol2bus.snoopTraffic                    108480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           201907                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.568272                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.003860                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 136385     67.55%     67.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  33274     16.48%     84.03% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  23480     11.63%     95.66% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3150      1.56%     97.22% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3036      1.50%     98.72% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   2582      1.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             201907                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          371843993                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         167855948                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49436975                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38909457                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           4368482                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          34269963                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           3720980                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
