Parse design module name successfully!!!
CPU
Parse input port name successfully!!!
Parse output port name successfully!!!
n1926 = (EX_RS2_addr_0__Q ^ MEM_RD_addr_0__Q)' ;
n1926 = inter_0
n1927 = (EX_RS2_addr_1__Q ^ MEM_RD_addr_1__Q)' ;
n1927 = inter_0
n1928 = (EX_RS2_addr_3__Q ^ MEM_RD_addr_3__Q)' ;
n1928 = inter_0
n2207 = (n2206 ^ n2269)' ;
n2207 = inter_0
n2248 = (ID_instr_22__Q ^ EX_RD_addr_2__Q)' ;
n2248 = inter_0
n2249 = (ID_instr_23__Q ^ EX_RD_addr_3__Q)' ;
n2249 = inter_0
n2317 = (ID_instr_19__Q ^ WB_RD_addr_4__Q)' ;
n2317 = inter_0
n2318 = (ID_instr_17__Q ^ WB_RD_addr_2__Q)' ;
n2318 = inter_0
n2319 = (ID_instr_15__Q ^ WB_RD_addr_0__Q)' ;
n2319 = inter_0
n2320 = (ID_instr_18__Q ^ WB_RD_addr_3__Q)' ;
n2320 = inter_0
n2321 = (ID_instr_16__Q ^ WB_RD_addr_1__Q)' ;
n2321 = inter_0
n2325 = (ID_instr_22__Q ^ WB_RD_addr_2__Q)' ;
n2325 = inter_0
n2326 = (ID_instr_20__Q ^ WB_RD_addr_0__Q)' ;
n2326 = inter_0
n2327 = (ID_instr_23__Q ^ WB_RD_addr_3__Q)' ;
n2327 = inter_0
n2328 = (ID_instr_21__Q ^ WB_RD_addr_1__Q)' ;
n2328 = inter_0
n2337 = (n3380 ^ n3557)' ;
n2337 = inter_0
n2343 = (n3369 ^ n3567)' ;
n2343 = inter_0
n2349 = (n3473 ^ n3568)' ;
n2349 = inter_0
n2355 = (n3381 ^ n3565)' ;
n2355 = inter_0
n2365 = (n3495 ^ n3562)' ;
n2365 = inter_0
n2371 = (n3476 ^ n3563)' ;
n2371 = inter_0
n2377 = (n3474 ^ n3566)' ;
n2377 = inter_0
n2383 = (n3103 ^ n3553)' ;
n2383 = inter_0
n2395 = (n3482 ^ n3556)' ;
n2395 = inter_0
n2401 = (n3487 ^ n3554)' ;
n2401 = inter_0
n2407 = (n3373 ^ n3560)' ;
n2407 = inter_0
n2413 = (n3370 ^ n3564)' ;
n2413 = inter_0
n2423 = (n3371 ^ n3555)' ;
n2423 = inter_0
n2429 = (n3367 ^ n3561)' ;
n2429 = inter_0
n2435 = (n3382 ^ n3558)' ;
n2435 = inter_0
n2442 = (n3484 ^ n3559)' ;
n2442 = inter_0
n2453 = (ID_instr_12__Q ^ n2452)' ;
n2453 = inter_0
n2460 = (ID_instr_17__Q ^ MEM_RD_addr_2__Q)' ;
n2460 = inter_0
n2461 = (ID_instr_19__Q ^ MEM_RD_addr_4__Q)' ;
n2461 = inter_0
n2462 = (ID_instr_15__Q ^ MEM_RD_addr_0__Q)' ;
n2462 = inter_0
n2463 = (ID_instr_16__Q ^ MEM_RD_addr_1__Q)' ;
n2463 = inter_0
n2464 = (ID_instr_18__Q ^ MEM_RD_addr_3__Q)' ;
n2464 = inter_0
n2748 = (n2746 ^ n2747)' ;
n2748 = inter_0
n2944 = (n2924 ^ n2925)' ;
n2944 = inter_0
n3026 = (n3002 ^ n3003)' ;
n3026 = inter_0
n3092 = (n3060 ^ n3061)' ;
n3092 = inter_0
n3093 = (n2594 ^ n2595)' ;
n3093 = inter_0
n3170 = (n3142 ^ n3716)' ;
n3170 = inter_0
n3247 = (n3215 ^ n4200)' ;
n3247 = inter_0
n3461 = (n3449 ^ n3450)' ;
n3461 = inter_0
n3740 = (n4676_QN ^ n3739)' ;
n3740 = inter_0
n3742 = (n3538 ^ n3548)' ;
n3742 = inter_0
n3759 = (n3757 ^ n3758)' ;
n3759 = inter_0
n3825 = (n4688_QN ^ n3971)' ;
n3825 = inter_0
n3836 = (n3593 ^ n3606)' ;
n3836 = inter_0
n3841 = (n4675_QN ^ n3911)' ;
n3841 = inter_0
n3842 = (n3599 ^ n3600)' ;
n3842 = inter_0
n3866 = (n3864 ^ n3865)' ;
n3866 = inter_0
n3891 = (n4681_QN ^ n3890)' ;
n3891 = inter_0
n3892 = (n3396 ^ n3623)' ;
n3892 = inter_0
n3898 = (n3534 ^ n3535)' ;
n3898 = inter_0
n3905 = (n4694_QN ^ n3904)' ;
n3905 = inter_0
n3913 = (n4686_QN ^ n3912)' ;
n3913 = inter_0
n3984 = (n4685_QN ^ n4006)' ;
n3984 = inter_0
n4008 = (n3634 ^ n3635)' ;
n4008 = inter_0
n4014 = (n4644_QN ^ n4013)' ;
n4014 = inter_0
n4031 = (n4021 ^ n4022)' ;
n4031 = inter_0
n4094 = (n3696 ^ n3697)' ;
n4094 = inter_0
n4104 = (n4677_QN ^ n4103)' ;
n4104 = inter_0
n4105 = (n3603 ^ n3604)' ;
n4105 = inter_0
n4113 = (n4111 ^ n4248)' ;
n4113 = inter_0
n4137 = (n3627 ^ n3628)' ;
n4137 = inter_0
n4152 = (n4641_QN ^ n4151)' ;
n4152 = inter_0
n4230 = (n4690_QN ^ n4229)' ;
n4230 = inter_0
n4231 = (n3639 ^ n3653)' ;
n4231 = inter_0
n4278 = (n3647 ^ n3648)' ;
n4278 = inter_0
n4324 = (n3677 ^ n3678)' ;
n4324 = inter_0
n4386 = (n4691_QN ^ n4385)' ;
n4386 = inter_0
n4387 = (n3666 ^ n3667)' ;
n4387 = inter_0
n4405 = (n4393 ^ n4394)' ;
n4405 = inter_0
n4423 = (n4711_QN ^ n4422)' ;
n4423 = inter_0
n4430 = (n3832 ^ n3833)' ;
n4430 = inter_0
n4438 = (n4436 ^ n4437)' ;
n4438 = inter_0
n4472 = (n4645_QN ^ n4471)' ;
n4472 = inter_0
n4531 = (n4100 ^ n4101)' ;
n4531 = inter_0
n4537 = (n4647_QN ^ n4536)' ;
n4537 = inter_0
EX_PC_add4[31] = (n1754_QN ^ n2752)' ;
EX_PC_add4[31] = inter_0
EX_PC_add4[29] = (n1748_QN ^ n2754)' ;
EX_PC_add4[29] = inter_0
EX_PC_add4[27] = (n1744_QN ^ n2756)' ;
EX_PC_add4[27] = inter_0
EX_PC_add4[25] = (n1737_QN ^ n2758)' ;
EX_PC_add4[25] = inter_0
EX_PC_add4[23] = (n1734_QN ^ n2760)' ;
EX_PC_add4[23] = inter_0
EX_PC_add4[21] = (n1731_QN ^ n2762)' ;
EX_PC_add4[21] = inter_0
EX_PC_add4[19] = (n1759_QN ^ n2764)' ;
EX_PC_add4[19] = inter_0
EX_PC_add4[17] = (n1756_QN ^ n2766)' ;
EX_PC_add4[17] = inter_0
EX_PC_add4[15] = (n1753_QN ^ n2768)' ;
EX_PC_add4[15] = inter_0
EX_PC_add4[13] = (n1740_QN ^ n2770)' ;
EX_PC_add4[13] = inter_0
EX_PC_add4[11] = (n1738_QN ^ n2772)' ;
EX_PC_add4[11] = inter_0
EX_PC_add4[9] = (n1746_QN ^ n2774)' ;
EX_PC_add4[9] = inter_0
EX_PC_add4[7] = (n1742_QN ^ n2776)' ;
EX_PC_add4[7] = inter_0
EX_PC_add4[5] = (n1729_QN ^ n2778)' ;
EX_PC_add4[5] = inter_0
EX_PC_add4[3] = (n1757_QN ^ n2780)' ;
EX_PC_add4[3] = inter_0
Parse internal logic successfully!!!
Parse register DQ map successfully!!!
==============================[MINISAT]===============================
| Conflicts |     ORIGINAL     |          LEARNT          | Progress |
|           | Clauses Literals | Clauses Literals  Lit/Cl |          |
======================================================================
|         0 |  866997  1964870 |       0        0     nan |  0.000 % |
======================================================================
UNSAT
