
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/in_fifo.v; read_verilog ../../../usb_cdc/out_fifo.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../../common/hdl/ice40/SB_RAM256x16.v; read_verilog ../../common/hdl/ice40/rom.v; read_verilog ../../common/hdl/ice40/ram.v; read_verilog ../../common/hdl/flash/spi.v; read_verilog ../../common/hdl/flash/flash_spi.v; read_verilog ../hdl/demo/app.v; read_verilog ../hdl/demo/demo.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:309.4-544.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:338.4-775.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/in_fifo.v
Parsing Verilog input from `../../../usb_cdc/in_fifo.v' to AST representation.
Generating RTLIL representation for module `\in_fifo'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/out_fifo.v
Parsing Verilog input from `../../../usb_cdc/out_fifo.v' to AST representation.
Generating RTLIL representation for module `\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../common/hdl/ice40/SB_RAM256x16.v
Parsing Verilog input from `../../common/hdl/ice40/SB_RAM256x16.v' to AST representation.
Generating RTLIL representation for module `\SB_RAM256x16'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../../common/hdl/ice40/rom.v
Parsing Verilog input from `../../common/hdl/ice40/rom.v' to AST representation.
Generating RTLIL representation for module `\rom'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../../common/hdl/ice40/ram.v
Parsing Verilog input from `../../common/hdl/ice40/ram.v' to AST representation.
Generating RTLIL representation for module `\ram'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../../common/hdl/flash/spi.v
Parsing Verilog input from `../../common/hdl/flash/spi.v' to AST representation.
Generating RTLIL representation for module `\spi'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/spi.v:131.4-198.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../../common/hdl/flash/flash_spi.v
Parsing Verilog input from `../../common/hdl/flash/flash_spi.v' to AST representation.
Generating RTLIL representation for module `\flash_spi'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/flash_spi.v:191.4-656.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ../hdl/demo/app.v
Parsing Verilog input from `../hdl/demo/app.v' to AST representation.
Generating RTLIL representation for module `\app'.
Note: Assuming pure combinatorial block at ../hdl/demo/app.v:211.4-576.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ../hdl/demo/demo.v
Parsing Verilog input from `../hdl/demo/demo.v' to AST representation.
Generating RTLIL representation for module `\demo'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top demo; write_json output/demo/demo.json' --

17. Executing SYNTH_ICE40 pass.

17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

17.2. Executing HIERARCHY pass (managing design hierarchy).

17.2.1. Analyzing design hierarchy..
Top module:  \demo
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \flash_spi
Used module:             \spi
Used module:         \ram
Used module:             \SB_RAM256x16
Used module:         \rom
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

17.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_tx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \BIT_SAMPLES = 4

17.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

17.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

17.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

17.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

17.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:338.4-775.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4

17.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:309.4-544.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100

17.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100
Generating RTLIL representation for module `$paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101

17.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101
Generating RTLIL representation for module `$paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101

17.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Generating RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110

17.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Generating RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \SCK_PERIOD_MULTIPLIER = 2

17.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\spi'.
Parameter \SCK_PERIOD_MULTIPLIER = 2
Generating RTLIL representation for module `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/spi.v:131.4-198.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \SCK_PERIOD_MULTIPLIER = 2
Parameter \CLK_PERIODS_PER_US = 2
Parameter \FLASH_SIZE = 1048576
Parameter \BLOCK_SIZE = 4096
Parameter \PAGE_SIZE = 256
Parameter \RESUME_US = 10
Parameter \BLOCK_ERASE_US = 60000
Parameter \PAGE_PROG_US = 700

17.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\flash_spi'.
Parameter \SCK_PERIOD_MULTIPLIER = 2
Parameter \CLK_PERIODS_PER_US = 2
Parameter \FLASH_SIZE = 1048576
Parameter \BLOCK_SIZE = 4096
Parameter \PAGE_SIZE = 256
Parameter \RESUME_US = 10
Parameter \BLOCK_ERASE_US = 60000
Parameter \PAGE_PROG_US = 700
Generating RTLIL representation for module `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/flash_spi.v:191.4-656.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10

17.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\ram'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10

17.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\rom'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

17.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc'.

17.2.18. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         \bulk_endp
Used module:             $paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo
Used module:             $paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi
Used module:             \spi
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             \SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:     \prescaler
Parameter \SCK_PERIOD_MULTIPLIER = 2
Found cached RTLIL representation for module `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Found cached RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Found cached RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100
Found cached RTLIL representation for module `$paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101
Found cached RTLIL representation for module `$paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

17.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

17.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:338.4-775.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.

17.2.21. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi
Used module:             $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

17.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

17.2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo'.

17.2.24. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:             $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo
Used module:             $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi
Used module:             $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler

17.2.25. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:             $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo
Used module:             $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi
Used module:             $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler
Removing unused module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Removing unused module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Removing unused module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Removing unused module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Removing unused module `\flash_spi'.
Removing unused module `\spi'.
Removing unused module `\ram'.
Removing unused module `\rom'.
Removing unused module `\SB_RAM256x16'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\out_fifo'.
Removing unused module `\in_fifo'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removing unused module `\phy_tx'.
Removed 17 unused modules.

17.3. Executing PROC pass (convert processes to netlists).

17.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$3167'.
Cleaned up 1 empty switch.

17.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:90$3146 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 15 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:200$2017 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 8 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:149$2001 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:97$1972 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:84$1962 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:68$1960 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:107$1944 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:107$1944 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:87$1942 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:69$1932 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1780 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1773 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1769 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1762 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1759 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1756 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1753 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1750 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1742 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1735 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1731 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1724 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1721 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1718 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1715 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1712 in module SB_DFFSR.
Removed 1 dead cases from process $proc$../hdl/demo/app.v:211$1277 in module app.
Marked 80 switch rules as full_case in process $proc$../hdl/demo/app.v:211$1277 in module app.
Marked 3 switch rules as full_case in process $proc$../hdl/demo/app.v:151$1268 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/demo/app.v:87$1260 in module app.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:91$3142 in module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
Marked 83 switch rules as full_case in process $proc$../../common/hdl/flash/flash_spi.v:191$2901 in module $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/flash/flash_spi.v:144$2889 in module $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.
Removed 1 dead cases from process $proc$../../common/hdl/flash/spi.v:131$2872 in module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Marked 9 switch rules as full_case in process $proc$../../common/hdl/flash/spi.v:131$2872 in module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/flash/spi.v:99$2865 in module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$972 in module prescaler.
Marked 76 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:309$2450 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:277$2448 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:251$2434 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:203$3513 in module $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.
Marked 6 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:170$3474 in module $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:107$3457 in module $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:75$3439 in module $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:207$3427 in module $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:174$3411 in module $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:98$3379 in module $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:80$3377 in module $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.
Marked 90 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:338$3167 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:308$3165 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:287$3156 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Removed a total of 3 dead cases.

17.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 40 redundant assignments.
Promoted 194 assignments to connections.

17.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1783'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1779'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1772'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1768'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1761'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1758'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1755'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1752'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1749'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1747'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1745'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1741'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1734'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1730'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1723'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1720'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1717'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1714'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1711'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1709'.
  Set init value: \Q = 1'0

17.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$3146'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$2001'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1972'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1960'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1942'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1932'.
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1780'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1769'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1759'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1753'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1742'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1731'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1721'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1715'.
Found async reset \rstn in `\app.$proc$../hdl/demo/app.v:151$1268'.
Found async reset \rstn_i in `\app.$proc$../hdl/demo/app.v:87$1260'.
Found async reset \rstn_i in `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$3142'.
Found async reset \rstn_i in `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:144$2889'.
Found async reset \rstn_i in `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2865'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$972'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2448'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2434'.
Found async reset \app_rstn_i in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$3513'.
Found async reset \rstn_i in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3474'.
Found async reset \rstn_i in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$3457'.
Found async reset \rstn_i in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$3439'.
Found async reset \app_rstn_i in `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$3427'.
Found async reset \rstn_i in `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$3411'.
Found async reset \rstn_i in `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$3377'.
Found async reset \rstn in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$3165'.
Found async reset \rstn_i in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$3156'.

17.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$3146'.
     1/1: $0\u_async_app_rstn.app_rstn_sq[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$2017'.
     1/48: $13\rx_state_d[2:0]
     2/48: $9\rx_valid_fd[0:0]
     3/48: $12\data_d[7:0]
     4/48: $9\stuffing_cnt_d[2:0]
     5/48: $11\data_d[8:8]
     6/48: $9\data_d[8:0] [8]
     7/48: $9\data_d[8:0] [7:0]
     8/48: $12\rx_state_d[2:0]
     9/48: $10\data_d[8:0]
    10/48: $7\rx_valid_fd[0:0]
    11/48: $11\rx_state_d[2:0]
    12/48: $8\rx_valid_fd[0:0]
    13/48: $8\stuffing_cnt_d[2:0]
    14/48: $6\rx_valid_fd[0:0]
    15/48: $10\rx_state_d[2:0]
    16/48: $7\stuffing_cnt_d[2:0]
    17/48: $8\data_d[8:0]
    18/48: $7\data_d[8:0]
    19/48: $5\rx_valid_fd[0:0]
    20/48: $9\rx_state_d[2:0]
    21/48: $8\rx_state_d[2:0]
    22/48: $4\rx_valid_fd[0:0]
    23/48: $6\data_d[8:0]
    24/48: $3\rx_valid_fd[0:0]
    25/48: $7\rx_state_d[2:0]
    26/48: $5\data_d[8:0]
    27/48: $6\stuffing_cnt_d[2:0]
    28/48: $2\rx_valid_fd[0:0]
    29/48: $6\rx_state_d[2:0]
    30/48: $5\stuffing_cnt_d[2:0]
    31/48: $4\data_d[8:0]
    32/48: $4\stuffing_cnt_d[2:0]
    33/48: $4\rx_valid_rd[0:0]
    34/48: $5\rx_state_d[2:0]
    35/48: $3\rx_valid_rd[0:0]
    36/48: $4\rx_state_d[2:0]
    37/48: $3\stuffing_cnt_d[2:0]
    38/48: $3\data_d[8:0]
    39/48: $3\rx_state_d[2:0]
    40/48: $2\rx_valid_rd[0:0]
    41/48: $2\stuffing_cnt_d[2:0]
    42/48: $2\data_d[8:0]
    43/48: $2\rx_state_d[2:0]
    44/48: $1\rx_state_d[2:0]
    45/48: $1\rx_valid_fd[0:0]
    46/48: $1\rx_valid_rd[0:0]
    47/48: $1\stuffing_cnt_d[2:0]
    48/48: $1\data_d[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$2001'.
     1/9: $0\rx_en_q[0:0]
     2/9: $0\dp_pu_q[0:0]
     3/9: $0\cnt_q[17:0]
     4/9: $0\rx_valid_fq[0:0]
     5/9: $0\rx_valid_rq[0:0]
     6/9: $0\rx_state_q[2:0]
     7/9: $0\nrzi_q[3:0]
     8/9: $0\stuffing_cnt_q[2:0]
     9/9: $0\data_q[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1972'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1962'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1960'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1944'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1942'.
     1/6: $0\tx_valid_q[0:0]
     2/6: $0\nrzi_q[0:0]
     3/6: $0\stuffing_cnt_q[2:0]
     4/6: $0\data_q[7:0]
     5/6: $0\bit_cnt_q[2:0]
     6/6: $0\tx_state_q[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1932'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1783'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1780'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1779'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1773'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1772'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1769'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1768'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1762'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1761'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1759'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1758'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1756'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1755'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1753'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1752'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1750'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1749'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1748'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1747'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1746'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1745'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1742'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1741'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1735'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1734'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1731'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1730'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1724'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1723'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1721'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1720'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1718'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1717'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1715'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1714'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1712'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1711'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1710'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1709'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1708'.
Creating decoders for process `\app.$proc$../hdl/demo/app.v:211$1277'.
     1/291: $43\state_d[3:0]
     2/291: $28\byte_cnt_d[23:0]
     3/291: $11\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1535
     4/291: $10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531
     5/291: $9\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1527
     6/291: $8\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1523
     7/291: $7\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1519
     8/291: $6\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1515
     9/291: $5\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1511
    10/291: $4\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1507
    11/291: $9\wait_cnt_d[7:0]
    12/291: $27\byte_cnt_d[23:0]
    13/291: $42\state_d[3:0]
    14/291: $5\crc32_d[31:0]
    15/291: $3\crc32$func$../hdl/demo/app.v:563$1254.i[3:0]$1504
    16/291: $3\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1501
    17/291: $3\crc32$func$../hdl/demo/app.v:563$1254.crc[31:0]$1503
    18/291: $3\crc32$func$../hdl/demo/app.v:563$1254.data[7:0]$1502
    19/291: $41\state_d[3:0]
    20/291: $26\byte_cnt_d[23:0]
    21/291: $25\byte_cnt_d[23:0]
    22/291: $40\state_d[3:0]
    23/291: $24\byte_cnt_d[23:0]
    24/291: $39\state_d[3:0]
    25/291: $2\flash_out_valid[0:0]
    26/291: $7\out_ready[0:0]
    27/291: $2\crc32$func$../hdl/demo/app.v:563$1254.i[3:0]$1495
    28/291: $2\crc32$func$../hdl/demo/app.v:563$1254.crc[31:0]$1494
    29/291: $2\crc32$func$../hdl/demo/app.v:563$1254.data[7:0]$1493
    30/291: $2\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1492
    31/291: $4\crc32_d[31:0]
    32/291: $8\wait_cnt_d[7:0]
    33/291: $1\byte_cnt_d[23:0] [23:16]
    34/291: $23\byte_cnt_d[23:0]
    35/291: $7\wait_cnt_d[7:0]
    36/291: $22\byte_cnt_d[23:0]
    37/291: $37\state_d[3:0]
    38/291: $36\state_d[3:0]
    39/291: $4\in_valid[0:0]
    40/291: $2\flash_in_ready[0:0]
    41/291: $6\wait_cnt_d[7:0]
    42/291: $21\byte_cnt_d[23:0]
    43/291: $1\byte_cnt_d[23:0] [15:8]
    44/291: $35\state_d[3:0]
    45/291: $7\ram_clke[0:0]
    46/291: $7\mem_valid_d[0:0]
    47/291: $20\byte_cnt_d[23:0]
    48/291: $5\wait_cnt_d[7:0]
    49/291: $6\ram_clke[0:0]
    50/291: $16\mem_addr_d[23:0]
    51/291: $6\mem_valid_d[0:0]
    52/291: $19\byte_cnt_d[23:0]
    53/291: $34\state_d[3:0]
    54/291: $15\mem_addr_d[23:0]
    55/291: $5\mem_valid_d[0:0]
    56/291: $5\ram_clke[0:0]
    57/291: $1\mem_addr_d[23:0] [7:0]
    58/291: $33\state_d[3:0]
    59/291: $4\rom_clke[0:0]
    60/291: $4\mem_valid_d[0:0]
    61/291: $18\byte_cnt_d[23:0]
    62/291: $4\wait_cnt_d[7:0]
    63/291: $3\rom_clke[0:0]
    64/291: $13\mem_addr_d[23:0]
    65/291: $3\mem_valid_d[0:0]
    66/291: $17\byte_cnt_d[23:0]
    67/291: $32\state_d[3:0]
    68/291: $12\mem_addr_d[23:0]
    69/291: $2\mem_valid_d[0:0]
    70/291: $2\rom_clke[0:0]
    71/291: $1\lfsr_d[23:0] [23:16]
    72/291: $3\rev8$func$../hdl/demo/app.v:480$1245.$result[7:0]$1465 [6]
    73/291: $3\rev8$func$../hdl/demo/app.v:480$1245.$result[7:0]$1465 [5]
    74/291: $3\rev8$func$../hdl/demo/app.v:480$1245.$result[7:0]$1465 [4]
    75/291: $3\rev8$func$../hdl/demo/app.v:480$1245.$result[7:0]$1465 [3]
    76/291: $3\rev8$func$../hdl/demo/app.v:480$1245.$result[7:0]$1465 [2]
    77/291: $3\rev8$func$../hdl/demo/app.v:480$1245.$result[7:0]$1465 [1]
    78/291: $3\rev8$func$../hdl/demo/app.v:480$1245.$result[7:0]$1465 [0]
    79/291: $3\rev8$func$../hdl/demo/app.v:480$1245.i[3:0]$1467
    80/291: $3\rev8$func$../hdl/demo/app.v:480$1245.data[7:0]$1466
    81/291: $9\in_data[7:0]
    82/291: $8\in_data[7:0]
    83/291: $2\rev8$func$../hdl/demo/app.v:480$1245.i[3:0]$1463
    84/291: $2\rev8$func$../hdl/demo/app.v:480$1245.data[7:0]$1462
    85/291: $2\rev8$func$../hdl/demo/app.v:480$1245.$result[7:0]$1461
    86/291: $31\state_d[3:0]
    87/291: $1\lfsr_d[23:0] [15:8]
    88/291: $3\rev8$func$../hdl/demo/app.v:468$1244.$result[7:0]$1455 [6]
    89/291: $3\rev8$func$../hdl/demo/app.v:468$1244.$result[7:0]$1455 [5]
    90/291: $3\rev8$func$../hdl/demo/app.v:468$1244.$result[7:0]$1455 [4]
    91/291: $3\rev8$func$../hdl/demo/app.v:468$1244.$result[7:0]$1455 [3]
    92/291: $3\rev8$func$../hdl/demo/app.v:468$1244.$result[7:0]$1455 [2]
    93/291: $3\rev8$func$../hdl/demo/app.v:468$1244.$result[7:0]$1455 [1]
    94/291: $3\rev8$func$../hdl/demo/app.v:468$1244.$result[7:0]$1455 [0]
    95/291: $3\rev8$func$../hdl/demo/app.v:468$1244.i[3:0]$1457
    96/291: $3\rev8$func$../hdl/demo/app.v:468$1244.data[7:0]$1456
    97/291: $7\in_data[7:0]
    98/291: $6\in_data[7:0]
    99/291: $2\rev8$func$../hdl/demo/app.v:468$1244.i[3:0]$1453
   100/291: $2\rev8$func$../hdl/demo/app.v:468$1244.data[7:0]$1452
   101/291: $2\rev8$func$../hdl/demo/app.v:468$1244.$result[7:0]$1451
   102/291: $30\state_d[3:0]
   103/291: $1\byte_cnt_d[23:0] [7:0]
   104/291: $3\rev8$func$../hdl/demo/app.v:456$1243.$result[7:0]$1445 [6]
   105/291: $3\rev8$func$../hdl/demo/app.v:456$1243.$result[7:0]$1445 [5]
   106/291: $3\rev8$func$../hdl/demo/app.v:456$1243.$result[7:0]$1445 [4]
   107/291: $3\rev8$func$../hdl/demo/app.v:456$1243.$result[7:0]$1445 [3]
   108/291: $3\rev8$func$../hdl/demo/app.v:456$1243.$result[7:0]$1445 [2]
   109/291: $3\rev8$func$../hdl/demo/app.v:456$1243.$result[7:0]$1445 [1]
   110/291: $3\rev8$func$../hdl/demo/app.v:456$1243.$result[7:0]$1445 [0]
   111/291: $3\rev8$func$../hdl/demo/app.v:456$1243.i[3:0]$1447
   112/291: $3\rev8$func$../hdl/demo/app.v:456$1243.data[7:0]$1446
   113/291: $5\in_data[7:0]
   114/291: $4\in_data[7:0]
   115/291: $2\rev8$func$../hdl/demo/app.v:456$1243.i[3:0]$1443
   116/291: $2\rev8$func$../hdl/demo/app.v:456$1243.data[7:0]$1442
   117/291: $2\rev8$func$../hdl/demo/app.v:456$1243.$result[7:0]$1441
   118/291: $29\state_d[3:0]
   119/291: $1\mem_addr_d[23:0] [23:16]
   120/291: $3\rev8$func$../hdl/demo/app.v:444$1242.$result[7:0]$1435 [6]
   121/291: $3\rev8$func$../hdl/demo/app.v:444$1242.$result[7:0]$1435 [5]
   122/291: $3\rev8$func$../hdl/demo/app.v:444$1242.$result[7:0]$1435 [4]
   123/291: $3\rev8$func$../hdl/demo/app.v:444$1242.$result[7:0]$1435 [3]
   124/291: $3\rev8$func$../hdl/demo/app.v:444$1242.$result[7:0]$1435 [2]
   125/291: $3\rev8$func$../hdl/demo/app.v:444$1242.$result[7:0]$1435 [1]
   126/291: $3\rev8$func$../hdl/demo/app.v:444$1242.$result[7:0]$1435 [0]
   127/291: $3\rev8$func$../hdl/demo/app.v:444$1242.i[3:0]$1437
   128/291: $3\rev8$func$../hdl/demo/app.v:444$1242.data[7:0]$1436
   129/291: $3\in_data[7:0]
   130/291: $2\in_data[7:0]
   131/291: $2\rev8$func$../hdl/demo/app.v:444$1242.i[3:0]$1433
   132/291: $2\rev8$func$../hdl/demo/app.v:444$1242.data[7:0]$1432
   133/291: $2\rev8$func$../hdl/demo/app.v:444$1242.$result[7:0]$1431
   134/291: $28\state_d[3:0]
   135/291: $17\mem_addr_d[23:0]
   136/291: $16\byte_cnt_d[23:0]
   137/291: $10\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1425
   138/291: $9\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1421
   139/291: $8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417
   140/291: $7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413
   141/291: $6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409
   142/291: $5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405
   143/291: $4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401
   144/291: $3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397
   145/291: $3\wait_cnt_d[7:0]
   146/291: $15\byte_cnt_d[23:0]
   147/291: $26\state_d[3:0]
   148/291: $3\crc32_d[31:0]
   149/291: $2\crc32$func$../hdl/demo/app.v:426$1241.i[3:0]$1394
   150/291: $2\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1391
   151/291: $2\crc32$func$../hdl/demo/app.v:426$1241.crc[31:0]$1393
   152/291: $2\crc32$func$../hdl/demo/app.v:426$1241.data[7:0]$1392
   153/291: $3\rev8$func$../hdl/demo/app.v:456$1243.$result[7:0]$1445 [7]
   154/291: $14\byte_cnt_d[23:0]
   155/291: $10\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1384
   156/291: $9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380
   157/291: $8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376
   158/291: $7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372
   159/291: $6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368
   160/291: $5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364
   161/291: $4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360
   162/291: $3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356
   163/291: $2\wait_cnt_d[7:0]
   164/291: $13\byte_cnt_d[23:0]
   165/291: $24\state_d[3:0]
   166/291: $8\lfsr_d[23:0]
   167/291: $2\crc32_d[31:0]
   168/291: $2\crc32$func$../hdl/demo/app.v:414$1240.i[3:0]$1353
   169/291: $2\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1350
   170/291: $2\crc32$func$../hdl/demo/app.v:414$1240.crc[31:0]$1352
   171/291: $2\crc32$func$../hdl/demo/app.v:414$1240.data[7:0]$1351
   172/291: $38\state_d[3:0]
   173/291: $12\byte_cnt_d[23:16]
   174/291: $23\state_d[3:0]
   175/291: $9\mem_addr_d[23:0] [15:0]
   176/291: $22\state_d[3:0]
   177/291: $11\mem_addr_d[23:0]
   178/291: $21\state_d[3:0]
   179/291: $11\byte_cnt_d[23:16]
   180/291: $20\state_d[3:0]
   181/291: $10\byte_cnt_d[23:16]
   182/291: $19\state_d[3:0]
   183/291: $9\byte_cnt_d[23:16]
   184/291: $18\state_d[3:0]
   185/291: $7\lfsr_d[23:16]
   186/291: $10\mem_addr_d[23:16]
   187/291: $17\state_d[3:0]
   188/291: $7\byte_cnt_d[23:16]
   189/291: $16\state_d[3:0]
   190/291: $6\byte_cnt_d[23:16]
   191/291: $15\state_d[3:0]
   192/291: $6\out_ready[0:0]
   193/291: $2\flash_en[0:0]
   194/291: $8\byte_cnt_d[23:16]
   195/291: $6\lfsr_d[23:16]
   196/291: $1\mem_addr_d[23:0] [15:8]
   197/291: $14\state_d[3:0]
   198/291: $8\mem_addr_d[15:8]
   199/291: $13\state_d[3:0]
   200/291: $5\byte_cnt_d[15:8]
   201/291: $12\state_d[3:0]
   202/291: $4\byte_cnt_d[15:8]
   203/291: $11\state_d[3:0]
   204/291: $5\out_ready[0:0]
   205/291: $7\mem_addr_d[15:8]
   206/291: $4\lfsr_d[15:8]
   207/291: $1\lfsr_d[23:0] [7:0]
   208/291: $9\mem_addr_d[23:0] [23:16]
   209/291: $3\rev8$func$../hdl/demo/app.v:444$1242.$result[7:0]$1435 [7]
   210/291: $3\rev8$func$../hdl/demo/app.v:480$1245.$result[7:0]$1465 [7]
   211/291: $10\state_d[3:0]
   212/291: $3\wait_d[7:0]
   213/291: $9\state_d[3:0]
   214/291: $6\mem_addr_d[7:0]
   215/291: $8\state_d[3:0]
   216/291: $3\byte_cnt_d[7:0]
   217/291: $7\state_d[3:0]
   218/291: $2\byte_cnt_d[7:0]
   219/291: $6\state_d[3:0]
   220/291: $4\out_ready[0:0]
   221/291: $3\flash_clear_status[0:0]
   222/291: $5\mem_addr_d[7:0]
   223/291: $2\wait_d[7:0]
   224/291: $2\lfsr_d[7:0]
   225/291: $25\state_d[3:0]
   226/291: $3\rev8$func$../hdl/demo/app.v:468$1244.$result[7:0]$1455 [7]
   227/291: $27\state_d[3:0]
   228/291: $3\lfsr_d[7:0]
   229/291: $5\state_d[3:0]
   230/291: $2\flash_clear_status[0:0]
   231/291: $4\mem_addr_d[23:0]
   232/291: $4\ram_we[0:0]
   233/291: $4\ram_clke[0:0]
   234/291: $3\out_ready[0:0]
   235/291: $4\state_d[3:0]
   236/291: $3\ram_we[0:0]
   237/291: $3\ram_clke[0:0]
   238/291: $3\mem_addr_d[23:0]
   239/291: $3\in_valid[0:0]
   240/291: $2\ram_we[0:0]
   241/291: $2\ram_clke[0:0]
   242/291: $2\mem_addr_d[23:0]
   243/291: $2\out_ready[0:0]
   244/291: $2\in_valid[0:0]
   245/291: $3\state_d[3:0]
   246/291: $2\state_d[3:0]
   247/291: $1\state_d[3:0]
   248/291: $1\crc32$func$../hdl/demo/app.v:563$1254.i[3:0]$1325
   249/291: $1\crc32$func$../hdl/demo/app.v:563$1254.crc[31:0]$1324
   250/291: $1\crc32$func$../hdl/demo/app.v:563$1254.data[7:0]$1323
   251/291: $1\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1322
   252/291: $1\rev8$func$../hdl/demo/app.v:480$1245.i[3:0]$1321
   253/291: $1\rev8$func$../hdl/demo/app.v:480$1245.data[7:0]$1320
   254/291: $1\rev8$func$../hdl/demo/app.v:480$1245.$result[7:0]$1319
   255/291: $1\rev8$func$../hdl/demo/app.v:468$1244.i[3:0]$1318
   256/291: $1\rev8$func$../hdl/demo/app.v:468$1244.data[7:0]$1317
   257/291: $1\rev8$func$../hdl/demo/app.v:468$1244.$result[7:0]$1316
   258/291: $1\rev8$func$../hdl/demo/app.v:456$1243.i[3:0]$1315
   259/291: $1\rev8$func$../hdl/demo/app.v:456$1243.data[7:0]$1314
   260/291: $1\rev8$func$../hdl/demo/app.v:456$1243.$result[7:0]$1313
   261/291: $1\rev8$func$../hdl/demo/app.v:444$1242.i[3:0]$1312
   262/291: $1\rev8$func$../hdl/demo/app.v:444$1242.data[7:0]$1311
   263/291: $1\rev8$func$../hdl/demo/app.v:444$1242.$result[7:0]$1310
   264/291: $1\crc32$func$../hdl/demo/app.v:426$1241.i[3:0]$1309
   265/291: $1\crc32$func$../hdl/demo/app.v:426$1241.crc[31:0]$1308
   266/291: $1\crc32$func$../hdl/demo/app.v:426$1241.data[7:0]$1307
   267/291: $1\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1306
   268/291: $1\crc32$func$../hdl/demo/app.v:414$1240.i[3:0]$1305
   269/291: $1\crc32$func$../hdl/demo/app.v:414$1240.crc[31:0]$1304
   270/291: $1\crc32$func$../hdl/demo/app.v:414$1240.data[7:0]$1303
   271/291: $1\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1302
   272/291: $1\end_block_addr[7:0]
   273/291: $1\start_block_addr[7:0]
   274/291: $1\flash_clear_status[0:0]
   275/291: $1\flash_out_valid[0:0]
   276/291: $1\flash_in_ready[0:0]
   277/291: $1\flash_en[0:0]
   278/291: $1\ram_we[0:0]
   279/291: $1\ram_clke[0:0]
   280/291: $1\rom_clke[0:0]
   281/291: $14\mem_addr_d[23:0]
   282/291: $1\mem_valid_d[0:0]
   283/291: $1\wait_d[7:0]
   284/291: $5\lfsr_d[15:8]
   285/291: $1\crc32_d[31:0]
   286/291: $1\cmd_d[7:0]
   287/291: $1\wait_cnt_d[7:0]
   288/291: $1\out_ready[0:0]
   289/291: $1\in_valid[0:0]
   290/291: $1\in_data[7:0]
   291/291: $2\cmd_d[7:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:151$1268'.
     1/11: $0\wait_cnt_q[7:0]
     2/11: $0\mem_addr_q[23:0]
     3/11: $0\mem_valid_q[0:0]
     4/11: $0\wait_q[7:0]
     5/11: $0\byte_cnt_q[23:0]
     6/11: $0\lfsr_q[23:0]
     7/11: $0\crc32_q[31:0]
     8/11: $0\cmd_q[7:0]
     9/11: $0\state_q[3:0]
    10/11: $0\out_valid_q[0:0]
    11/11: $0\out_data_q[7:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:87$1260'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$3142'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$3113'.
     1/1: $0\u_multi_bank.block_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$3109'.
     1/1: $0\u_8bit.byte_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$3084'.
     1/1: $0\u_multi_bank.block_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$3077'.
     1/1: $0\u_8bit.byte_addr_q[0:0]
Creating decoders for process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
     1/217: $1\page_addr_d[11:0] [11:4]
     2/217: $1\page_addr_d[11:0] [3:0]
     3/217: $53\byte_cnt_d[7:0]
     4/217: $52\byte_cnt_d[7:0]
     5/217: $9\wr_valid[0:0]
     6/217: $13\wr_data[7:0]
     7/217: $10\en[0:0]
     8/217: $38\state_d[4:0]
     9/217: $40\state_d[4:0]
    10/217: $39\state_d[4:0]
    11/217: $37\state_d[4:0]
    12/217: $17\page_addr_d[11:0]
    13/217: $16\page_addr_d[11:0]
    14/217: $34\state_d[4:0]
    15/217: $15\page_addr_d[11:0]
    16/217: $33\state_d[4:0]
    17/217: $14\page_addr_d[11:0]
    18/217: $32\state_d[4:0]
    19/217: $13\page_addr_d[11:0]
    20/217: $31\state_d[4:0]
    21/217: $51\byte_cnt_d[7:0]
    22/217: $36\state_d[4:0]
    23/217: $30\state_d[4:0]
    24/217: $10\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3058
    25/217: $9\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3054
    26/217: $8\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3050
    27/217: $7\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3046
    28/217: $6\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3042
    29/217: $5\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3038
    30/217: $4\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3034
    31/217: $3\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3030
    32/217: $49\byte_cnt_d[7:0]
    33/217: $29\state_d[4:0]
    34/217: $7\crc16_d[15:0]
    35/217: $2\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.i[3:0]$3027
    36/217: $2\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3024
    37/217: $2\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.crc[15:0]$3026
    38/217: $2\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.data[7:0]$3025
    39/217: $35\state_d[4:0]
    40/217: $28\state_d[4:0]
    41/217: $6\crc16_d[15:0]
    42/217: $11\wait_cnt_d[15:0]
    43/217: $12\wr_data[7:0]
    44/217: $10\wait_cnt_d[15:0]
    45/217: $47\byte_cnt_d[7:0]
    46/217: $27\state_d[4:0]
    47/217: $5\crc16_d[15:0]
    48/217: $46\byte_cnt_d[7:0]
    49/217: $50\byte_cnt_d[7:0]
    50/217: $45\byte_cnt_d[7:0]
    51/217: $44\byte_cnt_d[7:0]
    52/217: $43\byte_cnt_d[7:0]
    53/217: $42\byte_cnt_d[7:0]
    54/217: $41\byte_cnt_d[7:0]
    55/217: $40\byte_cnt_d[7:0]
    56/217: $8\wr_valid[0:0]
    57/217: $11\wr_data[7:0]
    58/217: $9\en[0:0]
    59/217: $8\wait_cnt_d[15:0]
    60/217: $4\rd_ready[0:0]
    61/217: $26\state_d[4:0]
    62/217: $48\byte_cnt_d[7:0]
    63/217: $11\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3008
    64/217: $10\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3004
    65/217: $9\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3000
    66/217: $8\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2996
    67/217: $7\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2992
    68/217: $6\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2988
    69/217: $5\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2984
    70/217: $4\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2980
    71/217: $24\state_d[4:0]
    72/217: $3\last_byte_d[7:0]
    73/217: $39\byte_cnt_d[7:0]
    74/217: $4\crc16_d[15:0]
    75/217: $3\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.i[3:0]$2977
    76/217: $3\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2974
    77/217: $3\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.crc[15:0]$2976
    78/217: $3\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.data[7:0]$2975
    79/217: $2\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.i[3:0]$2972
    80/217: $2\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.crc[15:0]$2971
    81/217: $2\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.data[7:0]$2970
    82/217: $2\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2969
    83/217: $2\last_byte_d[7:0]
    84/217: $38\byte_cnt_d[7:0]
    85/217: $23\state_d[4:0]
    86/217: $3\crc16_d[15:0]
    87/217: $2\out_ready[0:0]
    88/217: $7\wr_valid[0:0]
    89/217: $10\wr_data[7:0]
    90/217: $8\en[0:0]
    91/217: $7\wait_cnt_d[15:0]
    92/217: $9\wait_cnt_d[15:0]
    93/217: $22\state_d[4:0]
    94/217: $9\wr_data[7:0]
    95/217: $36\byte_cnt_d[7:0]
    96/217: $21\state_d[4:0]
    97/217: $2\crc16_d[15:0]
    98/217: $35\byte_cnt_d[7:0]
    99/217: $25\state_d[4:0]
   100/217: $33\byte_cnt_d[7:0]
   101/217: $6\wr_valid[0:0]
   102/217: $8\wr_data[7:0]
   103/217: $7\en[0:0]
   104/217: $20\state_d[4:0]
   105/217: $37\byte_cnt_d[7:0]
   106/217: $34\byte_cnt_d[7:0]
   107/217: $18\state_d[4:0]
   108/217: $11\page_addr_d[11:0]
   109/217: $17\state_d[4:0]
   110/217: $32\byte_cnt_d[7:0]
   111/217: $10\page_addr_d[11:0]
   112/217: $31\byte_cnt_d[7:0]
   113/217: $16\state_d[4:0]
   114/217: $9\page_addr_d[11:0]
   115/217: $30\byte_cnt_d[7:0]
   116/217: $15\state_d[4:0]
   117/217: $19\state_d[4:0]
   118/217: $8\page_addr_d[3:0]
   119/217: $14\state_d[4:0]
   120/217: $7\wr_data[7:0]
   121/217: $7\page_addr_d[3:0]
   122/217: $28\byte_cnt_d[7:0]
   123/217: $13\state_d[4:0]
   124/217: $27\byte_cnt_d[7:0]
   125/217: $6\wait_cnt_d[15:0]
   126/217: $26\byte_cnt_d[7:0]
   127/217: $25\byte_cnt_d[7:0]
   128/217: $24\byte_cnt_d[7:0]
   129/217: $23\byte_cnt_d[7:0]
   130/217: $22\byte_cnt_d[7:0]
   131/217: $21\byte_cnt_d[7:0]
   132/217: $5\wr_valid[0:0]
   133/217: $6\wr_data[7:0]
   134/217: $6\en[0:0]
   135/217: $5\wait_cnt_d[15:0]
   136/217: $3\rd_ready[0:0]
   137/217: $12\state_d[4:0]
   138/217: $12\page_addr_d[11:0]
   139/217: $19\byte_cnt_d[7:0]
   140/217: $18\byte_cnt_d[7:0]
   141/217: $17\byte_cnt_d[7:0]
   142/217: $16\byte_cnt_d[7:0]
   143/217: $4\wr_valid[0:0]
   144/217: $5\wr_data[7:0]
   145/217: $5\en[0:0]
   146/217: $4\wait_cnt_d[15:0]
   147/217: $11\state_d[4:0]
   148/217: $29\byte_cnt_d[7:0]
   149/217: $14\byte_cnt_d[7:0]
   150/217: $3\wr_valid[0:0]
   151/217: $4\wr_data[7:0]
   152/217: $4\en[0:0]
   153/217: $10\state_d[4:0]
   154/217: $20\byte_cnt_d[7:0]
   155/217: $5\en_d[0:0]
   156/217: $6\page_addr_d[11:0]
   157/217: $5\page_addr_d[11:0]
   158/217: $4\en_d[0:0]
   159/217: $13\byte_cnt_d[7:0]
   160/217: $4\page_addr_d[11:0]
   161/217: $3\en_d[0:0]
   162/217: $12\byte_cnt_d[7:0]
   163/217: $2\rd_ready[0:0]
   164/217: $2\in_valid[0:0]
   165/217: $2\in_data[7:0]
   166/217: $3\en[0:0]
   167/217: $9\state_d[4:0]
   168/217: $15\byte_cnt_d[7:0]
   169/217: $8\state_d[4:0]
   170/217: $3\wr_data[7:0]
   171/217: $3\page_addr_d[3:0]
   172/217: $10\byte_cnt_d[7:0]
   173/217: $7\state_d[4:0]
   174/217: $9\byte_cnt_d[7:0]
   175/217: $6\en_d[0:0]
   176/217: $11\byte_cnt_d[7:0]
   177/217: $6\state_d[4:0]
   178/217: $7\byte_cnt_d[7:0]
   179/217: $5\state_d[4:0]
   180/217: $6\byte_cnt_d[7:0]
   181/217: $4\state_d[4:0]
   182/217: $2\page_addr_d[11:0] [11:4]
   183/217: $2\page_addr_d[11:0] [3:0]
   184/217: $5\byte_cnt_d[7:0]
   185/217: $4\byte_cnt_d[7:0]
   186/217: $3\byte_cnt_d[7:0]
   187/217: $2\byte_cnt_d[7:0]
   188/217: $2\wr_valid[0:0]
   189/217: $2\wr_data[7:0]
   190/217: $2\en[0:0]
   191/217: $2\wait_cnt_d[15:0]
   192/217: $3\wait_cnt_d[15:0]
   193/217: $3\state_d[4:0]
   194/217: $2\en_d[0:0]
   195/217: $2\state_d[4:0]
   196/217: $1\wait_cnt_d[15:0]
   197/217: $1\byte_cnt_d[7:0]
   198/217: $1\en_d[0:0]
   199/217: $1\state_d[4:0]
   200/217: $1\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.i[3:0]$2918
   201/217: $1\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.crc[15:0]$2917
   202/217: $1\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.data[7:0]$2916
   203/217: $1\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$2915
   204/217: $1\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.i[3:0]$2914
   205/217: $1\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.crc[15:0]$2913
   206/217: $1\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.data[7:0]$2912
   207/217: $1\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2911
   208/217: $1\wr_data[7:0]
   209/217: $1\en[0:0]
   210/217: $8\byte_cnt_d[7:0]
   211/217: $1\last_byte_d[7:0]
   212/217: $1\rd_ready[0:0]
   213/217: $1\wr_valid[0:0]
   214/217: $1\out_ready[0:0]
   215/217: $1\in_valid[0:0]
   216/217: $1\in_data[7:0]
   217/217: $1\crc16_d[15:0]
Creating decoders for process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:144$2889'.
     1/7: $0\en_q[0:0]
     2/7: $0\last_byte_q[7:0]
     3/7: $0\crc16_q[15:0]
     4/7: $0\wait_cnt_q[15:0]
     5/7: $0\page_addr_q[11:0]
     6/7: $0\byte_cnt_q[7:0]
     7/7: $0\state_q[4:0]
Creating decoders for process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2872'.
     1/39: $9\state_d[1:0]
     2/39: $5\rd_data_d[7:0]
     3/39: $4\sck_d[0:0]
     4/39: $8\state_d[1:0]
     5/39: $8\wr_data_d[7:0]
     6/39: $3\sck_d[0:0]
     7/39: $4\rd_data_d[7:0]
     8/39: $2\sck_d[0:0]
     9/39: $3\rd_data_d[7:0]
    10/39: $7\wr_data_d[7:0]
    11/39: $7\state_d[1:0]
    12/39: $5\wr_ready[0:0]
    13/39: $6\wr_data_d[7:0]
    14/39: $6\state_d[1:0]
    15/39: $5\wr_data_d[7:0]
    16/39: $5\state_d[1:0]
    17/39: $4\wr_ready[0:0]
    18/39: $3\wr_ready[0:0]
    19/39: $4\wr_data_d[7:0]
    20/39: $4\state_d[1:0]
    21/39: $3\rd_valid[0:0]
    22/39: $3\bit_cnt_d[2:0]
    23/39: $2\rd_valid[0:0]
    24/39: $2\wr_ready[0:0]
    25/39: $3\wr_data_d[7:0]
    26/39: $3\state_d[1:0]
    27/39: $2\bit_cnt_d[2:0]
    28/39: $2\rd_data_d[7:0]
    29/39: $2\state_d[1:0]
    30/39: $2\wr_data_d[7:0]
    31/39: $2\en_d[0:0]
    32/39: $1\state_d[1:0]
    33/39: $1\rd_valid[0:0]
    34/39: $1\wr_ready[0:0]
    35/39: $1\sck_d[0:0]
    36/39: $1\en_d[0:0]
    37/39: $1\rd_data_d[7:0]
    38/39: $1\wr_data_d[7:0]
    39/39: $1\bit_cnt_d[2:0]
Creating decoders for process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2865'.
     1/6: $0\en_q[0:0]
     2/6: $0\sck_q[0:0]
     3/6: $0\rd_data_q[7:0]
     4/6: $0\wr_data_q[7:0]
     5/6: $0\state_q[1:0]
     6/6: $0\bit_cnt_q[2:0]
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$972'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
     1/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2422.$result[7:0]$2553 [7]
     2/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2422.$result[7:0]$2553 [5]
     3/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2422.$result[7:0]$2553 [4]
     4/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2422.$result[7:0]$2553 [3]
     5/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2422.$result[7:0]$2553 [2]
     6/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2422.$result[7:0]$2553 [1]
     7/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2422.$result[7:0]$2553 [0]
     8/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2421.$result[7:0]$2550 [7]
     9/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2421.$result[7:0]$2550 [4]
    10/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2421.$result[7:0]$2550 [3]
    11/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2421.$result[7:0]$2550 [2]
    12/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2421.$result[7:0]$2550 [1]
    13/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2421.$result[7:0]$2550 [0]
    14/291: $3\dataout_toggle_d[15:0] [15:1]
    15/291: $3\dataout_toggle_d[15:0] [0]
    16/291: $9\crc16$func$../../../usb_cdc/sie.v:524$2420.$result[15:0]$2850
    17/291: $8\crc16$func$../../../usb_cdc/sie.v:524$2420.$result[15:0]$2846
    18/291: $7\crc16$func$../../../usb_cdc/sie.v:524$2420.$result[15:0]$2842
    19/291: $6\crc16$func$../../../usb_cdc/sie.v:524$2420.$result[15:0]$2838
    20/291: $5\crc16$func$../../../usb_cdc/sie.v:524$2420.$result[15:0]$2834
    21/291: $4\crc16$func$../../../usb_cdc/sie.v:524$2420.$result[15:0]$2830
    22/291: $3\crc16$func$../../../usb_cdc/sie.v:524$2420.$result[15:0]$2826
    23/291: $25\phy_state_d[3:0]
    24/291: $6\in_ready[0:0]
    25/291: $3\datain_toggle_d[15:0] [0]
    26/291: $5\in_ready[0:0]
    27/291: $5\tx_data[7:0]
    28/291: $10\pid_d[3:0]
    29/291: $23\phy_state_d[3:0]
    30/291: $4\tx_data[7:0]
    31/291: $9\pid_d[3:0]
    32/291: $4\in_ready[0:0]
    33/291: $22\phy_state_d[3:0]
    34/291: $3\tx_data[7:0]
    35/291: $8\pid_d[3:0]
    36/291: $3\in_ready[0:0]
    37/291: $2\data_d[15:0] [15:8]
    38/291: $9\crc16$func$../../../usb_cdc/sie.v:473$2419.$result[15:0]$2787
    39/291: $8\crc16$func$../../../usb_cdc/sie.v:473$2419.$result[15:0]$2783
    40/291: $7\crc16$func$../../../usb_cdc/sie.v:473$2419.$result[15:0]$2779
    41/291: $6\crc16$func$../../../usb_cdc/sie.v:473$2419.$result[15:0]$2775
    42/291: $5\crc16$func$../../../usb_cdc/sie.v:473$2419.$result[15:0]$2771
    43/291: $4\crc16$func$../../../usb_cdc/sie.v:473$2419.$result[15:0]$2767
    44/291: $3\crc16$func$../../../usb_cdc/sie.v:473$2419.$result[15:0]$2763
    45/291: $7\pid_d[3:0]
    46/291: $14\dataout_toggle_d[15:0]
    47/291: $6$bitselwrite$data$../../../usb_cdc/sie.v:462$2418[15:0]$2753
    48/291: $6$bitselwrite$mask$../../../usb_cdc/sie.v:462$2417[15:0]$2752
    49/291: $6\pid_d[3:0]
    50/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:462$2418[15:0]$2750
    51/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:462$2417[15:0]$2749
    52/291: $13\dataout_toggle_d[15:0]
    53/291: $15\out_eop[0:0]
    54/291: $12\dataout_toggle_d[15:0]
    55/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:453$2416[15:0]$2738
    56/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:453$2415[15:0]$2737
    57/291: $5\out_err[0:0]
    58/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:462$2418[15:0]$2730
    59/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:462$2417[15:0]$2729
    60/291: $11\dataout_toggle_d[15:0]
    61/291: $5\pid_d[3:0]
    62/291: $21\phy_state_d[3:0]
    63/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:453$2416[15:0]$2728
    64/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:453$2415[15:0]$2727
    65/291: $14\out_eop[0:0]
    66/291: $4\out_err[0:0]
    67/291: $11\crc16$func$../../../usb_cdc/sie.v:450$2414.$result[15:0]$2724
    68/291: $10\crc16$func$../../../usb_cdc/sie.v:450$2414.$result[15:0]$2720
    69/291: $9\crc16$func$../../../usb_cdc/sie.v:450$2414.$result[15:0]$2716
    70/291: $8\crc16$func$../../../usb_cdc/sie.v:450$2414.$result[15:0]$2712
    71/291: $7\crc16$func$../../../usb_cdc/sie.v:450$2414.$result[15:0]$2708
    72/291: $6\crc16$func$../../../usb_cdc/sie.v:450$2414.$result[15:0]$2704
    73/291: $5\crc16$func$../../../usb_cdc/sie.v:450$2414.$result[15:0]$2700
    74/291: $4\crc16$func$../../../usb_cdc/sie.v:450$2414.$result[15:0]$2696
    75/291: $3\out_valid[0:0]
    76/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:462$2418[15:0]$2693
    77/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:462$2417[15:0]$2692
    78/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:453$2416[15:0]$2691
    79/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:453$2415[15:0]$2690
    80/291: $3\crc16$func$../../../usb_cdc/sie.v:450$2414.i[3:0]$2689
    81/291: $3\crc16$func$../../../usb_cdc/sie.v:450$2414.crc[15:0]$2688
    82/291: $3\crc16$func$../../../usb_cdc/sie.v:450$2414.data[7:0]$2687
    83/291: $3\crc16$func$../../../usb_cdc/sie.v:450$2414.$result[15:0]$2686
    84/291: $13\out_eop[0:0]
    85/291: $3\out_err[0:0]
    86/291: $10\dataout_toggle_d[15:0]
    87/291: $4\pid_d[3:0]
    88/291: $20\phy_state_d[3:0]
    89/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2422.$result[7:0]$2553 [6]
    90/291: $9\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2679
    91/291: $8\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2675
    92/291: $7\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2671
    93/291: $6\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2667
    94/291: $5\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2663
    95/291: $4\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2659
    96/291: $3\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2655
    97/291: $19\phy_state_d[3:0]
    98/291: $24\phy_state_d[3:0]
    99/291: $9\dataout_toggle_d[0:0]
   100/291: $13\datain_toggle_d[0:0]
   101/291: $18\phy_state_d[3:0]
   102/291: $11\out_eop[0:0]
   103/291: $8\dataout_toggle_d[0:0]
   104/291: $12\datain_toggle_d[0:0]
   105/291: $10\out_eop[0:0]
   106/291: $7\dataout_toggle_d[0:0]
   107/291: $11\datain_toggle_d[0:0]
   108/291: $17\phy_state_d[3:0]
   109/291: $5\frame_d[10:0]
   110/291: $9\out_eop[0:0]
   111/291: $6\dataout_toggle_d[0:0]
   112/291: $10\datain_toggle_d[0:0]
   113/291: $5\endp_d[3:0]
   114/291: $5\addr_d[6:0]
   115/291: $16\phy_state_d[3:0]
   116/291: $8\out_eop[0:0]
   117/291: $5\dataout_toggle_d[0:0]
   118/291: $9\datain_toggle_d[0:0]
   119/291: $4\frame_d[10:0]
   120/291: $4\endp_d[3:0]
   121/291: $4\addr_d[6:0]
   122/291: $15\phy_state_d[3:0]
   123/291: $14\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2644
   124/291: $13\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2640
   125/291: $12\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2636
   126/291: $11\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2632
   127/291: $10\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2628
   128/291: $9\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2624
   129/291: $8\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2620
   130/291: $7\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2616
   131/291: $6\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2612
   132/291: $5\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2608
   133/291: $4\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2604
   134/291: $7\out_eop[0:0]
   135/291: $4\dataout_toggle_d[0:0]
   136/291: $8\datain_toggle_d[0:0]
   137/291: $3\frame_d[10:0]
   138/291: $3\endp_d[3:0]
   139/291: $3\addr_d[6:0]
   140/291: $14\phy_state_d[3:0]
   141/291: $3\rev5$func$../../../usb_cdc/sie.v:416$2412.i[2:0]$2601
   142/291: $3\rev5$func$../../../usb_cdc/sie.v:416$2412.$result[4:0]$2599 [3]
   143/291: $3\rev5$func$../../../usb_cdc/sie.v:416$2412.$result[4:0]$2599 [2]
   144/291: $3\rev5$func$../../../usb_cdc/sie.v:416$2412.$result[4:0]$2599 [1]
   145/291: $3\rev5$func$../../../usb_cdc/sie.v:416$2412.$result[4:0]$2599 [0]
   146/291: $12\out_eop[0:0]
   147/291: $3\rev5$func$../../../usb_cdc/sie.v:416$2412.data[4:0]$2600
   148/291: $3\crc5$func$../../../usb_cdc/sie.v:416$2411.i[3:0]$2598
   149/291: $3\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2596
   150/291: $3\crc5$func$../../../usb_cdc/sie.v:416$2411.data[10:0]$2597
   151/291: $2\data_d[15:0] [7:0]
   152/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2421.$result[7:0]$2550 [5]
   153/291: $3\rev5$func$../../../usb_cdc/sie.v:416$2412.$result[4:0]$2599 [4]
   154/291: $10\crc16$func$../../../usb_cdc/sie.v:473$2419.$result[15:0]$2791
   155/291: $13\phy_state_d[3:0]
   156/291: $11\phy_state_d[3:0]
   157/291: $6\in_data_ack[0:0]
   158/291: $6\out_eop[0:0]
   159/291: $7\datain_toggle_d[15:0]
   160/291: $6$bitselwrite$data$../../../usb_cdc/sie.v:382$2410[15:0]$2582
   161/291: $6$bitselwrite$mask$../../../usb_cdc/sie.v:382$2409[15:0]$2581
   162/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:382$2410[15:0]$2577
   163/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:382$2409[15:0]$2576
   164/291: $5\in_data_ack[0:0]
   165/291: $5\out_eop[0:0]
   166/291: $6\datain_toggle_d[15:0]
   167/291: $10\phy_state_d[3:0]
   168/291: $9\phy_state_d[3:0]
   169/291: $8\phy_state_d[3:0]
   170/291: $7\phy_state_d[3:0]
   171/291: $6\phy_state_d[3:0]
   172/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:382$2410[15:0]$2563
   173/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:382$2409[15:0]$2562
   174/291: $4\in_data_ack[0:0]
   175/291: $4\out_eop[0:0]
   176/291: $5\datain_toggle_d[15:0]
   177/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:382$2410[15:0]$2561
   178/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:382$2409[15:0]$2560
   179/291: $3\in_data_ack[0:0]
   180/291: $3\out_eop[0:0]
   181/291: $4\datain_toggle_d[15:0]
   182/291: $5\phy_state_d[3:0]
   183/291: $3\pid_d[3:0]
   184/291: $4\phy_state_d[3:0]
   185/291: $3\phy_state_d[3:0]
   186/291: $2\phy_state_d[3:0]
   187/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2422.i[3:0]$2555
   188/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2422.data[7:0]$2554
   189/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2421.$result[7:0]$2550 [6]
   190/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2421.i[3:0]$2552
   191/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2421.data[7:0]$2551
   192/291: $3\datain_toggle_d[15:0] [15:1]
   193/291: $2\crc16$func$../../../usb_cdc/sie.v:524$2420.i[3:0]$2549
   194/291: $2\crc16$func$../../../usb_cdc/sie.v:524$2420.crc[15:0]$2548
   195/291: $2\crc16$func$../../../usb_cdc/sie.v:524$2420.data[7:0]$2547
   196/291: $2\crc16$func$../../../usb_cdc/sie.v:524$2420.$result[15:0]$2546
   197/291: $2\crc16$func$../../../usb_cdc/sie.v:473$2419.i[3:0]$2545
   198/291: $2\crc16$func$../../../usb_cdc/sie.v:473$2419.crc[15:0]$2544
   199/291: $2\crc16$func$../../../usb_cdc/sie.v:473$2419.data[7:0]$2543
   200/291: $2\crc16$func$../../../usb_cdc/sie.v:473$2419.$result[15:0]$2542
   201/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:462$2418[15:0]$2541
   202/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:462$2417[15:0]$2540
   203/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:453$2416[15:0]$2539
   204/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:453$2415[15:0]$2538
   205/291: $2\crc16$func$../../../usb_cdc/sie.v:450$2414.i[3:0]$2537
   206/291: $2\crc16$func$../../../usb_cdc/sie.v:450$2414.crc[15:0]$2536
   207/291: $2\crc16$func$../../../usb_cdc/sie.v:450$2414.data[7:0]$2535
   208/291: $2\crc16$func$../../../usb_cdc/sie.v:450$2414.$result[15:0]$2534
   209/291: $2\crc16$func$../../../usb_cdc/sie.v:444$2413.i[3:0]$2533
   210/291: $2\crc16$func$../../../usb_cdc/sie.v:444$2413.crc[15:0]$2532
   211/291: $2\crc16$func$../../../usb_cdc/sie.v:444$2413.data[7:0]$2531
   212/291: $2\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2530
   213/291: $2\rev5$func$../../../usb_cdc/sie.v:416$2412.i[2:0]$2529
   214/291: $2\rev5$func$../../../usb_cdc/sie.v:416$2412.data[4:0]$2528
   215/291: $2\rev5$func$../../../usb_cdc/sie.v:416$2412.$result[4:0]$2527
   216/291: $2\crc5$func$../../../usb_cdc/sie.v:416$2411.i[3:0]$2526
   217/291: $2\crc5$func$../../../usb_cdc/sie.v:416$2411.data[10:0]$2525
   218/291: $2\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2524
   219/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:382$2410[15:0]$2523
   220/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:382$2409[15:0]$2522
   221/291: $2\in_req[0:0]
   222/291: $2\in_ready[0:0]
   223/291: $2\tx_valid[0:0]
   224/291: $2\tx_data[7:0]
   225/291: $2\in_data_ack[0:0]
   226/291: $2\out_eop[0:0]
   227/291: $2\out_err[0:0]
   228/291: $2\out_valid[0:0]
   229/291: $2\in_byte_d[3:0]
   230/291: $10\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2683
   231/291: $10\crc16$func$../../../usb_cdc/sie.v:524$2420.$result[15:0]$2854
   232/291: $2\crc16_d[15:0]
   233/291: $2\frame_d[10:0]
   234/291: $2\endp_d[3:0]
   235/291: $2\addr_d[6:0]
   236/291: $2\pid_d[3:0]
   237/291: $12\phy_state_d[3:0]
   238/291: $1\out_err[0:0]
   239/291: $1\phy_state_d[3:0]
   240/291: $1\rev8$func$../../../usb_cdc/sie.v:535$2422.i[3:0]$2521
   241/291: $1\rev8$func$../../../usb_cdc/sie.v:535$2422.data[7:0]$2520
   242/291: $1\rev8$func$../../../usb_cdc/sie.v:535$2422.$result[7:0]$2519
   243/291: $1\rev8$func$../../../usb_cdc/sie.v:530$2421.i[3:0]$2518
   244/291: $1\rev8$func$../../../usb_cdc/sie.v:530$2421.data[7:0]$2517
   245/291: $1\rev8$func$../../../usb_cdc/sie.v:530$2421.$result[7:0]$2516
   246/291: $1\crc16$func$../../../usb_cdc/sie.v:524$2420.i[3:0]$2515
   247/291: $1\crc16$func$../../../usb_cdc/sie.v:524$2420.crc[15:0]$2514
   248/291: $1\crc16$func$../../../usb_cdc/sie.v:524$2420.data[7:0]$2513
   249/291: $1\crc16$func$../../../usb_cdc/sie.v:524$2420.$result[15:0]$2512
   250/291: $1\crc16$func$../../../usb_cdc/sie.v:473$2419.i[3:0]$2511
   251/291: $1\crc16$func$../../../usb_cdc/sie.v:473$2419.crc[15:0]$2510
   252/291: $1\crc16$func$../../../usb_cdc/sie.v:473$2419.data[7:0]$2509
   253/291: $1\crc16$func$../../../usb_cdc/sie.v:473$2419.$result[15:0]$2508
   254/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:462$2418[15:0]$2507
   255/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:462$2417[15:0]$2506
   256/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:453$2416[15:0]$2505
   257/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:453$2415[15:0]$2504
   258/291: $1\crc16$func$../../../usb_cdc/sie.v:450$2414.i[3:0]$2503
   259/291: $1\crc16$func$../../../usb_cdc/sie.v:450$2414.crc[15:0]$2502
   260/291: $1\crc16$func$../../../usb_cdc/sie.v:450$2414.data[7:0]$2501
   261/291: $1\crc16$func$../../../usb_cdc/sie.v:450$2414.$result[15:0]$2500
   262/291: $1\crc16$func$../../../usb_cdc/sie.v:444$2413.i[3:0]$2499
   263/291: $1\crc16$func$../../../usb_cdc/sie.v:444$2413.crc[15:0]$2498
   264/291: $1\crc16$func$../../../usb_cdc/sie.v:444$2413.data[7:0]$2497
   265/291: $1\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2496
   266/291: $1\rev5$func$../../../usb_cdc/sie.v:416$2412.i[2:0]$2495
   267/291: $1\rev5$func$../../../usb_cdc/sie.v:416$2412.data[4:0]$2494
   268/291: $1\rev5$func$../../../usb_cdc/sie.v:416$2412.$result[4:0]$2493
   269/291: $1\crc5$func$../../../usb_cdc/sie.v:416$2411.i[3:0]$2492
   270/291: $1\crc5$func$../../../usb_cdc/sie.v:416$2411.data[10:0]$2491
   271/291: $1\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2490
   272/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:382$2410[15:0]$2489
   273/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:382$2409[15:0]$2488
   274/291: $1\in_req[0:0]
   275/291: $1\in_ready[0:0]
   276/291: $1\tx_valid[0:0]
   277/291: $1\tx_data[7:0]
   278/291: $1\in_data_ack[0:0]
   279/291: $1\out_eop[0:0]
   280/291: $1\out_valid[0:0]
   281/291: $1\in_byte_d[3:0]
   282/291: $2\dataout_toggle_d[15:0]
   283/291: $2\datain_toggle_d[15:0]
   284/291: $1\crc16_d[15:0]
   285/291: $1\frame_d[10:0]
   286/291: $1\endp_d[3:0]
   287/291: $1\addr_d[6:0]
   288/291: $1\pid_d[3:0]
   289/291: $1\data_d[15:0]
   290/291: $1\dataout_toggle_d[1:1]
   291/291: $1\datain_toggle_d[1:1]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2448'.
     1/14: $0\dataout_toggle_q[15:0] [1]
     2/14: $0\dataout_toggle_q[15:0] [0]
     3/14: $0\dataout_toggle_q[15:0] [15:2]
     4/14: $0\datain_toggle_q[15:0] [0]
     5/14: $0\datain_toggle_q[15:0] [15:2]
     6/14: $0\datain_toggle_q[15:0] [1]
     7/14: $0\in_byte_q[3:0]
     8/14: $0\crc16_q[15:0]
     9/14: $0\frame_q[10:0]
    10/14: $0\endp_q[3:0]
    11/14: $0\addr_q[6:0]
    12/14: $0\pid_q[3:0]
    13/14: $0\phy_state_q[3:0]
    14/14: $0\data_q[15:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2434'.
     1/4: $0\in_data_ack_q[0:0]
     2/4: $0\out_eop_q[0:0]
     3/4: $0\out_err_q[0:0]
     4/4: $0\delay_cnt_q[4:0]
Creating decoders for process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$3513'.
     1/2: $0\genblk1.u_gtex4_async_data.in_consumed_q[0:0]
     2/2: $0\genblk1.u_gtex4_async_data.in_data_q[7:0]
Creating decoders for process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3474'.
     1/19: $5$lookahead\in_fifo_q$3473[71:0]$3498
     2/19: $5$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$3435[71:0]$3497
     3/19: $5$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$3434[71:0]$3496
     4/19: $4$lookahead\in_fifo_q$3473[71:0]$3494
     5/19: $4$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$3435[71:0]$3493
     6/19: $4$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$3434[71:0]$3492
     7/19: $3$lookahead\in_fifo_q$3473[71:0]$3490
     8/19: $3$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$3435[71:0]$3489
     9/19: $3$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$3434[71:0]$3488
    10/19: $2$lookahead\in_fifo_q$3473[71:0]$3485
    11/19: $2$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$3435[71:0]$3484
    12/19: $2$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$3434[71:0]$3483
    13/19: $1$lookahead\in_fifo_q$3473[71:0]$3481
    14/19: $1$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$3435[71:0]$3480
    15/19: $1$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$3434[71:0]$3479
    16/19: $0\genblk1.u_gtex4_async_data.app_clk_sq[2:0]
    17/19: $0\genblk1.u_gtex4_async_data.in_ready_q[0:0]
    18/19: $0\delay_in_cnt_q[1:0]
    19/19: $0\in_last_q[3:0]
Creating decoders for process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$3457'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$3439'.
     1/3: $0\in_req_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_state_q[0:0]
Creating decoders for process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$3427'.
     1/1: $0\genblk1.u_gtex4_async_data.out_consumed_q[0:0]
Creating decoders for process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$3411'.
     1/5: $0\genblk1.u_gtex4_async_data.app_clk_sq[2:0]
     2/5: $0\genblk1.u_gtex4_async_data.out_valid_q[0:0]
     3/5: $0\delay_out_cnt_q[1:0]
     4/5: $0\out_full_q[0:0]
     5/5: $0\out_first_q[3:0]
Creating decoders for process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$3379'.
     1/23: $5\out_last_dd[3:0]
     2/23: $3\out_nak_d[0:0]
     3/23: $3\out_state_d[1:0]
     4/23: $3$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$3376[71:0]$3393
     5/23: $3$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$3375[71:0]$3392
     6/23: $4\out_last_dd[3:0]
     7/23: $3\out_fifo_d[71:0]
     8/23: $3\out_last_dd[3:0]
     9/23: $3\out_last_d[3:0]
    10/23: $2\out_last_dd[3:0]
    11/23: $2\out_last_d[3:0]
    12/23: $2\out_state_d[1:0]
    13/23: $2$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$3376[71:0]$3387
    14/23: $2$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$3375[71:0]$3386
    15/23: $2\out_nak_d[0:0]
    16/23: $2\out_fifo_d[71:0]
    17/23: $1\out_nak_d[0:0]
    18/23: $1\out_last_dd[3:0]
    19/23: $1\out_state_d[1:0]
    20/23: $1$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$3376[71:0]$3384
    21/23: $1$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$3375[71:0]$3383
    22/23: $1\out_last_d[3:0]
    23/23: $1\out_fifo_d[71:0]
Creating decoders for process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$3377'.
     1/5: $0\out_nak_q[0:0]
     2/5: $0\out_last_qq[3:0]
     3/5: $0\out_last_q[3:0]
     4/5: $0\out_fifo_q[71:0]
     5/5: $0\out_state_q[1:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$3167'.
     1/187: $20\state_d[2:0]
     2/187: $19\state_d[2:0]
     3/187: $7\in_toggle_reset[0:0]
     4/187: $7\out_toggle_reset[0:0]
     5/187: $7\dev_state_dd[1:0]
     6/187: $6\dev_state_dd[1:0]
     7/187: $6\addr_dd[6:0]
     8/187: $6\out_toggle_reset[0:0]
     9/187: $6\in_toggle_reset[0:0]
    10/187: $18\state_d[2:0]
    11/187: $5\out_toggle_reset[0:0]
    12/187: $5\in_toggle_reset[0:0]
    13/187: $5\addr_dd[6:0]
    14/187: $5\dev_state_dd[1:0]
    15/187: $4\out_toggle_reset[0:0]
    16/187: $4\in_toggle_reset[0:0]
    17/187: $4\addr_dd[6:0]
    18/187: $4\dev_state_dd[1:0]
    19/187: $17\state_d[2:0]
    20/187: $10\in_valid[0:0]
    21/187: $4\in_zlp[0:0]
    22/187: $16\state_d[2:0]
    23/187: $15\state_d[2:0]
    24/187: $9\in_valid[0:0]
    25/187: $9\in_data[7:0]
    26/187: $8\in_valid[0:0]
    27/187: $8\in_data[7:0]
    28/187: $7\in_valid[0:0]
    29/187: $7\in_data[7:0]
    30/187: $8\byte_cnt_d[6:0]
    31/187: $14\state_d[2:0]
    32/187: $13\state_d[2:0]
    33/187: $12\state_d[2:0]
    34/187: $6\in_valid[0:0]
    35/187: $6\in_data[7:0]
    36/187: $7\byte_cnt_d[6:0]
    37/187: $11\state_d[2:0]
    38/187: $5\in_valid[0:0]
    39/187: $5\in_data[7:0]
    40/187: $6\byte_cnt_d[6:0]
    41/187: $4\in_valid[0:0]
    42/187: $4\in_data[7:0]
    43/187: $5\byte_cnt_d[6:0]
    44/187: $10\state_d[2:0]
    45/187: $9\state_d[2:0]
    46/187: $8\state_d[2:0]
    47/187: $7\state_d[2:0]
    48/187: $6\state_d[2:0]
    49/187: $65\req_d[3:0]
    50/187: $64\req_d[3:0]
    51/187: $63\req_d[3:0]
    52/187: $62\req_d[3:0]
    53/187: $9\max_length_d[6:0]
    54/187: $61\req_d[3:0]
    55/187: $60\req_d[3:0]
    56/187: $59\req_d[3:0]
    57/187: $8\max_length_d[6:0]
    58/187: $58\req_d[3:0]
    59/187: $57\req_d[3:0]
    60/187: $56\req_d[3:0]
    61/187: $55\req_d[3:0]
    62/187: $7\max_length_d[6:0]
    63/187: $54\req_d[3:0]
    64/187: $53\req_d[3:0]
    65/187: $52\req_d[3:0]
    66/187: $6\max_length_d[6:0]
    67/187: $51\req_d[3:0]
    68/187: $50\req_d[3:0]
    69/187: $49\req_d[3:0]
    70/187: $48\req_d[3:0]
    71/187: $47\req_d[3:0]
    72/187: $46\req_d[3:0]
    73/187: $45\req_d[3:0]
    74/187: $44\req_d[3:0]
    75/187: $43\req_d[3:0]
    76/187: $42\req_d[3:0]
    77/187: $41\req_d[3:0]
    78/187: $40\req_d[3:0]
    79/187: $39\req_d[3:0]
    80/187: $38\req_d[3:0]
    81/187: $37\req_d[3:0]
    82/187: $36\req_d[3:0]
    83/187: $35\req_d[3:0]
    84/187: $34\req_d[3:0]
    85/187: $33\req_d[3:0]
    86/187: $32\req_d[3:0]
    87/187: $31\req_d[3:0]
    88/187: $30\req_d[3:0]
    89/187: $29\req_d[3:0]
    90/187: $28\req_d[3:0]
    91/187: $27\req_d[3:0]
    92/187: $8\dev_state_d[1:0]
    93/187: $26\req_d[3:0]
    94/187: $7\dev_state_d[1:0]
    95/187: $25\req_d[3:0]
    96/187: $7\addr_d[6:0]
    97/187: $24\req_d[3:0]
    98/187: $23\req_d[3:0]
    99/187: $22\req_d[3:0]
   100/187: $21\req_d[3:0]
   101/187: $20\req_d[3:0]
   102/187: $19\req_d[3:0]
   103/187: $18\req_d[3:0]
   104/187: $6\dev_state_d[1:0]
   105/187: $6\addr_d[6:0]
   106/187: $17\req_d[3:0]
   107/187: $16\req_d[3:0]
   108/187: $15\req_d[3:0]
   109/187: $14\req_d[3:0]
   110/187: $13\req_d[3:0]
   111/187: $12\req_d[3:0]
   112/187: $11\req_d[3:0]
   113/187: $10\req_d[3:0]
   114/187: $9\req_d[3:0]
   115/187: $8\req_d[3:0]
   116/187: $7\req_d[3:0]
   117/187: $6\req_d[3:0]
   118/187: $5\req_d[3:0]
   119/187: $5\rec_d[1:0]
   120/187: $5\class_d[0:0]
   121/187: $5\in_dir_d[0:0]
   122/187: $5\in_endp_d[0:0]
   123/187: $5\dev_state_d[1:0]
   124/187: $5\max_length_d[6:0]
   125/187: $5\addr_d[6:0]
   126/187: $4\in_endp_d[0:0]
   127/187: $4\dev_state_d[1:0]
   128/187: $4\req_d[3:0]
   129/187: $4\rec_d[1:0]
   130/187: $4\class_d[0:0]
   131/187: $4\in_dir_d[0:0]
   132/187: $4\max_length_d[6:0]
   133/187: $4\addr_d[6:0]
   134/187: $4\byte_cnt_d[6:0]
   135/187: $5\state_d[2:0]
   136/187: $3\out_toggle_reset[0:0]
   137/187: $3\in_toggle_reset[0:0]
   138/187: $3\in_valid[0:0]
   139/187: $3\in_zlp[0:0]
   140/187: $3\in_data[7:0]
   141/187: $3\in_endp_d[0:0]
   142/187: $3\addr_dd[6:0]
   143/187: $3\dev_state_dd[1:0]
   144/187: $3\dev_state_d[1:0]
   145/187: $3\req_d[3:0]
   146/187: $3\rec_d[1:0]
   147/187: $3\class_d[0:0]
   148/187: $3\in_dir_d[0:0]
   149/187: $3\max_length_d[6:0]
   150/187: $3\byte_cnt_d[6:0]
   151/187: $4\state_d[2:0]
   152/187: $3\addr_d[6:0]
   153/187: $3\state_d[2:0]
   154/187: $2\out_toggle_reset[0:0]
   155/187: $2\in_toggle_reset[0:0]
   156/187: $2\in_valid[0:0]
   157/187: $2\in_zlp[0:0]
   158/187: $2\in_data[7:0]
   159/187: $2\in_endp_d[0:0]
   160/187: $2\addr_dd[6:0]
   161/187: $2\dev_state_dd[1:0]
   162/187: $2\dev_state_d[1:0]
   163/187: $2\req_d[3:0]
   164/187: $2\rec_d[1:0]
   165/187: $2\class_d[0:0]
   166/187: $2\in_dir_d[0:0]
   167/187: $2\max_length_d[6:0]
   168/187: $2\byte_cnt_d[6:0]
   169/187: $2\addr_d[6:0]
   170/187: $2\state_d[2:0]
   171/187: $1\state_d[2:0]
   172/187: $1\out_toggle_reset[0:0]
   173/187: $1\in_toggle_reset[0:0]
   174/187: $1\in_valid[0:0]
   175/187: $1\in_zlp[0:0]
   176/187: $1\in_data[7:0]
   177/187: $1\in_endp_d[0:0]
   178/187: $1\addr_dd[6:0]
   179/187: $1\dev_state_dd[1:0]
   180/187: $1\dev_state_d[1:0]
   181/187: $1\req_d[3:0]
   182/187: $1\rec_d[1:0]
   183/187: $1\class_d[0:0]
   184/187: $1\in_dir_d[0:0]
   185/187: $1\max_length_d[6:0]
   186/187: $1\byte_cnt_d[6:0]
   187/187: $1\addr_d[6:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$3165'.
     1/11: $0\in_endp_q[0:0]
     2/11: $0\addr_qq[6:0]
     3/11: $0\dev_state_q[1:0]
     4/11: $0\req_q[3:0]
     5/11: $0\rec_q[1:0]
     6/11: $0\class_q[0:0]
     7/11: $0\in_dir_q[0:0]
     8/11: $0\max_length_q[6:0]
     9/11: $0\byte_cnt_q[6:0]
    10/11: $0\state_q[2:0]
    11/11: $0\addr_q[6:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$3156'.
     1/3: $0\usb_reset_q[0:0]
     2/3: $0\in_req_q[0:0]
     3/3: $0\dev_state_qq[1:0]

17.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$2017'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$2017'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$2017'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$2017'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$2017'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1962'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1944'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1944'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1944'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1944'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1944'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_ready' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1944'.
No latch inferred for signal `\app.\state_d' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\byte_cnt_d' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\in_data' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\in_valid' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\out_ready' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\wait_cnt_d' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\cmd_d' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\crc32_d' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\lfsr_d' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\wait_d' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\mem_valid_d' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\mem_addr_d' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\rom_clke' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\ram_clke' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\ram_we' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\flash_en' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\flash_in_ready' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\flash_out_valid' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\flash_clear_status' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\start_block_addr' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\end_block_addr' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:414$1240.$result' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:414$1240.data' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:414$1240.crc' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:414$1240.i' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:426$1241.$result' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:426$1241.data' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:426$1241.crc' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:426$1241.i' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:444$1242.$result' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:444$1242.data' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:444$1242.i' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:456$1243.$result' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:456$1243.data' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:456$1243.i' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:468$1244.$result' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:468$1244.data' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:468$1244.i' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:480$1245.$result' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:480$1245.data' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:480$1245.i' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:563$1254.$result' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:563$1254.data' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:563$1254.crc' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:563$1254.i' from process `\app.$proc$../hdl/demo/app.v:211$1277'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\state_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\byte_cnt_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\in_data' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\in_valid' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\out_ready' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\en_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\wr_valid' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\rd_ready' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\last_byte_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\page_addr_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\wait_cnt_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\en' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\wr_data' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\cmd_addr' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\cmd_rdaddr' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.data' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.crc' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.i' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.data' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.crc' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.i' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\bit_cnt_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2872'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\state_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2872'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\wr_data_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2872'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\rd_data_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2872'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\en_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2872'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\sck_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2872'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\wr_ready' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2872'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\rd_valid' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2872'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_data_ack' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_ready' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_req' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:382$2409' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:382$2410' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$2411.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$2411.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$2411.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$2412.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$2412.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$2412.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$2413.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$2413.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$2413.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$2413.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$2414.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$2414.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$2414.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$2414.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:453$2415' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:453$2416' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:462$2417' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:462$2418' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$2419.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$2419.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$2419.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$2419.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$2420.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$2420.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$2420.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$2420.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$2421.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$2421.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$2421.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$2422.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$2422.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$2422.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
No latch inferred for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_state_d' from process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$3379'.
No latch inferred for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_fifo_d' from process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$3379'.
No latch inferred for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_last_d' from process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$3379'.
No latch inferred for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_last_dd' from process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$3379'.
No latch inferred for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_nak_d' from process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$3379'.
No latch inferred for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$3375' from process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$3379'.
No latch inferred for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$3376' from process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$3379'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$3167'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$3167'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$3167'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$3167'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$3167'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\class_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$3167'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$3167'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$3167'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$3167'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$3167'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$3167'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$3167'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_data' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$3167'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_zlp' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$3167'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_valid' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$3167'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$3167'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\out_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$3167'.

17.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\u_async_app_rstn.app_rstn_sq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$3146'.
  created $adff cell `$procdff$21586' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$2001'.
  created $adff cell `$procdff$21587' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$2001'.
  created $adff cell `$procdff$21588' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$2001'.
  created $adff cell `$procdff$21589' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$2001'.
  created $adff cell `$procdff$21590' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$2001'.
  created $adff cell `$procdff$21591' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$2001'.
  created $adff cell `$procdff$21592' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$2001'.
  created $adff cell `$procdff$21593' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$2001'.
  created $adff cell `$procdff$21594' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$2001'.
  created $adff cell `$procdff$21595' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1972'.
  created $adff cell `$procdff$21596' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1960'.
  created $adff cell `$procdff$21597' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1960'.
  created $adff cell `$procdff$21598' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1942'.
  created $adff cell `$procdff$21599' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1942'.
  created $adff cell `$procdff$21600' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1942'.
  created $adff cell `$procdff$21601' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1942'.
  created $adff cell `$procdff$21602' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1942'.
  created $adff cell `$procdff$21603' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_valid_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1942'.
  created $adff cell `$procdff$21604' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1932'.
  created $adff cell `$procdff$21605' with positive edge clock and negative level reset.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1780'.
  created $adff cell `$procdff$21606' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1773'.
  created $dff cell `$procdff$21607' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1769'.
  created $adff cell `$procdff$21608' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1762'.
  created $dff cell `$procdff$21609' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1759'.
  created $adff cell `$procdff$21610' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1756'.
  created $dff cell `$procdff$21611' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1753'.
  created $adff cell `$procdff$21612' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1750'.
  created $dff cell `$procdff$21613' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1748'.
  created $dff cell `$procdff$21614' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1746'.
  created $dff cell `$procdff$21615' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1742'.
  created $adff cell `$procdff$21616' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1735'.
  created $dff cell `$procdff$21617' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1731'.
  created $adff cell `$procdff$21618' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1724'.
  created $dff cell `$procdff$21619' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1721'.
  created $adff cell `$procdff$21620' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1718'.
  created $dff cell `$procdff$21621' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1715'.
  created $adff cell `$procdff$21622' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1712'.
  created $dff cell `$procdff$21623' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1710'.
  created $dff cell `$procdff$21624' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1708'.
  created $dff cell `$procdff$21625' with positive edge clock.
Creating register for signal `\app.\state_q' using process `\app.$proc$../hdl/demo/app.v:151$1268'.
  created $adff cell `$procdff$21626' with positive edge clock and negative level reset.
Creating register for signal `\app.\byte_cnt_q' using process `\app.$proc$../hdl/demo/app.v:151$1268'.
  created $adff cell `$procdff$21627' with positive edge clock and negative level reset.
Creating register for signal `\app.\wait_cnt_q' using process `\app.$proc$../hdl/demo/app.v:151$1268'.
  created $adff cell `$procdff$21628' with positive edge clock and negative level reset.
Creating register for signal `\app.\out_data_q' using process `\app.$proc$../hdl/demo/app.v:151$1268'.
  created $adff cell `$procdff$21629' with positive edge clock and negative level reset.
Creating register for signal `\app.\out_valid_q' using process `\app.$proc$../hdl/demo/app.v:151$1268'.
  created $adff cell `$procdff$21630' with positive edge clock and negative level reset.
Creating register for signal `\app.\cmd_q' using process `\app.$proc$../hdl/demo/app.v:151$1268'.
  created $adff cell `$procdff$21631' with positive edge clock and negative level reset.
Creating register for signal `\app.\crc32_q' using process `\app.$proc$../hdl/demo/app.v:151$1268'.
  created $adff cell `$procdff$21632' with positive edge clock and negative level reset.
Creating register for signal `\app.\lfsr_q' using process `\app.$proc$../hdl/demo/app.v:151$1268'.
  created $adff cell `$procdff$21633' with positive edge clock and negative level reset.
Creating register for signal `\app.\wait_q' using process `\app.$proc$../hdl/demo/app.v:151$1268'.
  created $adff cell `$procdff$21634' with positive edge clock and negative level reset.
Creating register for signal `\app.\mem_valid_q' using process `\app.$proc$../hdl/demo/app.v:151$1268'.
  created $adff cell `$procdff$21635' with positive edge clock and negative level reset.
Creating register for signal `\app.\mem_addr_q' using process `\app.$proc$../hdl/demo/app.v:151$1268'.
  created $adff cell `$procdff$21636' with positive edge clock and negative level reset.
Creating register for signal `\app.\rstn_sq' using process `\app.$proc$../hdl/demo/app.v:87$1260'.
  created $adff cell `$procdff$21637' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.\rstn_sq' using process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$3142'.
  created $adff cell `$procdff$21638' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.\u_multi_bank.block_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$3113'.
  created $dff cell `$procdff$21639' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.\u_8bit.byte_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$3109'.
  created $dff cell `$procdff$21640' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.\u_multi_bank.block_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$3084'.
  created $dff cell `$procdff$21641' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.\u_8bit.byte_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$3077'.
  created $dff cell `$procdff$21642' with positive edge clock.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:144$2889'.
  created $adff cell `$procdff$21643' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\state_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:144$2889'.
  created $adff cell `$procdff$21644' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\byte_cnt_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:144$2889'.
  created $adff cell `$procdff$21645' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\en_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:144$2889'.
  created $adff cell `$procdff$21646' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\last_byte_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:144$2889'.
  created $adff cell `$procdff$21647' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\page_addr_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:144$2889'.
  created $adff cell `$procdff$21648' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\wait_cnt_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:144$2889'.
  created $adff cell `$procdff$21649' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\bit_cnt_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2865'.
  created $adff cell `$procdff$21650' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\state_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2865'.
  created $adff cell `$procdff$21651' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\wr_data_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2865'.
  created $adff cell `$procdff$21652' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\rd_data_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2865'.
  created $adff cell `$procdff$21653' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\en_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2865'.
  created $adff cell `$procdff$21654' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\sck_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2865'.
  created $adff cell `$procdff$21655' with positive edge clock and negative level reset.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$972'.
  created $adff cell `$procdff$21656' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2448'.
  created $adff cell `$procdff$21657' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2448'.
  created $adff cell `$procdff$21658' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2448'.
  created $adff cell `$procdff$21659' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2448'.
  created $adff cell `$procdff$21660' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2448'.
  created $adff cell `$procdff$21661' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2448'.
  created $adff cell `$procdff$21662' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2448'.
  created $adff cell `$procdff$21663' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2448'.
  created $adff cell `$procdff$21664' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2448'.
  created $adff cell `$procdff$21665' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2448'.
  created $adff cell `$procdff$21666' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\delay_cnt_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2434'.
  created $adff cell `$procdff$21667' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2434'.
  created $adff cell `$procdff$21668' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2434'.
  created $adff cell `$procdff$21669' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_data_ack_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2434'.
  created $adff cell `$procdff$21670' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\genblk1.u_gtex4_async_data.in_data_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$3513'.
  created $adff cell `$procdff$21671' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\genblk1.u_gtex4_async_data.in_consumed_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$3513'.
  created $adff cell `$procdff$21672' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\in_fifo_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3474'.
  created $adff cell `$procdff$21673' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\in_last_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3474'.
  created $adff cell `$procdff$21674' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\delay_in_cnt_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3474'.
  created $adff cell `$procdff$21675' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\genblk1.u_gtex4_async_data.app_clk_sq' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3474'.
  created $adff cell `$procdff$21676' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\genblk1.u_gtex4_async_data.in_ready_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3474'.
  created $adff cell `$procdff$21677' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$3434' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3474'.
  created $adff cell `$procdff$21678' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$3435' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3474'.
  created $adff cell `$procdff$21679' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$lookahead\in_fifo_q$3473' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3474'.
  created $adff cell `$procdff$21680' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\in_first_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$3457'.
  created $adff cell `$procdff$21681' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\in_first_qq' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$3457'.
  created $adff cell `$procdff$21682' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\in_req_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$3439'.
  created $adff cell `$procdff$21683' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\in_state_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$3439'.
  created $adff cell `$procdff$21684' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\in_valid_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$3439'.
  created $adff cell `$procdff$21685' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\genblk1.u_gtex4_async_data.out_consumed_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$3427'.
  created $adff cell `$procdff$21686' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_first_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$3411'.
  created $adff cell `$procdff$21687' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_full_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$3411'.
  created $adff cell `$procdff$21688' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\delay_out_cnt_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$3411'.
  created $adff cell `$procdff$21689' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\genblk1.u_gtex4_async_data.app_clk_sq' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$3411'.
  created $adff cell `$procdff$21690' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\genblk1.u_gtex4_async_data.out_valid_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$3411'.
  created $adff cell `$procdff$21691' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_state_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$3377'.
  created $adff cell `$procdff$21692' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_fifo_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$3377'.
  created $adff cell `$procdff$21693' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_last_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$3377'.
  created $adff cell `$procdff$21694' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_last_qq' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$3377'.
  created $adff cell `$procdff$21695' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_nak_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$3377'.
  created $adff cell `$procdff$21696' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$3165'.
  created $adff cell `$procdff$21697' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$3165'.
  created $adff cell `$procdff$21698' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$3165'.
  created $adff cell `$procdff$21699' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$3165'.
  created $adff cell `$procdff$21700' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$3165'.
  created $adff cell `$procdff$21701' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\class_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$3165'.
  created $adff cell `$procdff$21702' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$3165'.
  created $adff cell `$procdff$21703' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$3165'.
  created $adff cell `$procdff$21704' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$3165'.
  created $adff cell `$procdff$21705' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$3165'.
  created $adff cell `$procdff$21706' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$3165'.
  created $adff cell `$procdff$21707' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$3156'.
  created $adff cell `$procdff$21708' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_req_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$3156'.
  created $adff cell `$procdff$21709' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\usb_reset_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$3156'.
  created $adff cell `$procdff$21710' with positive edge clock and negative level reset.

17.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

17.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$3146'.
Found and cleaned up 15 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$2017'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$2017'.
Found and cleaned up 11 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$2001'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$2001'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1972'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1972'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1962'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1962'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1960'.
Found and cleaned up 9 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1944'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1944'.
Found and cleaned up 1 empty switch in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1942'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1942'.
Found and cleaned up 2 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1932'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1932'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1783'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1780'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1780'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1779'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1773'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1773'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1772'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1769'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1769'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1768'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1762'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1762'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1761'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1759'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1758'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1756'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1756'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1755'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1753'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1752'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1750'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1750'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1749'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1748'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1748'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1747'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1746'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1745'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1742'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1742'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1741'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1735'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1735'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1734'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1731'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1731'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1730'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1724'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1724'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1723'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1721'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1720'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1718'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1718'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1717'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1715'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1714'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1712'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1712'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1711'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1710'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1710'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1709'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1708'.
Found and cleaned up 80 empty switches in `\app.$proc$../hdl/demo/app.v:211$1277'.
Removing empty process `app.$proc$../hdl/demo/app.v:211$1277'.
Found and cleaned up 3 empty switches in `\app.$proc$../hdl/demo/app.v:151$1268'.
Removing empty process `app.$proc$../hdl/demo/app.v:151$1268'.
Removing empty process `app.$proc$../hdl/demo/app.v:87$1260'.
Removing empty process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$3142'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$3113'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$3113'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$3109'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$3109'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$3084'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$3084'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$3077'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$3077'.
Found and cleaned up 83 empty switches in `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
Removing empty process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2901'.
Removing empty process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:144$2889'.
Found and cleaned up 9 empty switches in `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2872'.
Removing empty process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2872'.
Found and cleaned up 1 empty switch in `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2865'.
Removing empty process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2865'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$972'.
Found and cleaned up 76 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2450'.
Found and cleaned up 1 empty switch in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2448'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2448'.
Found and cleaned up 3 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2434'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2434'.
Found and cleaned up 1 empty switch in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$3513'.
Removing empty process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$3513'.
Found and cleaned up 6 empty switches in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3474'.
Removing empty process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3474'.
Found and cleaned up 5 empty switches in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$3457'.
Removing empty process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$3457'.
Found and cleaned up 6 empty switches in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$3439'.
Removing empty process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$3439'.
Removing empty process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$3427'.
Found and cleaned up 6 empty switches in `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$3411'.
Removing empty process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$3411'.
Found and cleaned up 5 empty switches in `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$3379'.
Removing empty process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$3379'.
Found and cleaned up 1 empty switch in `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$3377'.
Removing empty process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$3377'.
Found and cleaned up 90 empty switches in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$3167'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$3167'.
Found and cleaned up 1 empty switch in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$3165'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$3165'.
Found and cleaned up 2 empty switches in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$3156'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$3156'.
Cleaned up 444 empty switches.

17.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~24 debug messages>
Optimizing module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~23 debug messages>
Optimizing module demo.
Optimizing module app.
<suppressed ~126 debug messages>
Optimizing module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
<suppressed ~7 debug messages>
Optimizing module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.
<suppressed ~3 debug messages>
Optimizing module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.
<suppressed ~14 debug messages>
Optimizing module $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.
<suppressed ~132 debug messages>
Optimizing module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
<suppressed ~17 debug messages>
Optimizing module prescaler.
Optimizing module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Optimizing module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Optimizing module $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.
Optimizing module $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.
Optimizing module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
<suppressed ~150 debug messages>
Optimizing module $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.
<suppressed ~34 debug messages>
Optimizing module $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.
<suppressed ~27 debug messages>
Optimizing module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
<suppressed ~124 debug messages>

17.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module app.
Deleting now unused module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
Deleting now unused module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.
Deleting now unused module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.
Deleting now unused module $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.
Deleting now unused module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Deleting now unused module prescaler.
Deleting now unused module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Deleting now unused module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Deleting now unused module $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.
Deleting now unused module $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.
Deleting now unused module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Deleting now unused module $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.
Deleting now unused module $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.
Deleting now unused module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
<suppressed ~18 debug messages>

17.5. Executing TRIBUF pass.

17.6. Executing DEMINOUT pass (demote inout ports to input or output).

17.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~38 debug messages>

17.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1187 unused cells and 5353 unused wires.
<suppressed ~1207 debug messages>

17.9. Executing CHECK pass (checking for obvious problems).
Checking module demo...
Found and reported 0 problems.

17.10. Executing OPT pass (performing simple optimizations).

17.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~6540 debug messages>
Removed a total of 2180 cells.

17.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17773: \u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17776: \u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4154: \u_usb_cdc.u_sie.u_phy_rx.cnt_q -> { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }
      Replacing known input bits on port B of cell $flatten\u_app.$procmux$5097: \u_app.mem_valid_q -> 1'1
      Replacing known input bits on port B of cell $flatten\u_app.$procmux$5229: \u_app.mem_valid_q -> 1'1
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$8992.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$8994.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9002.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5078.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9016.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9018.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9020.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9022.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9024.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9037.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9039.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9041.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9043.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9056.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9058.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9060.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9062.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5085.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9074.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9076.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9078.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9090.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9092.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9094.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9105.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9107.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7015.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9118.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9120.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5092.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9130.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9140.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9150.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9159.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5099.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9171.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9173.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9185.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9187.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5106.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7037.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9296.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9307.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9318.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7053.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9376.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9378.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9380.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9382.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9384.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9397.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9397.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9397.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9397.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9397.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7075.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7077.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9403.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9416.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9416.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9416.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9416.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9416.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7096.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9422.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9435.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9435.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9435.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9435.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9435.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9441.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5132.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9457.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5134.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5143.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5145.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9473.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7130.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7132.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5154.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9489.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7150.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5156.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7152.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9505.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7170.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7172.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5165.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9521.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7191.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9533.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9545.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9547.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5167.
    dead port 1/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9561.
    dead port 2/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9561.
    dead port 3/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9561.
    dead port 4/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9561.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5175.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9566.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9582.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9584.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7193.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9586.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5183.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9601.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9603.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9619.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7212.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9621.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$8950.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9638.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9640.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5191.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5199.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9656.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7214.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4754.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9672.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$8941.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9688.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5207.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4756.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9704.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8892.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5215.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9720.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9734.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9747.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9760.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9760.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9760.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9760.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9760.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7232.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9766.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9783.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9785.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9787.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5223.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9950.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9952.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9968.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9970.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9986.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9988.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13309.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13311.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13313.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13320.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13322.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13324.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13331.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13333.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13335.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13341.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13343.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13349.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13351.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13357.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13359.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13365.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13367.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13372.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13377.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13382.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13387.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13392.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13401.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13403.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13405.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13407.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13416.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13418.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13420.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13422.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13430.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13432.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13434.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13442.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13444.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13446.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13454.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13456.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13458.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13465.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13467.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13474.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13476.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13483.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13485.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13492.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13494.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13501.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13503.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13509.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5231.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13515.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13521.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13527.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13533.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13539.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13546.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13553.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13560.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4762.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5239.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4764.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7250.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5064.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4770.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4772.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4778.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4780.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7268.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7285.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4819.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4821.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7301.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4823.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17620.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17623.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17680.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17819.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17825.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17831.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17834.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17840.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17843.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17867.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17870.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17876.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17879.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17885.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17888.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17894.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17897.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17903.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17909.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17915.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17933.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17939.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$8957.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10004.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10006.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10153.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$8943.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4830.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10168.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10183.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5374.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10198.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17977.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17980.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17982.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17988.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17995.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17997.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5376.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18000.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18003.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18013.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18015.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18017.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18019.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18022.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18025.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18035.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18037.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18039.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18041.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18044.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18047.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18058.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18060.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18062.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18064.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18067.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18070.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10228.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18079.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18081.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18083.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18086.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18089.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18101.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18103.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10243.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18106.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18109.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5385.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18122.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10258.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18125.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18128.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4834.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18137.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18139.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18141.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10273.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18144.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18147.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18154.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18159.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18162.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18169.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18174.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18177.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18184.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18186.
    dead port 1/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10287.
    dead port 2/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10287.
    dead port 3/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10287.
    dead port 4/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10287.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18189.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18199.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18201.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18204.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18207.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18214.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18216.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18219.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18222.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18228.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18231.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18234.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18240.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5421.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18243.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18252.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10292.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18255.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18258.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18264.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18276.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18279.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18282.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18288.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10309.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10309.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10309.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18291.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18294.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18300.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18303.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18306.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18314.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18317.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18319.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18322.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18325.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18333.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18335.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18338.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18341.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18357.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18360.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18363.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18367.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18370.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18387.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18389.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10313.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18392.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18395.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18397.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18402.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18405.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18418.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18421.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18424.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18428.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4840.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18431.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18434.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18447.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18453.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18455.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18457.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4842.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18463.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10331.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18476.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18479.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18483.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18489.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7334.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18502.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18505.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18507.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18509.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18512.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18515.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18524.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18527.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18529.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18531.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18534.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18537.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18547.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18552.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18556.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18559.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18571.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18574.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18578.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18581.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18584.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18593.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18595.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18597.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4848.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18600.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18612.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18614.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18616.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7384.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18619.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18631.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18635.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4850.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18638.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18641.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18650.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18652.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18654.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10367.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18657.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18660.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18668.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18670.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18673.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18684.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18686.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18689.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18692.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18700.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18702.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7406.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18705.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18708.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18716.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18718.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18721.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18724.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18731.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18744.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10385.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18747.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18750.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18760.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18763.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18776.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18786.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18789.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18791.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18794.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18799.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18802.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18812.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18814.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18819.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10401.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18825.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18834.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18837.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18839.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18842.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18845.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18854.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18856.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18859.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18862.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18873.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18879.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10420.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18882.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18885.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18897.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10422.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18899.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7430.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18901.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18903.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18906.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18909.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18922.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18924.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18926.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18928.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18931.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18948.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18950.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18952.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18954.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18957.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18960.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18975.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7432.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18977.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4855.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18979.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18981.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18984.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18987.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19003.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19005.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19007.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19009.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7455.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19012.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19015.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19036.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19038.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10490.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19041.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19044.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7457.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10507.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19059.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10524.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10524.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10524.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19061.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19063.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7480.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19066.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19069.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4860.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7482.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19083.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10528.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19085.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19087.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19090.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19093.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19105.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19107.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19111.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10546.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19114.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19117.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19130.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19132.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10548.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19134.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19136.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7506.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19142.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19156.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19158.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10571.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19160.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19162.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10573.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19165.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19168.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19183.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10575.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19185.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19187.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19189.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19195.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19211.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10599.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19213.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19215.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19217.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19220.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19223.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19240.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19242.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19246.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19249.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19252.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19270.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10627.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19272.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10629.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19274.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19276.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19279.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19282.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10651.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10653.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10655.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19298.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19300.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19302.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10678.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19305.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19308.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$8964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19323.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10699.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19325.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19327.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10701.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19330.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19333.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19346.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19348.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19372.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10722.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19374.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10724.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19378.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19381.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19399.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19401.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10744.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19427.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19429.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10764.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19433.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7508.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19456.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10784.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19460.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19462.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19465.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19468.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19486.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10802.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19488.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19490.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19492.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19495.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19517.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10824.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10824.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10824.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10824.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10824.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19519.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19523.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7532.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19526.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19529.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5578.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10830.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8770.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10852.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10852.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10852.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10852.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19547.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5618.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19549.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19551.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4870.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19554.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19557.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19571.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19573.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19575.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19577.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7534.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19583.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19598.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10858.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19600.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19602.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19604.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19607.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19610.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19626.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19630.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19632.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19635.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19638.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19655.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10883.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19657.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4895.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19659.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19661.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19664.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19667.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19685.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$8971.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19687.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19689.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19691.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19694.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19697.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19716.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7557.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19718.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10908.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19720.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19722.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19725.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19748.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19750.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19752.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19760.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10933.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5057.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6993.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19779.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19781.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19783.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19786.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19789.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19804.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19806.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19808.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19810.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10958.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19813.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19832.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19834.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19836.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19838.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10979.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19841.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19861.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5775.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19867.
    dead port 1/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11002.
    dead port 2/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11002.
    dead port 3/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11002.
    dead port 4/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11002.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19870.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19873.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19891.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7580.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19895.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19897.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19900.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19903.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19923.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19927.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19929.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19931.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11007.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19934.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19937.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19956.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19958.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19960.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19962.
    dead port 1/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11030.
    dead port 2/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11030.
    dead port 3/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11030.
    dead port 4/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11030.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19965.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19988.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5786.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19990.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19994.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8772.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20000.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20023.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11035.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20025.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20027.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5830.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20030.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20033.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11060.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11062.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11064.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20053.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11088.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20060.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20063.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20080.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20082.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20084.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20088.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20091.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20094.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20111.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20113.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20115.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11115.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20117.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20119.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20125.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20141.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11117.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20143.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20147.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20150.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20153.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20169.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11143.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20171.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20175.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11145.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20178.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20181.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20198.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20200.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20202.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20204.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7620.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20207.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20210.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20227.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20229.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20233.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20239.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20257.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11170.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20259.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7642.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20261.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20263.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20266.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20269.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20288.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20290.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11195.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20292.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20294.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20300.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20320.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20322.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4924.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20324.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20326.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11220.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20329.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20332.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20353.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7663.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20359.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4927.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20362.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20387.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20389.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4929.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20391.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20393.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11245.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20396.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20399.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7683.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7698.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7700.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20420.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20422.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20424.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20430.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20445.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11293.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20447.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20449.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7727.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20452.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20455.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20471.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7729.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20475.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11315.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20499.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20501.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20503.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20505.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20507.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4936.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20513.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20532.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20534.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20536.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20538.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20540.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20542.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11338.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20548.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20570.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20572.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20574.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11340.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20578.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11342.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20581.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20584.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20605.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11344.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20609.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20611.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20613.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20615.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20621.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20645.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20647.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20649.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11369.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20653.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7750.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20659.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20682.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20684.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20688.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11371.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20690.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20692.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20695.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20698.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20722.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20724.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20732.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11397.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20738.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20763.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4938.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20765.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20767.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20769.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11399.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20771.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20773.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20776.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20779.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11426.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11428.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20803.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20809.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20814.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20834.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20836.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7789.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20838.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20840.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20862.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20864.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20866.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20869.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20872.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20891.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20893.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20899.
    dead port 1/2 on $mux $flatten\u_app.$procmux$7810.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7812.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7814.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11480.
    dead port 1/2 on $mux $flatten\u_app.$procmux$7835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20917.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20920.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20923.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11506.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20939.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20941.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7839.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20947.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20963.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20965.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5995.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20968.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20971.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20987.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20989.
    dead port 1/2 on $mux $flatten\u_app.$procmux$7860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20992.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20995.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7862.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21007.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21009.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11532.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21012.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21015.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7864.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21031.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21034.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21037.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5997.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21047.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21049.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7884.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21052.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21055.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7886.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21069.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21071.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11558.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21074.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21077.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21085.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21088.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21091.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21102.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21105.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21116.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21119.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21127.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7906.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21130.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21141.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7908.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21144.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21147.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21155.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21158.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21161.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21169.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11584.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21172.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21175.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21197.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21200.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21203.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21211.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11606.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11606.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11606.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11606.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11606.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21214.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21217.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7928.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21223.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21226.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7930.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21232.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21235.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6009.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21242.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21245.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21251.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21254.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11612.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21261.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21264.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21272.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21275.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21281.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21284.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21290.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21293.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11636.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21301.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21304.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21312.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21315.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21323.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21326.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21334.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21337.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11660.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21345.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21348.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7972.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21356.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21359.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7974.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21367.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21370.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21382.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21390.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21393.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21417.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21429.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21435.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21447.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21453.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21459.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21465.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21471.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21477.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21483.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21501.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7996.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11732.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6057.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11756.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11758.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8015.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11785.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11787.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11789.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11816.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11818.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11820.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11846.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11848.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11874.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11876.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8034.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11902.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11904.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11929.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11954.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8053.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11979.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6065.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12004.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12029.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8072.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$8978.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12054.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6067.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13707.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12079.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13719.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12104.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8091.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12129.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13804.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4954.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13815.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12131.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13818.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13842.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13845.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13847.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13850.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13865.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12158.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12158.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12158.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12158.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12158.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13868.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13878.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13881.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13883.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8110.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13896.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13898.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13901.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13911.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13926.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13928.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8130.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13931.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13941.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13943.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6081.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13946.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13955.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12164.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13958.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13979.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13982.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13991.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13994.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6083.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14007.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4956.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12194.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6097.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14118.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14120.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14123.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14125.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14128.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14141.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14143.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14146.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14148.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14151.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14209.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14212.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14214.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14269.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14274.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14277.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14289.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14292.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14294.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14297.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14369.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14372.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14374.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14377.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14423.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14425.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14440.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14442.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14445.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14457.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14459.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4962.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14462.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14508.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14513.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14525.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14527.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12254.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14530.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12284.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14677.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14680.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14803.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14806.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14817.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12310.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14820.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14831.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14834.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14845.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14848.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14859.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12338.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14862.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12340.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12342.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12344.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12371.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12371.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12371.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12371.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12371.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14988.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14998.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15003.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4968.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15006.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15023.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15025.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15028.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15030.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15034.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15037.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15054.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15056.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15061.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15063.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15065.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15068.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15084.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15087.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15089.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15091.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15093.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12377.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15096.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15112.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15115.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15117.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15119.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15121.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15124.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15140.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15143.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15145.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15147.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15149.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15152.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15171.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15173.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15175.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15177.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15180.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15196.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15198.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15200.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15202.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15205.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15221.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15223.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15225.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15227.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12411.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12411.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15230.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15248.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15250.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15252.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15255.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15271.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15273.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15275.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15277.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15280.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15317.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15321.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15324.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15341.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15343.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12415.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15346.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15361.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15363.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15365.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15368.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15383.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15385.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15387.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15407.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15409.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12443.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15429.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15431.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12446.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12446.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12446.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15434.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15448.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15453.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15467.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15469.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15472.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15491.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15524.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15526.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15529.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15543.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15548.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15564.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15567.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12478.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12481.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12481.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12481.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6224.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4974.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12485.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6237.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12513.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12513.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12513.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15789.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6250.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15792.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15805.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15808.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15821.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15824.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15853.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15869.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12545.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12545.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15872.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15885.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15888.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15985.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15987.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15990.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15992.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15994.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15996.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6263.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15999.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4980.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16072.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16106.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16126.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$16143.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$16143.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$16143.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16147.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16149.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6344.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16152.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16170.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16172.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16174.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16176.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6346.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16179.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16197.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16199.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16201.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16203.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16206.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16224.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16226.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16228.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16230.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16233.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16352.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6361.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16354.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16356.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6363.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16359.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16376.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16378.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16380.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16383.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16400.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16402.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16404.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12635.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16407.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16424.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16428.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12637.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16450.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16456.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16459.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16477.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12666.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16479.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16481.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16484.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16503.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12668.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16505.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16507.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4986.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16510.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12698.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16528.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16530.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12700.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16533.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16591.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16593.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16596.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16612.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16614.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16617.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16635.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12729.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16638.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16689.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16692.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16707.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16710.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16725.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16743.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12758.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16746.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16761.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16764.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16780.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16783.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16800.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16803.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12787.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12816.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16819.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16867.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17196.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12871.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17205.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12873.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17215.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12902.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17225.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17240.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12930.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17253.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17264.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12958.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17275.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4644.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17284.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17296.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17299.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17307.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17310.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4647.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17322.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17348.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17361.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6496.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5071.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17372.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17388.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17390.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4649.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17393.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6510.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6524.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6538.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4655.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6552.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4658.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6615.
    dead port 1/2 on $mux $flatten\u_app.$procmux$6618.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6620.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4660.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3524.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3531.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6636.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3540.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3543.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3546.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3549.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3560.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3569.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3571.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3583.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3586.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3589.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3591.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6638.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3600.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3606.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3608.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3617.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3620.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3623.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3625.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3634.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3637.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3640.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3643.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3645.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3657.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3660.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3663.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3665.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3674.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3677.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3680.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3682.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3691.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3694.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3697.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3699.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4666.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3711.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3714.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3719.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3728.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3731.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3734.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3736.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3745.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3748.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3750.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4669.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3762.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3764.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6671.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3776.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3778.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4671.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3787.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3790.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3802.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3804.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3809.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6688.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3819.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3821.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3824.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3826.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3836.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3838.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3841.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3843.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6690.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3852.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3855.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3857.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3866.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3869.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3871.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3880.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3883.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3885.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6706.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3894.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3905.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3907.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3918.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3927.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3929.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$8984.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3937.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5011.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3953.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3961.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3971.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3974.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3976.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3986.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3989.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3991.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4001.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4006.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6728.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4016.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4018.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5013.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4028.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4030.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4042.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6745.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4054.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4063.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6747.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4072.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4081.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4100.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6766.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6768.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5021.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6786.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5023.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6788.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6808.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6810.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4197.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4200.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4206.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13186.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13189.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13192.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13192.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13192.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6829.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5031.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4214.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13196.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4222.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5033.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4225.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4230.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4233.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4240.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4242.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4245.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4252.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4254.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4257.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4264.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4266.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4269.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4276.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4278.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6852.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4281.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4287.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4290.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4296.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4299.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4305.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4308.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4314.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8717.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4317.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4325.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4330.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4338.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4340.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4343.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4363.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4365.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8719.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4368.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4378.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4381.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4389.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4391.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4394.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4401.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4404.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4411.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6874.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4414.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4421.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4424.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4431.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6876.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4434.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4441.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5041.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4444.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4451.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4462.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6897.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4465.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4473.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5043.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4476.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4484.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6899.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4487.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4495.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4498.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6921.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4506.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6923.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4514.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4522.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6946.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6948.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5050.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4530.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6971.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4538.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6973.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4546.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4552.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4558.
Removed 1936 multiplexer ports.
<suppressed ~273 debug messages>

17.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7098: { $flatten\u_app.$procmux$4917_CMP $flatten\u_app.$procmux$4914_CMP $flatten\u_app.$procmux$4913_CMP $flatten\u_app.$procmux$4906_CMP $flatten\u_app.$procmux$4905_CMP $auto$opt_reduce.cc:134:opt_mux$21714 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11475: $auto$opt_reduce.cc:134:opt_mux$21716
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5423: { $flatten\u_app.$procmux$4914_CMP $flatten\u_app.$procmux$4912_CMP $auto$opt_reduce.cc:134:opt_mux$21718 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11527: $auto$opt_reduce.cc:134:opt_mux$21720
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11553: $auto$opt_reduce.cc:134:opt_mux$21722
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$10345: $auto$opt_reduce.cc:134:opt_mux$21724
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11579: $auto$opt_reduce.cc:134:opt_mux$21726
    New ctrl vector for $mux cell $flatten\u_app.$procmux$5229: { }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9467: $auto$opt_reduce.cc:134:opt_mux$21728
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8825: { $flatten\u_app.$procmux$4917_CMP $flatten\u_app.$procmux$4915_CMP $flatten\u_app.$procmux$4914_CMP $flatten\u_app.$procmux$4913_CMP $auto$opt_reduce.cc:134:opt_mux$21732 $auto$opt_reduce.cc:134:opt_mux$21730 $flatten\u_app.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8791: { $flatten\u_app.$procmux$4916_CMP $auto$opt_reduce.cc:134:opt_mux$21734 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9483: $auto$opt_reduce.cc:134:opt_mux$21736
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$10363: $auto$opt_reduce.cc:134:opt_mux$21738
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9499: $auto$opt_reduce.cc:134:opt_mux$21740
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8842: { $flatten\u_app.$procmux$4917_CMP $auto$opt_reduce.cc:134:opt_mux$21746 $auto$opt_reduce.cc:134:opt_mux$21744 $flatten\u_app.$procmux$4904_CMP $auto$opt_reduce.cc:134:opt_mux$21742 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9515: $auto$opt_reduce.cc:134:opt_mux$21748
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$10381: $auto$opt_reduce.cc:134:opt_mux$21750
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5108: { $flatten\u_app.$procmux$4917_CMP $flatten\u_app.$procmux$4915_CMP $flatten\u_app.$procmux$4913_CMP $flatten\u_app.$procmux$4906_CMP $flatten\u_app.$procmux$4905_CMP $auto$opt_reduce.cc:134:opt_mux$21752 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13567: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13408_CMP $auto$opt_reduce.cc:134:opt_mux$21754 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13577: { $auto$opt_reduce.cc:134:opt_mux$21756 $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13408_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13314_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13582: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13547_CMP $auto$opt_reduce.cc:134:opt_mux$21758 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5241: { $flatten\u_app.$procmux$4913_CMP $flatten\u_app.$procmux$4912_CMP $auto$opt_reduce.cc:134:opt_mux$21760 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7264: $auto$opt_reduce.cc:134:opt_mux$21762
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13587: { $auto$opt_reduce.cc:134:opt_mux$21764 $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13408_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13314_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13597: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13566_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13408_CMP $auto$opt_reduce.cc:134:opt_mux$21766 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$14002: $auto$opt_reduce.cc:134:opt_mux$21768
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12218: $auto$opt_reduce.cc:134:opt_mux$21770
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8859: { $flatten\u_app.$procmux$4912_CMP $flatten\u_app.$procmux$4910_CMP $flatten\u_app.$procmux$4909_CMP $flatten\u_app.$procmux$4908_CMP $flatten\u_app.$procmux$4907_CMP $flatten\u_app.$procmux$4906_CMP $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4904_CMP $auto$opt_reduce.cc:134:opt_mux$21772 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12248: $auto$opt_reduce.cc:134:opt_mux$21774
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12278: $auto$opt_reduce.cc:134:opt_mux$21776
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8557: $auto$opt_reduce.cc:134:opt_mux$21778
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7303: { $flatten\u_app.$procmux$4915_CMP $flatten\u_app.$procmux$4912_CMP $auto$opt_reduce.cc:134:opt_mux$21780 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7050: $auto$opt_reduce.cc:134:opt_mux$21782
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8574: { $auto$opt_reduce.cc:134:opt_mux$21786 $auto$opt_reduce.cc:134:opt_mux$21784 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$16068: $auto$opt_reduce.cc:134:opt_mux$21788
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12574: $auto$opt_reduce.cc:134:opt_mux$21790
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8591: { $flatten\u_app.$procmux$4917_CMP $flatten\u_app.$procmux$4915_CMP $auto$opt_reduce.cc:134:opt_mux$21792 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12603: $auto$opt_reduce.cc:134:opt_mux$21794
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5620: { $flatten\u_app.$procmux$4915_CMP $flatten\u_app.$procmux$4912_CMP $flatten\u_app.$procmux$4911_CMP $auto$opt_reduce.cc:134:opt_mux$21796 $flatten\u_app.$procmux$4906_CMP $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4904_CMP $flatten\u_app.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$10902: $auto$opt_reduce.cc:134:opt_mux$21798
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7028: $auto$opt_reduce.cc:134:opt_mux$21800
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8608: { $auto$opt_reduce.cc:134:opt_mux$21802 $flatten\u_app.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4902: { $flatten\u_app.$procmux$4913_CMP $flatten\u_app.$procmux$4912_CMP $flatten\u_app.$procmux$4911_CMP $auto$opt_reduce.cc:134:opt_mux$21804 $flatten\u_app.$procmux$4906_CMP $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4904_CMP $flatten\u_app.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9700: $auto$opt_reduce.cc:134:opt_mux$21806
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$10927: $auto$opt_reduce.cc:134:opt_mux$21808
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7573: { $flatten\u_app.$procmux$7192_CTRL $flatten\u_app.$procmux$6853_CMP $flatten\u_app.$procmux$7407_CMP $flatten\u_app.$procmux$6809_CMP $auto$opt_reduce.cc:134:opt_mux$21810 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4988: { $flatten\u_app.$procmux$4914_CMP $flatten\u_app.$procmux$4912_CMP $flatten\u_app.$procmux$4911_CMP $auto$opt_reduce.cc:134:opt_mux$21812 $flatten\u_app.$procmux$4906_CMP $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4904_CMP $flatten\u_app.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$17192: $auto$opt_reduce.cc:134:opt_mux$21814
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$17208: $auto$opt_reduce.cc:134:opt_mux$21816
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12898: $auto$opt_reduce.cc:134:opt_mux$21818
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$10952: $auto$opt_reduce.cc:134:opt_mux$21820
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12967: { $flatten\u_app.\u_flash_spi.$procmux$12416_CMP $flatten\u_app.\u_flash_spi.$procmux$11372_CMP $flatten\u_app.\u_flash_spi.$procmux$11008_CMP $flatten\u_app.\u_flash_spi.$procmux$10007_CMP $auto$opt_reduce.cc:134:opt_mux$21822 $flatten\u_app.\u_flash_spi.$procmux$10293_CMP $flatten\u_app.\u_flash_spi.$procmux$12968_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$17315: { $flatten\u_usb_cdc.\u_sie.$procmux$14004_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$2439_Y $auto$opt_reduce.cc:134:opt_mux$21824 $flatten\u_usb_cdc.\u_sie.$procmux$13728_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8625: { $flatten\u_app.$procmux$4904_CMP $auto$opt_reduce.cc:134:opt_mux$21826 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12977: { $flatten\u_app.\u_flash_spi.$procmux$12416_CMP $flatten\u_app.\u_flash_spi.$procmux$12165_CMP $flatten\u_app.\u_flash_spi.$procmux$11790_CMP $flatten\u_app.\u_flash_spi.$procmux$11637_CMP $flatten\u_app.\u_flash_spi.$procmux$11372_CMP $flatten\u_app.\u_flash_spi.$procmux$11008_CMP $flatten\u_app.\u_flash_spi.$procmux$10831_CMP $flatten\u_app.\u_flash_spi.$procmux$10578_CMP $flatten\u_app.\u_flash_spi.$procmux$10440_CMP $flatten\u_app.\u_flash_spi.$procmux$10314_CMP $flatten\u_app.\u_flash_spi.$procmux$10007_CMP $flatten\u_app.\u_flash_spi.$procmux$10293_CMP $flatten\u_app.\u_flash_spi.$procmux$12968_CMP $flatten\u_app.\u_flash_spi.$procmux$12983_CMP $flatten\u_app.\u_flash_spi.$procmux$12982_CMP $flatten\u_app.\u_flash_spi.$procmux$8944_CTRL $auto$opt_reduce.cc:134:opt_mux$21828 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8642: { $flatten\u_app.$procmux$4913_CMP $auto$opt_reduce.cc:134:opt_mux$21832 $auto$opt_reduce.cc:134:opt_mux$21830 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8774: { $flatten\u_app.$procmux$4913_CMP $flatten\u_app.$procmux$4912_CMP $flatten\u_app.$procmux$4911_CMP $auto$opt_reduce.cc:134:opt_mux$21834 $flatten\u_app.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7598: $auto$opt_reduce.cc:134:opt_mux$21836
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8659: { $flatten\u_app.$procmux$4917_CMP $auto$opt_reduce.cc:134:opt_mux$21838 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5832: { $flatten\u_app.$procmux$4917_CMP $flatten\u_app.$procmux$4913_CMP $flatten\u_app.$procmux$4906_CMP $flatten\u_app.$procmux$4905_CMP $auto$opt_reduce.cc:134:opt_mux$21840 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9715: $auto$opt_reduce.cc:134:opt_mux$21842
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8676: { $flatten\u_app.$procmux$4917_CMP $flatten\u_app.$procmux$4905_CMP $auto$opt_reduce.cc:134:opt_mux$21844 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13144: { $flatten\u_app.\u_flash_spi.$procmux$12416_CMP $flatten\u_app.\u_flash_spi.$procmux$11790_CMP $flatten\u_app.\u_flash_spi.$procmux$11637_CMP $flatten\u_app.\u_flash_spi.$procmux$11372_CMP $flatten\u_app.\u_flash_spi.$procmux$11008_CMP $flatten\u_app.\u_flash_spi.$procmux$10440_CMP $flatten\u_app.\u_flash_spi.$procmux$10007_CMP $flatten\u_app.\u_flash_spi.$procmux$10293_CMP $auto$opt_reduce.cc:134:opt_mux$21846 $flatten\u_app.\u_flash_spi.$procmux$8944_CTRL }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4110: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3552_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1987_Y $auto$opt_reduce.cc:134:opt_mux$21848 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8693: { $flatten\u_app.$procmux$4906_CMP $auto$opt_reduce.cc:134:opt_mux$21850 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11241: $auto$opt_reduce.cc:134:opt_mux$21852
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13216: { $flatten\u_app.\u_flash_spi.$procmux$11790_CMP $flatten\u_app.\u_flash_spi.$procmux$11008_CMP $flatten\u_app.\u_flash_spi.$procmux$10293_CMP $auto$opt_reduce.cc:134:opt_mux$21854 }
    New ctrl vector for $mux cell $flatten\u_app.$procmux$5097: { }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8808: { $flatten\u_app.$procmux$4912_CMP $flatten\u_app.$procmux$4911_CMP $auto$opt_reduce.cc:134:opt_mux$21856 $flatten\u_app.$procmux$4906_CMP $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4904_CMP $flatten\u_app.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11265: $auto$opt_reduce.cc:134:opt_mux$21858
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13224: { $flatten\u_app.\u_flash_spi.$procmux$12416_CMP $flatten\u_app.\u_flash_spi.$procmux$11637_CMP $flatten\u_app.\u_flash_spi.$procmux$11372_CMP $flatten\u_app.\u_flash_spi.$procmux$11008_CMP $flatten\u_app.\u_flash_spi.$procmux$10440_CMP $flatten\u_app.\u_flash_spi.$procmux$10007_CMP $flatten\u_app.\u_flash_spi.$procmux$10293_CMP $auto$opt_reduce.cc:134:opt_mux$21860 $flatten\u_app.\u_flash_spi.$procmux$8944_CTRL }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8721: { $flatten\u_app.$procmux$4916_CMP $flatten\u_app.$procmux$4906_CMP $flatten\u_app.$procmux$4905_CMP $auto$opt_reduce.cc:134:opt_mux$21862 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4500: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4328_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4243_CMP $auto$opt_reduce.cc:134:opt_mux$21864 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8738: { $flatten\u_app.$procmux$4915_CMP $auto$opt_reduce.cc:134:opt_mux$21866 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4540: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4328_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4243_CMP $auto$opt_reduce.cc:134:opt_mux$21868 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$21761: { $flatten\u_app.$procmux$6637_CMP $flatten\u_app.$procmux$6689_CMP $flatten\u_app.$procmux$6727_CMP $flatten\u_app.$procmux$6767_CMP $flatten\u_app.$procmux$6809_CMP $flatten\u_app.$procmux$6853_CMP $flatten\u_app.$procmux$6922_CMP $flatten\u_app.$procmux$6947_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$21835: { $flatten\u_app.$procmux$6637_CMP $flatten\u_app.$procmux$6689_CMP $flatten\u_app.$procmux$6727_CMP $flatten\u_app.$procmux$6767_CMP $flatten\u_app.$procmux$6809_CMP $flatten\u_app.$procmux$6853_CMP $flatten\u_app.$procmux$6922_CMP $flatten\u_app.$procmux$6947_CMP $flatten\u_app.$procmux$7407_CMP }
  Optimizing cells in module \demo.
Performed a total of 77 changes.

17.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~465 debug messages>
Removed a total of 155 cells.

17.10.6. Executing OPT_DFF pass (perform DFF optimizations).

17.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 4134 unused wires.
<suppressed ~1 debug messages>

17.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.10.9. Rerunning OPT passes. (Maybe there is more to do..)

17.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~288 debug messages>

17.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4902: { $flatten\u_app.$procmux$4913_CMP $flatten\u_app.$procmux$4912_CMP $flatten\u_app.$procmux$4911_CMP $auto$opt_reduce.cc:134:opt_mux$21804 $auto$opt_reduce.cc:134:opt_mux$21870 $flatten\u_app.$procmux$4904_CMP $flatten\u_app.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4988: { $flatten\u_app.$procmux$4914_CMP $flatten\u_app.$procmux$4912_CMP $flatten\u_app.$procmux$4911_CMP $auto$opt_reduce.cc:134:opt_mux$21812 $auto$opt_reduce.cc:134:opt_mux$21872 $flatten\u_app.$procmux$4904_CMP $flatten\u_app.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5108: { $flatten\u_app.$procmux$4917_CMP $flatten\u_app.$procmux$4915_CMP $flatten\u_app.$procmux$4913_CMP $auto$opt_reduce.cc:134:opt_mux$21874 $auto$opt_reduce.cc:134:opt_mux$21752 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5620: { $flatten\u_app.$procmux$4915_CMP $flatten\u_app.$procmux$4912_CMP $flatten\u_app.$procmux$4911_CMP $auto$opt_reduce.cc:134:opt_mux$21796 $auto$opt_reduce.cc:134:opt_mux$21876 $flatten\u_app.$procmux$4904_CMP $flatten\u_app.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5832: { $flatten\u_app.$procmux$4917_CMP $flatten\u_app.$procmux$4913_CMP $auto$opt_reduce.cc:134:opt_mux$21878 $auto$opt_reduce.cc:134:opt_mux$21840 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6986: $auto$opt_reduce.cc:134:opt_mux$21880
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7006: { $flatten\u_app.$procmux$6947_CMP $flatten\u_app.$procmux$6922_CMP $auto$opt_reduce.cc:134:opt_mux$21882 $flatten\u_app.$procmux$6767_CMP $flatten\u_app.$procmux$6727_CMP $flatten\u_app.$procmux$6689_CMP $flatten\u_app.$procmux$6637_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7098: { $flatten\u_app.$procmux$4917_CMP $flatten\u_app.$procmux$4914_CMP $flatten\u_app.$procmux$4913_CMP $auto$opt_reduce.cc:134:opt_mux$21884 $auto$opt_reduce.cc:134:opt_mux$21714 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7246: $auto$opt_reduce.cc:134:opt_mux$21886
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7573: { $flatten\u_app.$procmux$7407_CMP $auto$opt_reduce.cc:134:opt_mux$21888 $auto$opt_reduce.cc:134:opt_mux$21810 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8132: { $flatten\u_app.$procmux$4918_CMP $flatten\u_app.$procmux$4917_CMP $flatten\u_app.$procmux$4916_CMP $flatten\u_app.$procmux$4915_CMP $flatten\u_app.$procmux$4914_CMP $flatten\u_app.$procmux$4913_CMP $flatten\u_app.$procmux$4912_CMP $flatten\u_app.$procmux$4911_CMP $flatten\u_app.$procmux$4910_CMP $flatten\u_app.$procmux$4909_CMP $flatten\u_app.$procmux$4908_CMP $flatten\u_app.$procmux$4907_CMP $auto$opt_reduce.cc:134:opt_mux$21890 $flatten\u_app.$procmux$4904_CMP $flatten\u_app.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8721: { $flatten\u_app.$procmux$4916_CMP $auto$opt_reduce.cc:134:opt_mux$21892 $auto$opt_reduce.cc:134:opt_mux$21862 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8808: { $flatten\u_app.$procmux$4912_CMP $flatten\u_app.$procmux$4911_CMP $auto$opt_reduce.cc:134:opt_mux$21856 $auto$opt_reduce.cc:134:opt_mux$21894 $flatten\u_app.$procmux$4904_CMP $flatten\u_app.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8825: { $flatten\u_app.$procmux$4917_CMP $flatten\u_app.$procmux$4915_CMP $auto$opt_reduce.cc:134:opt_mux$21896 $auto$opt_reduce.cc:134:opt_mux$21732 $auto$opt_reduce.cc:134:opt_mux$21730 $flatten\u_app.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11449: $auto$opt_reduce.cc:134:opt_mux$21898
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12977: { $flatten\u_app.\u_flash_spi.$procmux$12416_CMP $flatten\u_app.\u_flash_spi.$procmux$12165_CMP $flatten\u_app.\u_flash_spi.$procmux$11790_CMP $flatten\u_app.\u_flash_spi.$procmux$11372_CMP $flatten\u_app.\u_flash_spi.$procmux$11008_CMP $flatten\u_app.\u_flash_spi.$procmux$10578_CMP $flatten\u_app.\u_flash_spi.$procmux$10314_CMP $flatten\u_app.\u_flash_spi.$procmux$10007_CMP $flatten\u_app.\u_flash_spi.$procmux$10293_CMP $auto$opt_reduce.cc:134:opt_mux$21902 $flatten\u_app.\u_flash_spi.$procmux$12983_CMP $flatten\u_app.\u_flash_spi.$procmux$12982_CMP $auto$opt_reduce.cc:134:opt_mux$21900 $auto$opt_reduce.cc:134:opt_mux$21828 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13023: { $flatten\u_app.\u_flash_spi.$procmux$12931_CMP $flatten\u_app.\u_flash_spi.$procmux$12416_CMP $flatten\u_app.\u_flash_spi.$procmux$12165_CMP $flatten\u_app.\u_flash_spi.$procmux$11790_CMP $flatten\u_app.\u_flash_spi.$procmux$11637_CMP $flatten\u_app.\u_flash_spi.$procmux$11372_CMP $flatten\u_app.\u_flash_spi.$procmux$11008_CMP $flatten\u_app.\u_flash_spi.$procmux$10831_CMP $flatten\u_app.\u_flash_spi.$procmux$10578_CMP $flatten\u_app.\u_flash_spi.$procmux$12990_CMP $flatten\u_app.\u_flash_spi.$procmux$10440_CMP $flatten\u_app.\u_flash_spi.$procmux$10314_CMP $flatten\u_app.\u_flash_spi.$procmux$10007_CMP $flatten\u_app.\u_flash_spi.$procmux$12970_CMP $flatten\u_app.\u_flash_spi.$procmux$10293_CMP $flatten\u_app.\u_flash_spi.$procmux$12968_CMP $flatten\u_app.\u_flash_spi.$procmux$12983_CMP $flatten\u_app.\u_flash_spi.$procmux$12982_CMP $flatten\u_app.\u_flash_spi.$procmux$12979_CTRL $auto$opt_reduce.cc:134:opt_mux$21904 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13129: { $flatten\u_app.\u_flash_spi.$procmux$12416_CMP $flatten\u_app.\u_flash_spi.$procmux$12165_CMP $flatten\u_app.\u_flash_spi.$procmux$11372_CMP $auto$opt_reduce.cc:134:opt_mux$21910 $flatten\u_app.\u_flash_spi.$procmux$10314_CMP $flatten\u_app.\u_flash_spi.$procmux$10007_CMP $auto$opt_reduce.cc:134:opt_mux$21908 $auto$opt_reduce.cc:134:opt_mux$21906 $flatten\u_app.\u_flash_spi.$procmux$12979_CTRL }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13144: { $flatten\u_app.\u_flash_spi.$procmux$11372_CMP $auto$opt_reduce.cc:134:opt_mux$21916 $auto$opt_reduce.cc:134:opt_mux$21914 $auto$opt_reduce.cc:134:opt_mux$21846 $auto$opt_reduce.cc:134:opt_mux$21912 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13216: { $flatten\u_app.\u_flash_spi.$procmux$11790_CMP $auto$opt_reduce.cc:134:opt_mux$21918 $auto$opt_reduce.cc:134:opt_mux$21854 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13224: { $flatten\u_app.\u_flash_spi.$procmux$11372_CMP $flatten\u_app.\u_flash_spi.$procmux$10007_CMP $auto$opt_reduce.cc:134:opt_mux$21860 $auto$opt_reduce.cc:134:opt_mux$21920 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19052: $auto$opt_reduce.cc:134:opt_mux$21922
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19291: { $auto$opt_reduce.cc:134:opt_mux$21926 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18923_CMP $auto$opt_reduce.cc:134:opt_mux$21924 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19539: $auto$opt_reduce.cc:134:opt_mux$21928
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19771: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18014_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18949_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18923_CMP $auto$opt_reduce.cc:134:opt_mux$21930 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20045: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19926_CMP $auto$opt_reduce.cc:134:opt_mux$21932 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20412: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18014_CMP $auto$opt_reduce.cc:134:opt_mux$21934 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18059_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18077_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$16524: { $flatten\u_usb_cdc.\u_sie.$procmux$16146_CMP $flatten\u_usb_cdc.\u_sie.$procmux$16145_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4524: { $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2859_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4243_CMP $auto$opt_reduce.cc:134:opt_mux$21936 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4540: { $auto$opt_reduce.cc:134:opt_mux$21938 $auto$opt_reduce.cc:134:opt_mux$21864 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$21885: { $flatten\u_app.$procmux$6637_CMP $flatten\u_app.$procmux$6689_CMP $flatten\u_app.$procmux$6727_CMP $flatten\u_app.$procmux$6767_CMP $flatten\u_app.$procmux$6809_CMP $flatten\u_app.$procmux$6853_CMP $flatten\u_app.$procmux$6922_CMP $flatten\u_app.$procmux$6947_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$21887: { $flatten\u_app.$procmux$6637_CMP $flatten\u_app.$procmux$6689_CMP $flatten\u_app.$procmux$6727_CMP $flatten\u_app.$procmux$6767_CMP $flatten\u_app.$procmux$6809_CMP $flatten\u_app.$procmux$6853_CMP $flatten\u_app.$procmux$6922_CMP $flatten\u_app.$procmux$6947_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$21899: { $flatten\u_app.\u_flash_spi.$procmux$12979_CMP [0] $flatten\u_app.\u_flash_spi.$procmux$11637_CMP $flatten\u_app.\u_flash_spi.$procmux$10440_CMP $flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:640$3069_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$21911: { $flatten\u_app.\u_flash_spi.$procmux$12979_CMP [0] $flatten\u_app.\u_flash_spi.$procmux$12416_CMP $flatten\u_app.\u_flash_spi.$procmux$11637_CMP $flatten\u_app.\u_flash_spi.$procmux$10440_CMP $flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:640$3069_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$21919: { $flatten\u_app.\u_flash_spi.$procmux$12979_CMP [0] $flatten\u_app.\u_flash_spi.$procmux$12416_CMP $flatten\u_app.\u_flash_spi.$procmux$11637_CMP $flatten\u_app.\u_flash_spi.$procmux$11008_CMP $flatten\u_app.\u_flash_spi.$procmux$10440_CMP $flatten\u_app.\u_flash_spi.$procmux$10293_CMP $flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:640$3069_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$21927: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18949_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18923_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18358_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18077_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18059_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18014_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:681$3346_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$3342_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$21929: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18358_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18077_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18059_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:681$3346_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$3342_Y }
  Optimizing cells in module \demo.
Performed a total of 37 changes.

17.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

17.10.13. Executing OPT_DFF pass (perform DFF optimizations).

17.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 17 unused wires.
<suppressed ~1 debug messages>

17.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.10.16. Rerunning OPT passes. (Maybe there is more to do..)

17.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~288 debug messages>

17.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

17.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.10.20. Executing OPT_DFF pass (perform DFF optimizations).

17.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.10.23. Finished OPT passes. (There is nothing left to do.)

17.11. Executing FSM pass (extract and optimize FSM).

17.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking demo.u_app.state_q as FSM state register:
    Circuit seems to be self-resetting.
Not marking demo.u_app.u_flash_spi.state_q as FSM state register:
    Circuit seems to be self-resetting.
Not marking demo.u_app.u_flash_spi.u_spi.state_q as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register demo.u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q.
Not marking demo.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register demo.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register demo.u_usb_cdc.u_ctrl_endp.state_q.
Found FSM state register demo.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

17.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$21692
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$3391_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$3390_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$3391_Y \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$3390_Y }
  transition:       2'00 4'---0 ->       2'00 3'000
  transition:       2'00 4'00-1 ->       2'00 3'000
  transition:       2'00 4'0101 ->       2'01 3'010
  transition:       2'00 4'0111 ->       2'10 3'100
  transition:       2'00 4'1--1 ->       2'00 3'000
  transition:       2'10 4'---0 ->       2'10 3'101
  transition:       2'10 4'00-1 ->       2'00 3'001
  transition:       2'10 4'0101 ->       2'01 3'011
  transition:       2'10 4'0111 ->       2'10 3'101
  transition:       2'10 4'1--1 ->       2'00 3'001
  transition:       2'01 4'---0 ->       2'01 3'010
  transition:       2'01 4'00-1 ->       2'00 3'000
  transition:       2'01 4'0101 ->       2'01 3'010
  transition:       2'01 4'0111 ->       2'10 3'100
  transition:       2'01 4'1--1 ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21704
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18797_CMP
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18876_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19108_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19349_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19574_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19807_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20085_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20504_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20890_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$21922
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:436$3223_Y
  found state code: 4'1011
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$21924
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18923_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$21926
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:604$3314_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:592$3309_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$21928
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$21930
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18949_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18014_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:530$3287_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:526$3265_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:511$3257_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19926_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:460$3232_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:482$3238_Y
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18077_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18059_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$21934
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:458$3231_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:432$3220_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:385$3179_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20533_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20569_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20644_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20683_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20723_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:413$3207_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:409$3202_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:405$3199_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:401$3196_Y
  found state code: 4'0110
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$3186_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$3188_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:389$3183_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:420$3216_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:378$3178_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:385$3179_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$3335_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$3342_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:681$3346_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18014_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18059_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18077_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18358_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18923_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18949_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19926_CMP
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20890_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20723_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20683_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20644_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20569_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20533_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20504_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20085_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19807_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19574_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19349_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19108_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18876_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18797_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:604$3314_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:592$3309_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:530$3287_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:526$3265_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:511$3257_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:482$3238_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:460$3232_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:458$3231_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:436$3223_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:432$3220_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:420$3216_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:413$3207_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:409$3202_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:405$3199_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:401$3196_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$3188_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$3186_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:389$3183_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:378$3178_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.class_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i $auto$opt_reduce.cc:134:opt_mux$21922 $auto$opt_reduce.cc:134:opt_mux$21934 $auto$opt_reduce.cc:134:opt_mux$21924 $auto$opt_reduce.cc:134:opt_mux$21926 $auto$opt_reduce.cc:134:opt_mux$21928 $auto$opt_reduce.cc:134:opt_mux$21930 }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19926_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18949_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18923_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18358_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18077_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18059_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18014_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:681$3346_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$3342_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$3335_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:385$3179_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 45'------------------------------------0-------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'00--------------0-------------------1-------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'00--------------1-------------------1-0------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-0-----00000001-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-1------------1------------------01-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-1------------1------------------11-1------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00--000001------1------00-----------101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1------1----------0-101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1------1----------1-101------ ->     4'0001 15'000000000010001
  transition:     4'0000 45'00--1----1------1---------------0---101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00--1----1------1---------------1---101------ ->     4'0010 15'000000000010010
  transition:     4'0000 45'00---1---1------1----------------0--101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00---1---1------1----------------1--101------ ->     4'0011 15'000000000010011
  transition:     4'0000 45'00----1--1------1--------------0----101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00----1--1------1--------------1----101------ ->     4'0110 15'000000000010110
  transition:     4'0000 45'00-------1------1-------1-----0-----101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1-------1-----1-----101------ ->     4'0111 15'000000000010111
  transition:     4'0000 45'00-----1-1------1------------0------101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-----1-1------1------------1------101------ ->     4'1000 15'000000000011000
  transition:     4'0000 45'00------11------1-----------0-------101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00------11------1-----------1-------101------ ->     4'1001 15'000000000011001
  transition:     4'0000 45'00-------1------1----------0--------111------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1----------1--------111------ ->     4'1010 15'000000000011010
  transition:     4'0000 45'00--------1-----1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00---------1----1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00----------1---1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-----------1--1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00------------1-1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-------------11-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'10----------------------------------1-------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-1----------------------------------1-------- ->     4'0000 15'000000000010000
  transition:     4'1000 45'------------------------------------0-------- ->     4'1000 15'000001000001000
  transition:     4'1000 45'00--------------0-------------------1-------- ->     4'1000 15'000001000001000
  transition:     4'1000 45'00--------------1-------------------1-0------ ->     4'1000 15'000001000001000
  transition:     4'1000 45'00-0-----00000001-------------------1-1------ ->     4'1000 15'000001000001000
  transition:     4'1000 45'00-1------------1------------------01-1------ ->     4'0000 15'000001000000000
  transition:     4'1000 45'00-1------------1------------------11-1------ ->     4'1011 15'000001000001011
  transition:     4'1000 45'00-------1------1-------------------1-1------ ->     4'1011 15'000001000001011
  transition:     4'1000 45'000-------1-----1-------------------1-1------ ->     4'1000 15'000001000001000
  transition:     4'1000 45'001-------1-----1-------------------1-1------ ->     4'1011 15'000001000001011
  transition:     4'1000 45'00---------1----1--------0----------1-1------ ->     4'1000 15'000001000001000
  transition:     4'1000 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'1000 45'00----------1---1--------0----------1-1------ ->     4'1000 15'000001000001000
  transition:     4'1000 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'1000 45'00-----------1--1--------0----------1-1------ ->     4'1000 15'000001000001000
  transition:     4'1000 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'1000 45'00------------1-1--------0----------1-1---0-- ->     4'1000 15'000001000001000
  transition:     4'1000 45'00------------1-1--------1----------1-1---0-- ->     4'1011 15'000001000001011
  transition:     4'1000 45'00-------------11--------0----------1-1------ ->     4'1000 15'000001000001000
  transition:     4'1000 45'00-------------11--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'1000 45'10----------------------------------1-------- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-1----------------------------------1-------- ->     4'1000 15'000001000001000
  transition:     4'0100 45'------------------------------------0-------- ->     4'0100 15'000000001000100
  transition:     4'0100 45'00--------------0-------------------1-------- ->     4'0100 15'000000001000100
  transition:     4'0100 45'00--------------1-------------------1-0------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00-0-----00000001-------------------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00-1------------1------------------01-1------ ->     4'0000 15'000000001000000
  transition:     4'0100 45'00-1------------1------------------11-1------ ->     4'1011 15'000000001001011
  transition:     4'0100 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000001001011
  transition:     4'0100 45'00--------1-----1-------------------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00---------1----1-------------------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00----------1---1--------0----------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000000001001011
  transition:     4'0100 45'00-----------1--1--------0----------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000000001001011
  transition:     4'0100 45'00------------1-1-------------------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00-------------11-------------------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'10----------------------------------1-------- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-1----------------------------------1-------- ->     4'0100 15'000000001000100
  transition:     4'0010 45'------------------------------------0-------- ->     4'0010 15'000100000000010
  transition:     4'0010 45'00--------------0-------------------1-------- ->     4'0010 15'000100000000010
  transition:     4'0010 45'00--------------1-------------------1-0------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00-0-----00000001-------------------1-1------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00-1------------1------------------01-1------ ->     4'0000 15'000100000000000
  transition:     4'0010 45'00-1------------1------------------11-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'00-------1------1-------------------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'00--------1-----1--------0----------1-1------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'00---------1----1--------0----------1-1------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'00----------1---1--------0----------1-1------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'00-----------1--1--------0----------1-1------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'00------------1-1-0-----------------1-1------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00------------1-1-1-----------------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'00-------------11--------0----------1-1------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00-------------11--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'10----------------------------------1-------- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-1----------------------------------1-------- ->     4'0010 15'000100000000010
  transition:     4'1010 45'------------------------------------0-------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'00--------------0-------------------1-------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'00--------------1-------------------1-0------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-0-----00000001-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-1------------1------------------01-1------ ->     4'0000 15'000000000000000
  transition:     4'1010 45'00-1------------1------------------11-1------ ->     4'1011 15'000000000001011
  transition:     4'1010 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000000001011
  transition:     4'1010 45'00--------1-----1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00---------1----1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00----------1---1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-----------1--1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00------------1-1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-------------11-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'10----------------------------------1-------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-1----------------------------------1-------- ->     4'1010 15'000000000001010
  transition:     4'0110 45'------------------------------------0-------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'00--------------0-------------------1-------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'00--------------1-------------------1-0------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-0-----00000001-------------------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-1------------1------------------01-1------ ->     4'0000 15'010000000000000
  transition:     4'0110 45'00-1------------1------------------11-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00-------1------1-------------------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00--------1-----1--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00---------1----1--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00---------1----1--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00----------1---1---0---------------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00----------1---1---1---------------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-----------1--1--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00------------1-1-0-----------------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00------------1-1-1-----------------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00-------------11--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-------------11--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'10----------------------------------1-------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-1----------------------------------1-------- ->     4'0110 15'010000000000110
  transition:     4'0001 45'------------------------------------0-------- ->     4'0001 15'000000100000001
  transition:     4'0001 45'00--------------0-------------------1-------- ->     4'0001 15'000000100000001
  transition:     4'0001 45'00--------------1-------------------1-0------ ->     4'0001 15'000000100000001
  transition:     4'0001 45'00-0-----00000001-------------------1-1------ ->     4'0001 15'000000100000001
  transition:     4'0001 45'00-1------------1------------------01-1------ ->     4'0000 15'000000100000000
  transition:     4'0001 45'00-1------------1------------------11-1------ ->     4'1011 15'000000100001011
  transition:     4'0001 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0001 45'00--------1-----1---------0---------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0001 45'00--------1-----1---------1---------1-1------ ->     4'0001 15'000000100000001
  transition:     4'0001 45'00---------1----1--------0----------1-1------ ->     4'0001 15'000000100000001
  transition:     4'0001 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0001 45'00----------1---1----0--------------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0001 45'00----------1---1----1--------------1-1------ ->     4'0001 15'000000100000001
  transition:     4'0001 45'00-----------1--1--------0----------1-1------ ->     4'0001 15'000000100000001
  transition:     4'0001 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0001 45'00------------1-1--------0----------1-1---0-- ->     4'0001 15'000000100000001
  transition:     4'0001 45'00------------1-1--------1----------1-1---0-- ->     4'1011 15'000000100001011
  transition:     4'0001 45'00-------------11--------0----------1-1------ ->     4'0001 15'000000100000001
  transition:     4'0001 45'00-------------11--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0001 45'10----------------------------------1-------- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-1----------------------------------1-------- ->     4'0001 15'000000100000001
  transition:     4'1001 45'------------------------------------0-------- ->     4'1001 15'000010000001001
  transition:     4'1001 45'00--------------0-------------------1-------- ->     4'1001 15'000010000001001
  transition:     4'1001 45'00--------------1-------------------1-0------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00-0-----00000001-------------------1-1------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00-1------------1------------------01-1------ ->     4'0000 15'000010000000000
  transition:     4'1001 45'00-1------------1------------------11-1------ ->     4'1011 15'000010000001011
  transition:     4'1001 45'00-------1------1-------------------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1001 45'00--------1-----1------00-----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1001 45'00--------1-----1------1------------1-1------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00--------1-----1-------1-----------1-1------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00---------1----1--------0----------1-1------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1001 45'00----------1---1--------0----------1-1------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1001 45'00-----------1--1--------0----------1-1------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1001 45'00------------1-1--------0----------1-1---0-- ->     4'1001 15'000010000001001
  transition:     4'1001 45'00------------1-1--------1----------1-1---0-- ->     4'1011 15'000010000001011
  transition:     4'1001 45'00-------------11--------0----------1-1------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00-------------11--------1----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1001 45'10----------------------------------1-------- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-1----------------------------------1-------- ->     4'1001 15'000010000001001
  transition:     4'0101 45'------------------------------------0-------- ->     4'0101 15'000000010000101
  transition:     4'0101 45'00--------------0-------------------1-------- ->     4'0101 15'000000010000101
  transition:     4'0101 45'00--------------1-------------------1-0------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00-0-----00000001-------------------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00-1------------1------------------01-1------ ->     4'0000 15'000000010000000
  transition:     4'0101 45'00-1------------1------------------11-1------ ->     4'1011 15'000000010001011
  transition:     4'0101 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0101 45'00--------1-----1-------------------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00---------1----1-------------------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00----------1---1--------0----------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0101 45'00-----------1--1--------0----------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0101 45'00------------1-1-------------------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00-------------11-------------------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'10----------------------------------1-------- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-1----------------------------------1-------- ->     4'0101 15'000000010000101
  transition:     4'0011 45'------------------------------------0-------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'00--------------0-------------------1-------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'00--------------1-------------------1-0------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-0-----00000001-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-1------------1------------------01-1------ ->     4'0000 15'100000000000000
  transition:     4'0011 45'00-1------------1------------------11-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00-------1------1-------------------1-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00--------1-----1--------0----------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00---------1----1-----00------------1-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00---------1----1-----10------------1-1------ ->     4'0101 15'100000000000101
  transition:     4'0011 45'00---------1----1------1------------1-1------ ->     4'0100 15'100000000000100
  transition:     4'0011 45'00----------1---1-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-----------1--1-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00------------1-1-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-------------11-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'10----------------------------------1-------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-1----------------------------------1-------- ->     4'0011 15'100000000000011
  transition:     4'1011 45'------------------------------------0-------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'00--------------0-------------------1-------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'00--------------1-------------------1-0------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-0-----00000001-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-1------------1------------------01-1------ ->     4'0000 15'000000000100000
  transition:     4'1011 45'00-1------------1------------------11-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00--------1-----1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00---------1----1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00----------1---1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-----------1--1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00------------1-1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-------------11-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'10----------------------------------1-------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-1----------------------------------1-------- ->     4'1011 15'000000000101011
  transition:     4'0111 45'------------------------------------0-------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'00--------------0-------------------1-------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'00--------------1-------------------1-0------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-0-----00000001-------------------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-1------------1------------------01-1------ ->     4'0000 15'001000000000000
  transition:     4'0111 45'00-1------------1------------------11-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00-------1------1-------------------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00--------1-----1--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00---------1----1--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00---------1----1--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00----------1---1--0----------------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00----------1---1--1----------------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-----------1--1--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00------------1-10------------------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00------------1-11------------------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00-------------11--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-------------11--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'10----------------------------------1-------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-1----------------------------------1-------- ->     4'0111 15'001000000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21698
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17983_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18320_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18797_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21377_CTRL
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: \u_usb_cdc.u_sie.in_data_ack_q
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:763$3368_Y
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_q
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:679$3348_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$3334_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$3335_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:665$3337_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$3169_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:278$3151_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$3169_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17983_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18320_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18797_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21377_CMP [0]
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.in_data_ack_q \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21377_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:763$3368_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:679$3348_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:665$3337_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$3335_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$3334_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.in_req_q \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21377_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18797_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18320_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17983_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$3169_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:278$3151_Y }
  transition:      3'000 13'---------0--- ->      3'000 9'100010000
  transition:      3'000 13'0-0------1--- ->      3'000 9'100010000
  transition:      3'000 13'1-0------1--- ->      3'010 9'100010100
  transition:      3'000 13'--1------1--- ->      3'000 9'100010000
  transition:      3'100 13'---------0--- ->      3'100 9'000111000
  transition:      3'100 13'000------1-0- ->      3'001 9'000110010
  transition:      3'100 13'010------1-0- ->      3'000 9'000110000
  transition:      3'100 13'0-0-0----1-10 ->      3'100 9'000111000
  transition:      3'100 13'0-0-0----1-11 ->      3'001 9'000110010
  transition:      3'100 13'0-0-1----1-1- ->      3'000 9'000110000
  transition:      3'100 13'1-0------1--- ->      3'010 9'000110100
  transition:      3'100 13'--1------1--- ->      3'000 9'000110000
  transition:      3'010 13'---------0--- ->      3'010 9'010010100
  transition:      3'010 13'0-0-----01--0 ->      3'001 9'010010010
  transition:      3'010 13'0-0---0011-00 ->      3'011 9'010010110
  transition:      3'010 13'0-0---1011-00 ->      3'100 9'010011000
  transition:      3'010 13'0-0----011-10 ->      3'011 9'010010110
  transition:      3'010 13'0-0----111--0 ->      3'001 9'010010010
  transition:      3'010 13'0-0------1--1 ->      3'010 9'010010100
  transition:      3'010 13'1-0------1--- ->      3'010 9'010010100
  transition:      3'010 13'--1------1--- ->      3'000 9'010010000
  transition:      3'001 13'---------0--- ->      3'001 9'000000011
  transition:      3'001 13'0-0------1--- ->      3'001 9'000000011
  transition:      3'001 13'1-0------1--- ->      3'010 9'000000101
  transition:      3'001 13'--1------1--- ->      3'001 9'000000011
  transition:      3'011 13'---------0--- ->      3'011 9'001010110
  transition:      3'011 13'0-0------1000 ->      3'100 9'001011000
  transition:      3'011 13'0-0------1001 ->      3'011 9'001010110
  transition:      3'011 13'0-0------110- ->      3'001 9'001010010
  transition:      3'011 13'0-0--0---1-10 ->      3'011 9'001010110
  transition:      3'011 13'000--1---1010 ->      3'011 9'001010110
  transition:      3'011 13'010--1---1010 ->      3'100 9'001011000
  transition:      3'011 13'0-0--1---1110 ->      3'001 9'001010010
  transition:      3'011 13'0-0------1-11 ->      3'001 9'001010010
  transition:      3'011 13'1-0------1--- ->      3'010 9'001010100
  transition:      3'011 13'--1------1--- ->      3'000 9'001010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$21658
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$16808_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$13728_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$13848_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$2439_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$14004_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2437_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$14005_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2436_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$16781_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$16801_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2823_Y
  found state code: 4'1010
  found ctrl input: \u_usb_cdc.stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2809_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2814_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.rx_valid
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2726_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2647_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2648_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2649_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2650_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$2559_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$16145_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$16146_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2574_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2436_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2437_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$2439_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$13728_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$13848_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$14004_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$14005_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$16781_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$16801_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$16808_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$17209_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$17213_CMP
  ctrl inputs: { \u_usb_cdc.stall \u_usb_cdc.u_sie.u_phy_rx.rx_err $flatten\u_usb_cdc.\u_sie.$procmux$16146_CMP $flatten\u_usb_cdc.\u_sie.$procmux$16145_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2823_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2814_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2809_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2726_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2650_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2649_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2648_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2647_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2574_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$2559_Y \u_usb_cdc.u_sie.clk_gate \u_usb_cdc.u_sie.rx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$17213_CMP $flatten\u_usb_cdc.\u_sie.$procmux$17209_CMP $flatten\u_usb_cdc.\u_sie.$procmux$16808_CMP $flatten\u_usb_cdc.\u_sie.$procmux$16801_CMP $flatten\u_usb_cdc.\u_sie.$procmux$16781_CMP $flatten\u_usb_cdc.\u_sie.$procmux$14005_CMP $flatten\u_usb_cdc.\u_sie.$procmux$14004_CMP $flatten\u_usb_cdc.\u_sie.$procmux$13848_CMP $flatten\u_usb_cdc.\u_sie.$procmux$13728_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$2439_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2437_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2436_Y }
  transition:     4'0000 16'--------------0- ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------10 ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------11 ->     4'0001 16'0000100000001000
  transition:     4'0000 16'-1------------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'--------------0- ->     4'1000 16'0000000101000000
  transition:     4'1000 16'00---00-------1- ->     4'1001 16'0000000101001000
  transition:     4'1000 16'00---10-------1- ->     4'1010 16'0000000101010000
  transition:     4'1000 16'00----1-------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'10------------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'-1------------1- ->     4'0000 16'0000000100000000
  transition:     4'0100 16'--------------0- ->     4'0100 16'0000001000100000
  transition:     4'0100 16'-0------------10 ->     4'0000 16'0000001000000000
  transition:     4'0100 16'-0------------11 ->     4'0101 16'0000001000101000
  transition:     4'0100 16'-1------------1- ->     4'0000 16'0000001000000000
  transition:     4'0010 16'--------------0- ->     4'0010 16'0000010000010000
  transition:     4'0010 16'-0------------10 ->     4'0000 16'0000010000000000
  transition:     4'0010 16'-0------------11 ->     4'0011 16'0000010000011000
  transition:     4'0010 16'-1------------1- ->     4'0000 16'0000010000000000
  transition:     4'1010 16'--------------0- ->     4'1010 16'0010000001010000
  transition:     4'1010 16'-0------------1- ->     4'1011 16'0010000001011000
  transition:     4'1010 16'-1------------1- ->     4'0000 16'0010000000000000
  transition:     4'0110 16'--------------0- ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-0------------10 ->     4'0000 16'0001000000000000
  transition:     4'0110 16'-0------------11 ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-1------------1- ->     4'0000 16'0001000000000000
  transition:     4'0001 16'--------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 16'-0-----------010 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-----------011 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-000---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-000---------111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-01----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-01----------111 ->     4'0010 16'0000000000010001
  transition:     4'0001 16'-0-1---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-1--------0111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-0-1--------1111 ->     4'0100 16'0000000000100001
  transition:     4'0001 16'-1------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 16'--------------0- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--0---------1- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--1---------1- ->     4'1010 16'0000000011010000
  transition:     4'1001 16'-1------------1- ->     4'0000 16'0000000010000000
  transition:     4'0101 16'--------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-0-----0------10 ->     4'0000 16'0000000000000100
  transition:     4'0101 16'-0-----1------10 ->     4'0111 16'0000000000111100
  transition:     4'0101 16'-0------------11 ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-1------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 16'--------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 16'-0---------0--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0-------001--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------0101--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------1101--10 ->     4'1000 16'0000000001000010
  transition:     4'0011 16'-0--------11--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------------11 ->     4'0110 16'0000000000110010
  transition:     4'0011 16'-1------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 16'--------------0- ->     4'1011 16'0100000001011000
  transition:     4'1011 16'-0------------1- ->     4'0000 16'0100000000000000
  transition:     4'1011 16'-1------------1- ->     4'0000 16'0100000000000000
  transition:     4'0111 16'--------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 16'-0------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 16'-1------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$21590
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$2003_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1985_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1987_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3552_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3977_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4101_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1988_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$2021_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$2015_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$2036_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$2037_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$2024_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$2032_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1983_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$2023_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$2027_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$2020_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4101_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3977_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3552_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1987_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1985_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1983_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1988_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$2003_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$2015_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$2020_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$2021_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$2023_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$2024_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$2027_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$2032_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$2036_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$2037_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1985_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1987_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3552_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3977_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4101_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000001
  transition:      3'000 13'1--0--------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-0------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-1------- ->      3'001 8'00001001
  transition:      3'100 13'0------------ ->      3'100 8'10100000
  transition:      3'100 13'1--0--------- ->      3'000 8'10000000
  transition:      3'100 13'1--1--------- ->      3'000 8'10000000
  transition:      3'010 13'0------------ ->      3'010 8'00010100
  transition:      3'010 13'1--0--------- ->      3'000 8'00000100
  transition:      3'010 13'1--10-0----00 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-0--01 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-1--01 ->      3'100 8'00100100
  transition:      3'010 13'1--10-0----1- ->      3'100 8'00100100
  transition:      3'010 13'10-11-0---0-- ->      3'100 8'00100100
  transition:      3'010 13'11-11-0---0-- ->      3'010 8'00010100
  transition:      3'010 13'1--11-0---1-- ->      3'011 8'00011100
  transition:      3'010 13'1--1--1------ ->      3'100 8'00100100
  transition:      3'001 13'0------------ ->      3'001 8'00001010
  transition:      3'001 13'1--0--------- ->      3'000 8'00000010
  transition:      3'001 13'1--1---00---- ->      3'001 8'00001010
  transition:      3'001 13'1--1---010--- ->      3'000 8'00000010
  transition:      3'001 13'1--1---011--- ->      3'010 8'00010010
  transition:      3'001 13'1--1---1----- ->      3'000 8'00000010
  transition:      3'011 13'0------------ ->      3'011 8'01011000
  transition:      3'011 13'1--0--------- ->      3'000 8'01000000
  transition:      3'011 13'1-01--------- ->      3'100 8'01100000
  transition:      3'011 13'1-11--------- ->      3'000 8'01000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$21599
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1945_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1923_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4243_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4328_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2859_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1953_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2859_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4328_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4243_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1923_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q \u_usb_cdc.u_sie.u_phy_tx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1945_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1953_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1923_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4243_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4328_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2859_Y }
  transition:       2'00 4'-0-- ->       2'00 6'000001
  transition:       2'00 4'010- ->       2'00 6'000001
  transition:       2'00 4'110- ->       2'01 6'001001
  transition:       2'00 4'-11- ->       2'00 6'000001
  transition:       2'10 4'-0-- ->       2'10 6'010100
  transition:       2'10 4'-100 ->       2'10 6'010100
  transition:       2'10 4'0101 ->       2'11 6'011100
  transition:       2'10 4'1101 ->       2'10 6'010100
  transition:       2'10 4'-11- ->       2'10 6'010100
  transition:       2'01 4'-0-- ->       2'01 6'001010
  transition:       2'01 4'-100 ->       2'01 6'001010
  transition:       2'01 4'0101 ->       2'00 6'000010
  transition:       2'01 4'1101 ->       2'10 6'010010
  transition:       2'01 4'-11- ->       2'01 6'001010
  transition:       2'11 4'-0-- ->       2'11 6'111000
  transition:       2'11 4'-100 ->       2'11 6'111000
  transition:       2'11 4'-101 ->       2'00 6'100000
  transition:       2'11 4'-11- ->       2'11 6'111000

17.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$21984' from module `\demo'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$21977' from module `\demo'.
  Merging pattern 13'1--0--------- and 13'1--1--------- from group (1 0 8'10000000).
  Merging pattern 13'1--1--------- and 13'1--0--------- from group (1 0 8'10000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$21963' from module `\demo'.
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (11 0 16'1000000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$21955' from module `\demo'.
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21377_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$21942' from module `\demo'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$21922.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$21934.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$21924.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$21928.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$21930.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$21939' from module `\demo'.

17.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 160 unused cells and 160 unused wires.
<suppressed ~167 debug messages>

17.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$21939' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$21942' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:385$3179_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18923_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19926_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$21955' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$3169_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21377_CMP [0].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$21963' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$16781_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$16801_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$21977' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$21984' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

17.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$21939' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$21942' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$21955' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$21963' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$21977' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$21984' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

17.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$21939' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$21939 (\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i
    1: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$3391_Y
    2: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$3390_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 1'0
      1:     0 4'00-1   ->     0 1'0
      2:     0 4'1--1   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0101   ->     2 1'0
      5:     1 4'00-1   ->     0 1'1
      6:     1 4'1--1   ->     0 1'1
      7:     1 4'---0   ->     1 1'1
      8:     1 4'0111   ->     1 1'1
      9:     1 4'0101   ->     2 1'1
     10:     2 4'00-1   ->     0 1'0
     11:     2 4'1--1   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'---0   ->     2 1'0
     14:     2 4'0101   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$21942' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$21942 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   40
  Number of output signals:   8
  Number of state bits:      12

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_mux$21926
    1: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    2: \u_usb_cdc.u_ctrl_endp.class_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:378$3178_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:389$3183_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$3186_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$3188_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:401$3196_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:405$3199_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:409$3202_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:413$3207_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:420$3216_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:432$3220_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:436$3223_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:458$3231_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:460$3232_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:482$3238_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:511$3257_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:526$3265_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:530$3287_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:592$3309_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:604$3314_Y
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18797_CMP
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18876_CMP
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19108_CMP
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19349_CMP
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19574_CMP
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19807_CMP
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20085_CMP
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20504_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20533_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20569_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20644_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20683_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20723_CMP
   36: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20890_CMP
   37: \u_usb_cdc.u_sie.data_q [15]
   38: \u_usb_cdc.u_sie.out_err_q
   39: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$3335_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$3342_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:681$3346_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18014_CMP
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18059_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18077_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18358_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18949_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 40'00--------------1-------------------1-0-   ->     0 8'00000000
      1:     0 40'00-1------------1------------------01-1-   ->     0 8'00000000
      2:     0 40'00-0-----00000001-------------------1-1-   ->     0 8'00000000
      3:     0 40'00-------------11-------------------1-1-   ->     0 8'00000000
      4:     0 40'00------------1-1-------------------1-1-   ->     0 8'00000000
      5:     0 40'00-----------1--1-------------------1-1-   ->     0 8'00000000
      6:     0 40'00----------1---1-------------------1-1-   ->     0 8'00000000
      7:     0 40'00---------1----1-------------------1-1-   ->     0 8'00000000
      8:     0 40'00--------1-----1-------------------1-1-   ->     0 8'00000000
      9:     0 40'------------------------------------0---   ->     0 8'00000000
     10:     0 40'00--------------0-------------------1---   ->     0 8'00000000
     11:     0 40'10----------------------------------1---   ->     0 8'00000000
     12:     0 40'-1----------------------------------1---   ->     0 8'00000000
     13:     0 40'00-----1-1------1------------1------101-   ->     1 8'00000000
     14:     0 40'00--1----1------1---------------1---101-   ->     3 8'00000000
     15:     0 40'00-------1------1----------1--------111-   ->     4 8'00000000
     16:     0 40'00----1--1------1--------------1----101-   ->     5 8'00000000
     17:     0 40'00-------1------1------1----------1-101-   ->     6 8'00000000
     18:     0 40'00------11------1-----------1-------101-   ->     7 8'00000000
     19:     0 40'00---1---1------1----------------1--101-   ->     9 8'00000000
     20:     0 40'00-------1------1------1----------0-101-   ->    10 8'00000000
     21:     0 40'00---1---1------1----------------0--101-   ->    10 8'00000000
     22:     0 40'00--1----1------1---------------0---101-   ->    10 8'00000000
     23:     0 40'00----1--1------1--------------0----101-   ->    10 8'00000000
     24:     0 40'00-------1------1-------1-----0-----101-   ->    10 8'00000000
     25:     0 40'00-----1-1------1------------0------101-   ->    10 8'00000000
     26:     0 40'00------11------1-----------0-------101-   ->    10 8'00000000
     27:     0 40'00--000001------1------00-----------101-   ->    10 8'00000000
     28:     0 40'00-------1------1----------0--------111-   ->    10 8'00000000
     29:     0 40'00-1------------1------------------11-1-   ->    10 8'00000000
     30:     0 40'00-------1------1-------1-----1-----101-   ->    11 8'00000000
     31:     1 40'00-1------------1------------------01-1-   ->     0 8'00010000
     32:     1 40'00------------1-1--------0----------1-10   ->     1 8'00010000
     33:     1 40'00--------------1-------------------1-0-   ->     1 8'00010000
     34:     1 40'00-------------11--------0----------1-1-   ->     1 8'00010000
     35:     1 40'00-----------1--1--------0----------1-1-   ->     1 8'00010000
     36:     1 40'00----------1---1--------0----------1-1-   ->     1 8'00010000
     37:     1 40'00---------1----1--------0----------1-1-   ->     1 8'00010000
     38:     1 40'00-0-----00000001-------------------1-1-   ->     1 8'00010000
     39:     1 40'000-------1-----1-------------------1-1-   ->     1 8'00010000
     40:     1 40'------------------------------------0---   ->     1 8'00010000
     41:     1 40'00--------------0-------------------1---   ->     1 8'00010000
     42:     1 40'10----------------------------------1---   ->     1 8'00010000
     43:     1 40'-1----------------------------------1---   ->     1 8'00010000
     44:     1 40'00------------1-1--------1----------1-10   ->    10 8'00010000
     45:     1 40'00-1------------1------------------11-1-   ->    10 8'00010000
     46:     1 40'00-------------11--------1----------1-1-   ->    10 8'00010000
     47:     1 40'00-----------1--1--------1----------1-1-   ->    10 8'00010000
     48:     1 40'00----------1---1--------1----------1-1-   ->    10 8'00010000
     49:     1 40'00---------1----1--------1----------1-1-   ->    10 8'00010000
     50:     1 40'001-------1-----1-------------------1-1-   ->    10 8'00010000
     51:     1 40'00-------1------1-------------------1-1-   ->    10 8'00010000
     52:     2 40'00-1------------1------------------01-1-   ->     0 8'00000010
     53:     2 40'00--------------1-------------------1-0-   ->     2 8'00000010
     54:     2 40'00-----------1--1--------0----------1-1-   ->     2 8'00000010
     55:     2 40'00----------1---1--------0----------1-1-   ->     2 8'00000010
     56:     2 40'00-0-----00000001-------------------1-1-   ->     2 8'00000010
     57:     2 40'00-------------11-------------------1-1-   ->     2 8'00000010
     58:     2 40'00------------1-1-------------------1-1-   ->     2 8'00000010
     59:     2 40'00---------1----1-------------------1-1-   ->     2 8'00000010
     60:     2 40'00--------1-----1-------------------1-1-   ->     2 8'00000010
     61:     2 40'------------------------------------0---   ->     2 8'00000010
     62:     2 40'00--------------0-------------------1---   ->     2 8'00000010
     63:     2 40'10----------------------------------1---   ->     2 8'00000010
     64:     2 40'-1----------------------------------1---   ->     2 8'00000010
     65:     2 40'00-1------------1------------------11-1-   ->    10 8'00000010
     66:     2 40'00-----------1--1--------1----------1-1-   ->    10 8'00000010
     67:     2 40'00----------1---1--------1----------1-1-   ->    10 8'00000010
     68:     2 40'00-------1------1-------------------1-1-   ->    10 8'00000010
     69:     3 40'00-1------------1------------------01-1-   ->     0 8'01000000
     70:     3 40'00--------------1-------------------1-0-   ->     3 8'01000000
     71:     3 40'00-------------11--------0----------1-1-   ->     3 8'01000000
     72:     3 40'00-----------1--1--------0----------1-1-   ->     3 8'01000000
     73:     3 40'00----------1---1--------0----------1-1-   ->     3 8'01000000
     74:     3 40'00---------1----1--------0----------1-1-   ->     3 8'01000000
     75:     3 40'00--------1-----1--------0----------1-1-   ->     3 8'01000000
     76:     3 40'00------------1-1-0-----------------1-1-   ->     3 8'01000000
     77:     3 40'00-0-----00000001-------------------1-1-   ->     3 8'01000000
     78:     3 40'------------------------------------0---   ->     3 8'01000000
     79:     3 40'00--------------0-------------------1---   ->     3 8'01000000
     80:     3 40'10----------------------------------1---   ->     3 8'01000000
     81:     3 40'-1----------------------------------1---   ->     3 8'01000000
     82:     3 40'00-1------------1------------------11-1-   ->    10 8'01000000
     83:     3 40'00-------------11--------1----------1-1-   ->    10 8'01000000
     84:     3 40'00-----------1--1--------1----------1-1-   ->    10 8'01000000
     85:     3 40'00----------1---1--------1----------1-1-   ->    10 8'01000000
     86:     3 40'00---------1----1--------1----------1-1-   ->    10 8'01000000
     87:     3 40'00--------1-----1--------1----------1-1-   ->    10 8'01000000
     88:     3 40'00------------1-1-1-----------------1-1-   ->    10 8'01000000
     89:     3 40'00-------1------1-------------------1-1-   ->    10 8'01000000
     90:     4 40'00-1------------1------------------01-1-   ->     0 8'00000000
     91:     4 40'00--------------1-------------------1-0-   ->     4 8'00000000
     92:     4 40'00-0-----00000001-------------------1-1-   ->     4 8'00000000
     93:     4 40'00-------------11-------------------1-1-   ->     4 8'00000000
     94:     4 40'00------------1-1-------------------1-1-   ->     4 8'00000000
     95:     4 40'00-----------1--1-------------------1-1-   ->     4 8'00000000
     96:     4 40'00----------1---1-------------------1-1-   ->     4 8'00000000
     97:     4 40'00---------1----1-------------------1-1-   ->     4 8'00000000
     98:     4 40'00--------1-----1-------------------1-1-   ->     4 8'00000000
     99:     4 40'------------------------------------0---   ->     4 8'00000000
    100:     4 40'00--------------0-------------------1---   ->     4 8'00000000
    101:     4 40'10----------------------------------1---   ->     4 8'00000000
    102:     4 40'-1----------------------------------1---   ->     4 8'00000000
    103:     4 40'00-1------------1------------------11-1-   ->    10 8'00000000
    104:     4 40'00-------1------1-------------------1-1-   ->    10 8'00000000
    105:     5 40'00-1------------1------------------01-1-   ->     0 8'10000000
    106:     5 40'00--------------1-------------------1-0-   ->     5 8'10000000
    107:     5 40'00-------------11--------0----------1-1-   ->     5 8'10000000
    108:     5 40'00-----------1--1--------0----------1-1-   ->     5 8'10000000
    109:     5 40'00---------1----1--------0----------1-1-   ->     5 8'10000000
    110:     5 40'00--------1-----1--------0----------1-1-   ->     5 8'10000000
    111:     5 40'00----------1---1---1---------------1-1-   ->     5 8'10000000
    112:     5 40'00------------1-1-0-----------------1-1-   ->     5 8'10000000
    113:     5 40'00-0-----00000001-------------------1-1-   ->     5 8'10000000
    114:     5 40'------------------------------------0---   ->     5 8'10000000
    115:     5 40'00--------------0-------------------1---   ->     5 8'10000000
    116:     5 40'10----------------------------------1---   ->     5 8'10000000
    117:     5 40'-1----------------------------------1---   ->     5 8'10000000
    118:     5 40'00-1------------1------------------11-1-   ->    10 8'10000000
    119:     5 40'00-------------11--------1----------1-1-   ->    10 8'10000000
    120:     5 40'00-----------1--1--------1----------1-1-   ->    10 8'10000000
    121:     5 40'00---------1----1--------1----------1-1-   ->    10 8'10000000
    122:     5 40'00--------1-----1--------1----------1-1-   ->    10 8'10000000
    123:     5 40'00----------1---1---0---------------1-1-   ->    10 8'10000000
    124:     5 40'00------------1-1-1-----------------1-1-   ->    10 8'10000000
    125:     5 40'00-------1------1-------------------1-1-   ->    10 8'10000000
    126:     6 40'00-1------------1------------------01-1-   ->     0 8'00001000
    127:     6 40'00------------1-1--------0----------1-10   ->     6 8'00001000
    128:     6 40'00--------------1-------------------1-0-   ->     6 8'00001000
    129:     6 40'00--------1-----1---------1---------1-1-   ->     6 8'00001000
    130:     6 40'00-------------11--------0----------1-1-   ->     6 8'00001000
    131:     6 40'00-----------1--1--------0----------1-1-   ->     6 8'00001000
    132:     6 40'00---------1----1--------0----------1-1-   ->     6 8'00001000
    133:     6 40'00----------1---1----1--------------1-1-   ->     6 8'00001000
    134:     6 40'00-0-----00000001-------------------1-1-   ->     6 8'00001000
    135:     6 40'------------------------------------0---   ->     6 8'00001000
    136:     6 40'00--------------0-------------------1---   ->     6 8'00001000
    137:     6 40'10----------------------------------1---   ->     6 8'00001000
    138:     6 40'-1----------------------------------1---   ->     6 8'00001000
    139:     6 40'00------------1-1--------1----------1-10   ->    10 8'00001000
    140:     6 40'00-1------------1------------------11-1-   ->    10 8'00001000
    141:     6 40'00--------1-----1---------0---------1-1-   ->    10 8'00001000
    142:     6 40'00-------------11--------1----------1-1-   ->    10 8'00001000
    143:     6 40'00-----------1--1--------1----------1-1-   ->    10 8'00001000
    144:     6 40'00---------1----1--------1----------1-1-   ->    10 8'00001000
    145:     6 40'00----------1---1----0--------------1-1-   ->    10 8'00001000
    146:     6 40'00-------1------1-------------------1-1-   ->    10 8'00001000
    147:     7 40'00-1------------1------------------01-1-   ->     0 8'00100000
    148:     7 40'00------------1-1--------0----------1-10   ->     7 8'00100000
    149:     7 40'00--------------1-------------------1-0-   ->     7 8'00100000
    150:     7 40'00-------------11--------0----------1-1-   ->     7 8'00100000
    151:     7 40'00-----------1--1--------0----------1-1-   ->     7 8'00100000
    152:     7 40'00----------1---1--------0----------1-1-   ->     7 8'00100000
    153:     7 40'00---------1----1--------0----------1-1-   ->     7 8'00100000
    154:     7 40'00--------1-----1-------1-----------1-1-   ->     7 8'00100000
    155:     7 40'00--------1-----1------1------------1-1-   ->     7 8'00100000
    156:     7 40'00-0-----00000001-------------------1-1-   ->     7 8'00100000
    157:     7 40'------------------------------------0---   ->     7 8'00100000
    158:     7 40'00--------------0-------------------1---   ->     7 8'00100000
    159:     7 40'10----------------------------------1---   ->     7 8'00100000
    160:     7 40'-1----------------------------------1---   ->     7 8'00100000
    161:     7 40'00------------1-1--------1----------1-10   ->    10 8'00100000
    162:     7 40'00-1------------1------------------11-1-   ->    10 8'00100000
    163:     7 40'00-------------11--------1----------1-1-   ->    10 8'00100000
    164:     7 40'00-----------1--1--------1----------1-1-   ->    10 8'00100000
    165:     7 40'00----------1---1--------1----------1-1-   ->    10 8'00100000
    166:     7 40'00---------1----1--------1----------1-1-   ->    10 8'00100000
    167:     7 40'00--------1-----1------00-----------1-1-   ->    10 8'00100000
    168:     7 40'00-------1------1-------------------1-1-   ->    10 8'00100000
    169:     8 40'00-1------------1------------------01-1-   ->     0 8'00000100
    170:     8 40'00--------------1-------------------1-0-   ->     8 8'00000100
    171:     8 40'00-----------1--1--------0----------1-1-   ->     8 8'00000100
    172:     8 40'00----------1---1--------0----------1-1-   ->     8 8'00000100
    173:     8 40'00-0-----00000001-------------------1-1-   ->     8 8'00000100
    174:     8 40'00-------------11-------------------1-1-   ->     8 8'00000100
    175:     8 40'00------------1-1-------------------1-1-   ->     8 8'00000100
    176:     8 40'00---------1----1-------------------1-1-   ->     8 8'00000100
    177:     8 40'00--------1-----1-------------------1-1-   ->     8 8'00000100
    178:     8 40'------------------------------------0---   ->     8 8'00000100
    179:     8 40'00--------------0-------------------1---   ->     8 8'00000100
    180:     8 40'10----------------------------------1---   ->     8 8'00000100
    181:     8 40'-1----------------------------------1---   ->     8 8'00000100
    182:     8 40'00-1------------1------------------11-1-   ->    10 8'00000100
    183:     8 40'00-----------1--1--------1----------1-1-   ->    10 8'00000100
    184:     8 40'00----------1---1--------1----------1-1-   ->    10 8'00000100
    185:     8 40'00-------1------1-------------------1-1-   ->    10 8'00000100
    186:     9 40'00-1------------1------------------01-1-   ->     0 8'00000000
    187:     9 40'00---------1----1------1------------1-1-   ->     2 8'00000000
    188:     9 40'00---------1----1-----10------------1-1-   ->     8 8'00000000
    189:     9 40'00--------------1-------------------1-0-   ->     9 8'00000000
    190:     9 40'00--------1-----1--------0----------1-1-   ->     9 8'00000000
    191:     9 40'00-0-----00000001-------------------1-1-   ->     9 8'00000000
    192:     9 40'00-------------11-------------------1-1-   ->     9 8'00000000
    193:     9 40'00------------1-1-------------------1-1-   ->     9 8'00000000
    194:     9 40'00-----------1--1-------------------1-1-   ->     9 8'00000000
    195:     9 40'00----------1---1-------------------1-1-   ->     9 8'00000000
    196:     9 40'------------------------------------0---   ->     9 8'00000000
    197:     9 40'00--------------0-------------------1---   ->     9 8'00000000
    198:     9 40'10----------------------------------1---   ->     9 8'00000000
    199:     9 40'-1----------------------------------1---   ->     9 8'00000000
    200:     9 40'00-1------------1------------------11-1-   ->    10 8'00000000
    201:     9 40'00--------1-----1--------1----------1-1-   ->    10 8'00000000
    202:     9 40'00---------1----1-----00------------1-1-   ->    10 8'00000000
    203:     9 40'00-------1------1-------------------1-1-   ->    10 8'00000000
    204:    10 40'00-1------------1------------------01-1-   ->     0 8'00000001
    205:    10 40'00--------------1-------------------1-0-   ->    10 8'00000001
    206:    10 40'00-1------------1------------------11-1-   ->    10 8'00000001
    207:    10 40'00-0-----00000001-------------------1-1-   ->    10 8'00000001
    208:    10 40'00-------------11-------------------1-1-   ->    10 8'00000001
    209:    10 40'00------------1-1-------------------1-1-   ->    10 8'00000001
    210:    10 40'00-----------1--1-------------------1-1-   ->    10 8'00000001
    211:    10 40'00----------1---1-------------------1-1-   ->    10 8'00000001
    212:    10 40'00---------1----1-------------------1-1-   ->    10 8'00000001
    213:    10 40'00--------1-----1-------------------1-1-   ->    10 8'00000001
    214:    10 40'00-------1------1-------------------1-1-   ->    10 8'00000001
    215:    10 40'------------------------------------0---   ->    10 8'00000001
    216:    10 40'00--------------0-------------------1---   ->    10 8'00000001
    217:    10 40'10----------------------------------1---   ->    10 8'00000001
    218:    10 40'-1----------------------------------1---   ->    10 8'00000001
    219:    11 40'00-1------------1------------------01-1-   ->     0 8'00000000
    220:    11 40'00-1------------1------------------11-1-   ->    10 8'00000000
    221:    11 40'00-------------11--------1----------1-1-   ->    10 8'00000000
    222:    11 40'00-----------1--1--------1----------1-1-   ->    10 8'00000000
    223:    11 40'00---------1----1--------1----------1-1-   ->    10 8'00000000
    224:    11 40'00--------1-----1--------1----------1-1-   ->    10 8'00000000
    225:    11 40'00----------1---1--0----------------1-1-   ->    10 8'00000000
    226:    11 40'00------------1-11------------------1-1-   ->    10 8'00000000
    227:    11 40'00-------1------1-------------------1-1-   ->    10 8'00000000
    228:    11 40'00--------------1-------------------1-0-   ->    11 8'00000000
    229:    11 40'00-------------11--------0----------1-1-   ->    11 8'00000000
    230:    11 40'00-----------1--1--------0----------1-1-   ->    11 8'00000000
    231:    11 40'00---------1----1--------0----------1-1-   ->    11 8'00000000
    232:    11 40'00--------1-----1--------0----------1-1-   ->    11 8'00000000
    233:    11 40'00----------1---1--1----------------1-1-   ->    11 8'00000000
    234:    11 40'00------------1-10------------------1-1-   ->    11 8'00000000
    235:    11 40'00-0-----00000001-------------------1-1-   ->    11 8'00000000
    236:    11 40'------------------------------------0---   ->    11 8'00000000
    237:    11 40'00--------------0-------------------1---   ->    11 8'00000000
    238:    11 40'10----------------------------------1---   ->    11 8'00000000
    239:    11 40'-1----------------------------------1---   ->    11 8'00000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$21955' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$21955 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   12
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_dir_q
    2: \u_usb_cdc.u_ctrl_endp.in_req_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$3334_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$3335_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:665$3337_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:679$3348_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:763$3368_Y
    9: \u_usb_cdc.u_sie.out_err_q
   10: \u_usb_cdc.u_sie.in_data_ack_q
   11: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:278$3151_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17983_CMP
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18320_CMP
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18797_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 12'--------0---   ->     0 4'0000
      1:     0 12'0-0-----1---   ->     0 4'0000
      2:     0 12'--1-----1---   ->     0 4'0000
      3:     0 12'1-0-----1---   ->     2 4'0000
      4:     1 12'010-----1-0-   ->     0 4'0010
      5:     1 12'0-01----1-1-   ->     0 4'0010
      6:     1 12'--1-----1---   ->     0 4'0010
      7:     1 12'0-00----1-10   ->     1 4'0010
      8:     1 12'--------0---   ->     1 4'0010
      9:     1 12'1-0-----1---   ->     2 4'0010
     10:     1 12'0-00----1-11   ->     3 4'0010
     11:     1 12'000-----1-0-   ->     3 4'0010
     12:     2 12'--1-----1---   ->     0 4'1000
     13:     2 12'0-0--1011-00   ->     1 4'1000
     14:     2 12'0-0-----1--1   ->     2 4'1000
     15:     2 12'--------0---   ->     2 4'1000
     16:     2 12'1-0-----1---   ->     2 4'1000
     17:     2 12'0-0----01--0   ->     3 4'1000
     18:     2 12'0-0---111--0   ->     3 4'1000
     19:     2 12'0-0--0011-00   ->     4 4'1000
     20:     2 12'0-0---011-10   ->     4 4'1000
     21:     3 12'1-0-----1---   ->     2 4'0001
     22:     3 12'--------0---   ->     3 4'0001
     23:     3 12'0-0-----1---   ->     3 4'0001
     24:     3 12'--1-----1---   ->     3 4'0001
     25:     4 12'--1-----1---   ->     0 4'0100
     26:     4 12'0-0-----1000   ->     1 4'0100
     27:     4 12'010-1---1010   ->     1 4'0100
     28:     4 12'1-0-----1---   ->     2 4'0100
     29:     4 12'0-0-1---1110   ->     3 4'0100
     30:     4 12'0-0-----1-11   ->     3 4'0100
     31:     4 12'0-0-----110-   ->     3 4'0100
     32:     4 12'000-1---1010   ->     4 4'0100
     33:     4 12'0-0-0---1-10   ->     4 4'0100
     34:     4 12'0-0-----1001   ->     4 4'0100
     35:     4 12'--------0---   ->     4 4'0100

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$21963' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$21963 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   16
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.rx_valid
    1: \u_usb_cdc.u_sie.clk_gate
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$2559_Y
    3: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2574_Y
    4: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2647_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2648_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2649_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2650_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2726_Y
    9: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2809_Y
   10: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2814_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2823_Y
   12: $flatten\u_usb_cdc.\u_sie.$procmux$16145_CMP
   13: $flatten\u_usb_cdc.\u_sie.$procmux$16146_CMP
   14: \u_usb_cdc.u_sie.u_phy_rx.rx_err
   15: \u_usb_cdc.stall

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2436_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2437_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$2439_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$13728_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$13848_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$14004_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$14005_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$16808_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$17209_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$17213_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 16'-0------------10   ->     0 10'0000000000
      1:     0 16'--------------0-   ->     0 10'0000000000
      2:     0 16'-1------------1-   ->     0 10'0000000000
      3:     0 16'-0------------11   ->     6 10'0000000000
      4:     1 16'00----1-------1-   ->     0 10'0000010000
      5:     1 16'10------------1-   ->     0 10'0000010000
      6:     1 16'-1------------1-   ->     0 10'0000010000
      7:     1 16'--------------0-   ->     1 10'0000010000
      8:     1 16'00---10-------1-   ->     4 10'0000010000
      9:     1 16'00---00-------1-   ->     7 10'0000010000
     10:     2 16'-0------------10   ->     0 10'0000100000
     11:     2 16'-1------------1-   ->     0 10'0000100000
     12:     2 16'--------------0-   ->     2 10'0000100000
     13:     2 16'-0------------11   ->     8 10'0000100000
     14:     3 16'-0------------10   ->     0 10'0001000000
     15:     3 16'-1------------1-   ->     0 10'0001000000
     16:     3 16'--------------0-   ->     3 10'0001000000
     17:     3 16'-0------------11   ->     9 10'0001000000
     18:     4 16'-1------------1-   ->     0 10'0010000000
     19:     4 16'--------------0-   ->     4 10'0010000000
     20:     4 16'-0------------1-   ->    10 10'0010000000
     21:     5 16'-0------------10   ->     0 10'0000000000
     22:     5 16'-1------------1-   ->     0 10'0000000000
     23:     5 16'-0------------11   ->     5 10'0000000000
     24:     5 16'--------------0-   ->     5 10'0000000000
     25:     6 16'-0-----------010   ->     0 10'0000000001
     26:     6 16'-000---------110   ->     0 10'0000000001
     27:     6 16'-0-1---------110   ->     0 10'0000000001
     28:     6 16'-01----------110   ->     0 10'0000000001
     29:     6 16'-1------------1-   ->     0 10'0000000001
     30:     6 16'-0-1--------1111   ->     2 10'0000000001
     31:     6 16'-01----------111   ->     3 10'0000000001
     32:     6 16'-0-----------011   ->     5 10'0000000001
     33:     6 16'-0-1--------0111   ->     5 10'0000000001
     34:     6 16'-000---------111   ->     5 10'0000000001
     35:     6 16'--------------0-   ->     6 10'0000000001
     36:     7 16'-1------------1-   ->     0 10'0000001000
     37:     7 16'-0--1---------1-   ->     4 10'0000001000
     38:     7 16'--------------0-   ->     7 10'0000001000
     39:     7 16'-0--0---------1-   ->     7 10'0000001000
     40:     8 16'-0-----0------10   ->     0 10'0000000100
     41:     8 16'-1------------1-   ->     0 10'0000000100
     42:     8 16'-0------------11   ->     8 10'0000000100
     43:     8 16'--------------0-   ->     8 10'0000000100
     44:     8 16'-0-----1------10   ->    11 10'0000000100
     45:     9 16'-0---------0--10   ->     0 10'0000000010
     46:     9 16'-0-------001--10   ->     0 10'0000000010
     47:     9 16'-0------0101--10   ->     0 10'0000000010
     48:     9 16'-0--------11--10   ->     0 10'0000000010
     49:     9 16'-1------------1-   ->     0 10'0000000010
     50:     9 16'-0------1101--10   ->     1 10'0000000010
     51:     9 16'-0------------11   ->     5 10'0000000010
     52:     9 16'--------------0-   ->     9 10'0000000010
     53:    10 16'--------------1-   ->     0 10'0100000000
     54:    10 16'--------------0-   ->    10 10'0100000000
     55:    11 16'--------------1-   ->     0 10'1000000000
     56:    11 16'--------------0-   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$21977' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$21977 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$2037_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$2036_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$2032_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$2027_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$2024_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$2023_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$2021_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$2020_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$2015_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$2003_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1988_Y
   11: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1983_Y
   12: \u_usb_cdc.u_sie.u_phy_rx.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4101_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3977_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3552_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1987_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1985_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'1--1-0-------   ->     0 5'00001
      1:     0 13'1--0---------   ->     0 5'00001
      2:     0 13'0------------   ->     0 5'00001
      3:     0 13'1--1-1-------   ->     3 5'00001
      4:     1 13'1------------   ->     0 5'10000
      5:     1 13'0------------   ->     1 5'10000
      6:     2 13'1--0---------   ->     0 5'00100
      7:     2 13'1--10-0-1--01   ->     1 5'00100
      8:     2 13'1--10-0----1-   ->     1 5'00100
      9:     2 13'10-11-0---0--   ->     1 5'00100
     10:     2 13'1--1--1------   ->     1 5'00100
     11:     2 13'1--10-0----00   ->     2 5'00100
     12:     2 13'1--10-0-0--01   ->     2 5'00100
     13:     2 13'11-11-0---0--   ->     2 5'00100
     14:     2 13'0------------   ->     2 5'00100
     15:     2 13'1--11-0---1--   ->     4 5'00100
     16:     3 13'1--1---010---   ->     0 5'00010
     17:     3 13'1--1---1-----   ->     0 5'00010
     18:     3 13'1--0---------   ->     0 5'00010
     19:     3 13'1--1---011---   ->     2 5'00010
     20:     3 13'1--1---00----   ->     3 5'00010
     21:     3 13'0------------   ->     3 5'00010
     22:     4 13'1--0---------   ->     0 5'01000
     23:     4 13'1-11---------   ->     0 5'01000
     24:     4 13'1-01---------   ->     1 5'01000
     25:     4 13'0------------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$21984' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$21984 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1953_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1945_Y
    2: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
    3: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2859_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4328_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4243_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1923_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'010-   ->     0 4'0001
      1:     0 4'-11-   ->     0 4'0001
      2:     0 4'-0--   ->     0 4'0001
      3:     0 4'110-   ->     2 4'0001
      4:     1 4'-100   ->     1 4'0100
      5:     1 4'1101   ->     1 4'0100
      6:     1 4'-11-   ->     1 4'0100
      7:     1 4'-0--   ->     1 4'0100
      8:     1 4'0101   ->     3 4'0100
      9:     2 4'0101   ->     0 4'0010
     10:     2 4'1101   ->     1 4'0010
     11:     2 4'-100   ->     2 4'0010
     12:     2 4'-11-   ->     2 4'0010
     13:     2 4'-0--   ->     2 4'0010
     14:     3 4'-101   ->     0 4'1000
     15:     3 4'-100   ->     3 4'1000
     16:     3 4'-11-   ->     3 4'1000
     17:     3 4'-0--   ->     3 4'1000

-------------------------------------

17.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$21939' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$21942' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$21955' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$21963' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$21977' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$21984' from module `\demo'.

17.12. Executing OPT pass (performing simple optimizations).

17.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~43 debug messages>

17.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~474 debug messages>
Removed a total of 158 cells.

17.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~280 debug messages>

17.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

17.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$21604 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_i, Q = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$21603 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$21602 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$21601 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$21600 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$21595 ($adff) from module demo (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$21594 ($adff) from module demo (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$21593 ($adff) from module demo (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4162_Y [5] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4162_Y [2] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [5] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [2] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$21593 ($adff) from module demo (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4162_Y [17:6] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4162_Y [4:3] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4162_Y [1:0] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$21592 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4170_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$21591 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$not$../../../usb_cdc/phy_rx.v:221$2028_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$21589 ($adff) from module demo (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$21588 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$21587 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.data_d, Q = \u_usb_cdc.u_sie.u_phy_rx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21670 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\in_data_ack_q[0:0], Q = \u_usb_cdc.u_sie.in_data_ack_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21669 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\out_eop_q[0:0], Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21668 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\out_err_q[0:0], Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21667 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\delay_cnt_q[4:0], Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21666 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\in_byte_d[3:0], Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21665 ($adff) from module demo (D = { 14'00000000000000 \u_usb_cdc.u_sie.dataout_toggle_d [1] }, Q = \u_usb_cdc.u_sie.dataout_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21665 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.dataout_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$23318 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$23318 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$23318 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$23318 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$23318 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$23318 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$23318 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$23318 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$23318 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$23318 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$23318 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$23318 ($adffe) from module demo.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$23318 ($adffe) from module demo.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$23318 ($adffe) from module demo.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21664 ($adff) from module demo (D = { 14'00000000000000 \u_usb_cdc.u_sie.datain_toggle_d [1] }, Q = \u_usb_cdc.u_sie.datain_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21664 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.datain_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$23343 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$23343 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$23343 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$23343 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$23343 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$23343 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$23343 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$23343 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$23343 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$23343 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$23343 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$23343 ($adffe) from module demo.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$23343 ($adffe) from module demo.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$23343 ($adffe) from module demo.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21663 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21661 ($adff) from module demo (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21660 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_sie.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21659 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21657 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21708 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21582_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21707 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21706 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.addr_q, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21705 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21703 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [9:8], Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21702 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [13], Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21701 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21700 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\max_length_d[6:0], Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21699 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.byte_cnt_d, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21697 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$21696 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$21695 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$21694 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$21693 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$3403_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$21691 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17784_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.genblk1.u_gtex4_async_data.out_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$21689 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$21688 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3419_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$21687 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17804_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$21685 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$21682 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17751_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$21681 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$21677 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17710_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$21675 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$21674 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17733_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$21673 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$or$../../../usb_cdc/in_fifo.v:0$3508_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$21671 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.u_in_fifo.app_in_data_i, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_data_q).
Adding EN signal on $flatten\u_app.\u_rom.$procdff$21640 ($dff) from module demo (D = \u_app.mem_addr_q [0], Q = \u_app.u_rom.u_8bit.byte_addr_q).
Adding EN signal on $flatten\u_app.\u_rom.$procdff$21639 ($dff) from module demo (D = \u_app.mem_addr_q [9], Q = \u_app.u_rom.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.\u_ram.$procdff$21642 ($dff) from module demo (D = \u_app.mem_addr_q [0], Q = \u_app.u_ram.u_8bit.byte_addr_q).
Adding EN signal on $flatten\u_app.\u_ram.$procdff$21641 ($dff) from module demo (D = \u_app.mem_addr_q [9], Q = \u_app.u_ram.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.\u_spi.$procdff$21653 ($adff) from module demo (D = \u_app.u_flash_spi.u_spi.rd_data_d, Q = \u_app.u_flash_spi.u_spi.rd_data_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.\u_spi.$procdff$21652 ($adff) from module demo (D = \u_app.u_flash_spi.u_spi.wr_data_d, Q = \u_app.u_flash_spi.u_spi.wr_data_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.\u_spi.$procdff$21651 ($adff) from module demo (D = \u_app.u_flash_spi.u_spi.state_d, Q = \u_app.u_flash_spi.u_spi.state_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.\u_spi.$procdff$21650 ($adff) from module demo (D = \u_app.u_flash_spi.u_spi.bit_cnt_d, Q = \u_app.u_flash_spi.u_spi.bit_cnt_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$21649 ($adff) from module demo (D = \u_app.u_flash_spi.wait_cnt_d, Q = \u_app.u_flash_spi.wait_cnt_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$21648 ($adff) from module demo (D = \u_app.u_flash_spi.page_addr_d [3:0], Q = \u_app.u_flash_spi.page_addr_q [3:0]).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$21648 ($adff) from module demo (D = \u_app.u_flash_spi.page_addr_d [11:4], Q = \u_app.u_flash_spi.page_addr_q [11:4]).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$21647 ($adff) from module demo (D = \u_app.u_flash_spi.byte_cnt_q, Q = \u_app.u_flash_spi.last_byte_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$21645 ($adff) from module demo (D = \u_app.u_flash_spi.byte_cnt_d, Q = \u_app.u_flash_spi.byte_cnt_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$21644 ($adff) from module demo (D = \u_app.u_flash_spi.state_d, Q = \u_app.u_flash_spi.state_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$21643 ($adff) from module demo (D = \u_app.u_flash_spi.crc16_d, Q = \u_app.u_flash_spi.crc16_q).
Adding EN signal on $flatten\u_app.$procdff$21636 ($adff) from module demo (D = \u_app.mem_addr_d [23:16], Q = \u_app.mem_addr_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$21636 ($adff) from module demo (D = \u_app.mem_addr_d [7:0], Q = \u_app.mem_addr_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$21636 ($adff) from module demo (D = \u_app.mem_addr_d [15:8], Q = \u_app.mem_addr_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$21635 ($adff) from module demo (D = \u_app.mem_valid_d, Q = \u_app.mem_valid_q).
Adding EN signal on $flatten\u_app.$procdff$21634 ($adff) from module demo (D = \u_app.wait_d, Q = \u_app.wait_q).
Adding EN signal on $flatten\u_app.$procdff$21633 ($adff) from module demo (D = \u_app.lfsr_d [7:0], Q = \u_app.lfsr_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$21633 ($adff) from module demo (D = \u_app.lfsr_d [15:8], Q = \u_app.lfsr_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$21633 ($adff) from module demo (D = \u_app.lfsr_d [23:16], Q = \u_app.lfsr_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$21632 ($adff) from module demo (D = \u_app.crc32_d, Q = \u_app.crc32_q).
Adding EN signal on $flatten\u_app.$procdff$21631 ($adff) from module demo (D = \u_app.cmd_d, Q = \u_app.cmd_q).
Adding EN signal on $flatten\u_app.$procdff$21630 ($adff) from module demo (D = $flatten\u_app.$0\out_valid_q[0:0], Q = \u_app.out_valid_q).
Adding EN signal on $flatten\u_app.$procdff$21629 ($adff) from module demo (D = \u_app.out_data_i, Q = \u_app.out_data_q).
Adding EN signal on $flatten\u_app.$procdff$21627 ($adff) from module demo (D = \u_app.byte_cnt_d [7:0], Q = \u_app.byte_cnt_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$21627 ($adff) from module demo (D = \u_app.byte_cnt_d [15:8], Q = \u_app.byte_cnt_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$21627 ($adff) from module demo (D = \u_app.byte_cnt_d [23:16], Q = \u_app.byte_cnt_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$21626 ($adff) from module demo (D = \u_app.state_d, Q = \u_app.state_q).

17.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 140 unused cells and 353 unused wires.
<suppressed ~160 debug messages>

17.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~40 debug messages>

17.12.9. Rerunning OPT passes. (Maybe there is more to do..)

17.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~253 debug messages>

17.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4902: { $flatten\u_app.$procmux$4913_CMP $flatten\u_app.$procmux$4912_CMP $flatten\u_app.$procmux$4911_CMP $auto$opt_reduce.cc:134:opt_mux$21744 $flatten\u_app.$procmux$4904_CMP $flatten\u_app.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4988: { $flatten\u_app.$procmux$4914_CMP $flatten\u_app.$procmux$4912_CMP $flatten\u_app.$procmux$4911_CMP $auto$opt_reduce.cc:134:opt_mux$21744 $flatten\u_app.$procmux$4904_CMP $flatten\u_app.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5108: { $flatten\u_app.$procmux$4917_CMP $flatten\u_app.$procmux$4915_CMP $flatten\u_app.$procmux$4913_CMP $auto$opt_reduce.cc:134:opt_mux$21744 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5241: { $flatten\u_app.$procmux$4913_CMP $flatten\u_app.$procmux$4912_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5423: { $flatten\u_app.$procmux$4914_CMP $flatten\u_app.$procmux$4912_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5620: { $flatten\u_app.$procmux$4915_CMP $flatten\u_app.$procmux$4912_CMP $flatten\u_app.$procmux$4911_CMP $auto$opt_reduce.cc:134:opt_mux$21744 $flatten\u_app.$procmux$4904_CMP $flatten\u_app.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5832: { $flatten\u_app.$procmux$4917_CMP $flatten\u_app.$procmux$4913_CMP $auto$opt_reduce.cc:134:opt_mux$21744 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7098: { $flatten\u_app.$procmux$4917_CMP $flatten\u_app.$procmux$4914_CMP $flatten\u_app.$procmux$4913_CMP $auto$opt_reduce.cc:134:opt_mux$21744 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7303: { $flatten\u_app.$procmux$4915_CMP $flatten\u_app.$procmux$4912_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8721: { $flatten\u_app.$procmux$4916_CMP $auto$opt_reduce.cc:134:opt_mux$21744 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8738: $flatten\u_app.$procmux$4915_CMP
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8774: { $flatten\u_app.$procmux$4913_CMP $flatten\u_app.$procmux$4912_CMP $flatten\u_app.$procmux$4911_CMP $flatten\u_app.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8791: $flatten\u_app.$procmux$4916_CMP
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13587: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13408_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13314_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13592: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13547_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13408_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13314_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13597: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13408_CMP $auto$opt_reduce.cc:134:opt_mux$21766 }
  Optimizing cells in module \demo.
Performed a total of 16 changes.

17.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~402 debug messages>
Removed a total of 134 cells.

17.12.13. Executing OPT_DFF pass (perform DFF optimizations).

17.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 135 unused wires.
<suppressed ~2 debug messages>

17.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.12.16. Rerunning OPT passes. (Maybe there is more to do..)

17.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~258 debug messages>

17.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

17.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.12.20. Executing OPT_DFF pass (perform DFF optimizations).

17.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.12.23. Finished OPT passes. (There is nothing left to do.)

17.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$974 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$974 ($add).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23231 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23476 ($ne).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23485 ($ne).
Removed top 4 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23487 ($ne).
Removed top 2 bits (of 6) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23489 ($ne).
Removed top 2 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23491 ($ne).
Removed top 3 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23493 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23512 ($ne).
Removed top 3 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23542 ($ne).
Removed top 3 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23583 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23615 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23624 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23631 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23653 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23682 ($ne).
Removed top 1 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23758 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23764 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23768 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23774 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23808 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23832 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23834 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23840 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23851 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23872 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23896 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23905 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23907 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23916 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23927 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23938 ($ne).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23940 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23949 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23962 ($ne).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23966 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23981 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24000 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24017 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24019 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24021 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24023 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24025 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24027 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24041 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24043 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24045 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24047 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23178 ($eq).
Removed top 3 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23417 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23058 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23053 ($eq).
Removed top 5 bits (of 6) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23415 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23040 ($eq).
Removed top 1 bits (of 8) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23413 ($ne).
Removed top 2 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23024 ($eq).
Removed top 4 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23020 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22992 ($eq).
Removed top 1 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22988 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22984 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22979 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22975 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22962 ($eq).
Removed top 1 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22953 ($eq).
Removed top 1 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22944 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22927 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22917 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22913 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22909 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22905 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22901 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22897 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22893 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22889 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22885 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22881 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22868 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22864 ($eq).
Removed top 3 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22860 ($eq).
Removed top 3 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22856 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22852 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22843 ($eq).
Removed top 3 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22835 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22831 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22827 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22823 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22819 ($eq).
Removed top 3 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22815 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22811 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22800 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22791 ($eq).
Removed top 1 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22787 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22783 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22779 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22760 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22756 ($eq).
Removed top 3 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22739 ($eq).
Removed top 10 bits (of 13) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22731 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22727 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22723 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22719 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22715 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22711 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22707 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22703 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22699 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22676 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22672 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22668 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22664 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22660 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22656 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22652 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22648 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22640 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22634 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22630 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22626 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22622 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22618 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22614 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22608 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22602 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22596 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22590 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22584 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22580 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22578 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22576 ($eq).
Removed top 7 bits (of 14) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22574 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22572 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22570 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22568 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22566 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22564 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22562 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22560 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22550 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22505 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22460 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22456 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23354 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23352 ($ne).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22423 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22419 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22399 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22391 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22366 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22350 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22346 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23331 ($ne).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23329 ($ne).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22313 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22309 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:186$2894 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:232$2920 ($add).
Removed top 24 bits (of 32) from port Y of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:232$2920 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:239$2923 ($add).
Removed top 16 bits (of 32) from port Y of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:239$2923 ($add).
Removed top 11 bits (of 16) from port B of cell demo.$flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:240$2924 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:300$2933 ($add).
Removed top 20 bits (of 32) from port Y of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:300$2933 ($add).
Removed top 2 bits (of 16) from port B of cell demo.$flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:394$2955 ($eq).
Removed top 8 bits (of 16) from port B of cell demo.$flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:553$3020 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$8976 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9000 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9014 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9035 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9072 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9103 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9128 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9148 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9169 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9199 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9201 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9213 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9215 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9227 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9229 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9241 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9243 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9255 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9257 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9269 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9271 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9283 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9285 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9294 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9305 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9316 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9374 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9394 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9413 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9432 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9467 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9499 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9515 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9558 ($mux).
Removed top 5 bits (of 8) from mux cell demo.$flatten\u_app.\u_flash_spi.$procmux$9686 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9715 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9745 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9804 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9806 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9808 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9825 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9827 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9829 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9846 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9848 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9850 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9867 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9869 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9871 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9888 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9890 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9892 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9909 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9911 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9913 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9930 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9932 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9934 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9948 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9984 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10002 ($mux).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10007_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10196 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10271 ($mux).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10288_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10289_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10290_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10293_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10306 ($mux).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10314_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10363 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10381 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10416 ($mux).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10440_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10505 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10569 ($mux).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10578_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10597 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10623 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10674 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10697 ($mux).
Removed top 3 bits (of 5) from mux cell demo.$flatten\u_app.\u_flash_spi.$procmux$10720 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10742 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10762 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10782 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10821 ($mux).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10825_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10831_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10849 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10902 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10952 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$11008_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11027 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11265 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11313 ($mux).
Removed top 8 bits (of 12) from mux cell demo.$flatten\u_app.\u_flash_spi.$procmux$11336 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$11372_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11553 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11579 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$11637_CMP0 ($eq).
Removed top 5 bits (of 8) from mux cell demo.$flatten\u_app.\u_flash_spi.$procmux$11682 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11730 ($mux).
Removed top 3 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$11790_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11814 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11844 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11900 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11927 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12102 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12155 ($mux).
Removed top 3 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$12165_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12218 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12278 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12402 ($mux).
Removed top 4 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$12416_CMP0 ($eq).
Removed top 2 bits (of 5) from mux cell demo.$flatten\u_app.\u_flash_spi.$procmux$12475 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12574 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12603 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12633 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12841 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12898 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12956 ($mux).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$12970_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$12990_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$13183 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13547_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13544 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13537 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13531 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13525 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13519 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13481 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13414 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13380 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13375 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13363 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13317 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13306 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2876 ($sub).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2876 ($sub).
Removed top 16 bits (of 32) from mux cell demo.$flatten\u_app.\u_ram.$ternary$../../common/hdl/ice40/ram.v:40$3076 ($mux).
Removed top 26 bits (of 32) from port B of cell demo.$flatten\u_app.\u_ram.$shiftx$../../common/hdl/ice40/ram.v:0$3083 ($shiftx).
Removed top 26 bits (of 32) from port B of cell demo.$flatten\u_app.\u_rom.$shiftx$../../common/hdl/ice40/rom.v:0$3112 ($shiftx).
Removed cell demo.$flatten\u_app.$procmux$8791 ($mux).
Removed cell demo.$flatten\u_app.$procmux$8738 ($mux).
Removed cell demo.$flatten\u_app.$procmux$8557 ($mux).
Removed cell demo.$flatten\u_app.$procmux$8108 ($mux).
Removed cell demo.$flatten\u_app.$procmux$8051 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7970 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7904 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7807 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7768 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7661 ($mux).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$7619_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$7407_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$7380 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7283 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7128 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7094 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6986 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6969 ($mux).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6947_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6922_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$6919 ($mux).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6853_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6809_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6767_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$6764 ($mux).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6727_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$6724 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6704 ($mux).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6689_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$6686 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6669 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6652 ($mux).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6637_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$6634 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6550 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6536 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6522 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6508 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6482 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6480 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6465 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6463 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6448 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6446 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6431 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6429 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6414 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6412 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6397 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6395 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6380 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6378 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6261 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6211 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6209 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6195 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6193 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6179 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6177 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6163 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6161 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6147 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6145 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6131 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6129 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6115 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6113 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6055 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5828 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5616 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5419 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5090 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5083 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5076 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4984 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4951 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4942 ($mux).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4917_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4916_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4915_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4914_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4913_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4912_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4911_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$4893 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4775 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4767 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4759 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4748 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4746 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4743 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4737 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4735 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4732 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4726 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4724 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4721 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4715 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4713 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4710 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4704 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4702 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4699 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4693 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4691 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4688 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4682 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4680 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4677 ($mux).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1536 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1532 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1528 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1524 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1520 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1516 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1512 ($xor).
Removed cell demo.$flatten\u_app.$procmux$8897 ($mux).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$eq$../hdl/demo/app.v:441$1434 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$eq$../hdl/demo/app.v:439$1430 ($eq).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1426 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1422 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1418 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1414 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1410 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1406 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1402 ($xor).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:419$1389 ($sub).
Removed top 8 bits (of 32) from port Y of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:419$1389 ($sub).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1385 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1381 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1377 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1373 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1369 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1365 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1361 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1357 ($xor).
Removed top 1 bits (of 8) from port B of cell demo.$flatten\u_app.$lt$../hdl/demo/app.v:401$1348 ($lt).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$add$../hdl/demo/app.v:254$1330 ($add).
Removed top 8 bits (of 32) from port Y of cell demo.$flatten\u_app.$add$../hdl/demo/app.v:254$1330 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:177$1274 ($sub).
Removed top 24 bits (of 32) from port Y of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:177$1274 ($sub).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22138 ($eq).
Removed top 5 bits (of 6) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23270 ($ne).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22081 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23276 ($ne).
Removed top 5 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23272 ($ne).
Removed top 3 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22105 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21999 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17765 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17749 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17724 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17722 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17720 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17708 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$eq$../../../usb_cdc/in_fifo.v:195$3511 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$3510 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$3510 ($add).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shl$../../../usb_cdc/in_fifo.v:0$3505 ($shl).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3502 ($and).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shl$../../../usb_cdc/in_fifo.v:0$3501 ($shl).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$3486 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$3486 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469 ($sub).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469 ($sub).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3465 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3465 ($add).
Removed top 24 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$3438 ($shiftx).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17930 ($mux).
Removed top 1 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23327 ($ne).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17864 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17795 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17793 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17791 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17782 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:199$3425 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$3424 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$3424 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416 ($sub).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416 ($sub).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$3414 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$3414 ($add).
Removed top 24 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$3410 ($shiftx).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$3405 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$3405 ($add).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shl$../../../usb_cdc/out_fifo.v:0$3400 ($shl).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$3397 ($and).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shl$../../../usb_cdc/out_fifo.v:0$3396 ($shl).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:372$3172 ($add).
Removed top 25 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:372$3172 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:389$3182 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:401$3193 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:421$3209 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:422$3210 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:423$3212 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:424$3214 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:460$3232 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:482$3238 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:592$3309 ($ne).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:604$3314 ($ne).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21528 ($mux).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22289 ($eq).
Removed top 3 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$3334 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$3341 ($eq).
Removed top 21 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$3357 ($shiftx).
Removed top 21 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$3360 ($shiftx).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23323 ($ne).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18212 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18262 ($mux).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18384 ($mux).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18445 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18521 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18647 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18714 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18755 ($mux).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18876_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18973 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19081 ($mux).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19108_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19349_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19574_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19807_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20077 ($mux).
Removed top 5 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20085_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20139 ($mux).
Removed top 6 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20504_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20533_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20569_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20644_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22236 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20683_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20723_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23310 ($ne).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21287 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21444 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$2446 ($add).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$2446 ($add).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:369$2570 ($eq).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:382$2586 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2590 ($and).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$17606 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2609 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2613 ($xor).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$17601 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2617 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2621 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2625 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2629 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2633 ($xor).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$17586 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2637 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2641 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2645 ($xor).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2648 ($eq).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:453$2742 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2746 ($and).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2757 ($shl).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$17531 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$17528 ($mux).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$ne$../../../usb_cdc/sie.v:485$2796 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:517$2817 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2856 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2856 ($add).
Removed top 14 bits (of 15) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13704 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13727 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13730 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13738 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13741 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13749 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13752 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13760 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13763 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13771 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13774 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13782 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13785 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13793 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13796 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14018 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14021 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14032 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14035 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14046 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14049 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14060 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14063 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14074 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14077 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14088 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14091 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14102 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14105 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14309 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14312 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14314 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14317 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14437 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14542 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14544 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14547 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14559 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14561 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14564 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14576 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14578 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14581 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14593 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14595 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14598 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14610 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14612 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14615 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14627 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14629 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14632 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14644 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14646 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14649 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14661 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14663 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14666 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14829 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14843 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14880 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14883 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14895 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14898 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14910 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14913 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14925 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14928 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14940 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14943 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14955 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14958 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14970 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14973 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15020 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15051 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15138 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15166 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15218 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15243 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15337 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15359 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15465 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15484 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15581 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15583 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15586 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15600 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15602 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15605 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15619 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15621 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15624 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15638 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15640 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15643 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15657 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15659 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15662 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15676 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15678 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15681 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15695 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15697 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15700 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15714 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15716 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15719 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15733 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15735 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15738 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15752 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15754 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15757 ($mux).
Removed top 2 bits (of 5) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15769 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15771 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15773 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15776 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15803 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15819 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$16146_CMP0 ($eq).
Removed top 14 bits (of 15) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$16864 ($mux).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22183 ($eq).
Removed top 12 bits (of 18) from mux cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4154 ($mux).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22015 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3864 ($mux).
Removed top 4 bits (of 6) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23292 ($ne).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3816 ($mux).
Removed top 1 bits (of 9) from mux cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3799 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3706 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3671 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3652 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3529 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$2029 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$2029 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:210$2018 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$2010 ($add).
Removed top 14 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$2010 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1988 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:136$1979 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1978 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1978 ($add).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22008 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22026 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1950 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1950 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1947 ($sub).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1947 ($sub).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1938 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1938 ($add).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:81$3122 ($eq).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14420 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$16723 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14267 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$16631 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14138 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$16398 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2760 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2760 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2760 ($or).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$16222 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2591 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2591 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2591 ($or).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2757 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2759 ($and).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2759 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2759 ($and).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2588 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2590 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2590 ($and).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14307 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2747 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2747 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2747 ($or).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2744 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2746 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2746 ($and).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2589 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2589 ($not).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2583 ($shl).
Removed top 24 bits (of 32) from wire demo.$flatten\u_app.$sub$../hdl/demo/app.v:177$1274_Y.
Removed top 8 bits (of 32) from wire demo.$flatten\u_app.$sub$../hdl/demo/app.v:419$1389_Y.
Removed top 5 bits (of 8) from wire demo.$flatten\u_app.\u_flash_spi.$11\wr_data[7:0].
Removed top 3 bits (of 5) from wire demo.$flatten\u_app.\u_flash_spi.$15\state_d[4:0].
Removed top 3 bits (of 5) from wire demo.$flatten\u_app.\u_flash_spi.$16\state_d[4:0].
Removed top 5 bits (of 8) from wire demo.$flatten\u_app.\u_flash_spi.$4\wr_data[7:0].
Removed top 2 bits (of 5) from wire demo.$flatten\u_app.\u_flash_spi.$5\state_d[4:0].
Removed top 16 bits (of 32) from wire demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:239$2923_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2876_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3465_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$3486_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$3510_Y.
Removed top 64 bits (of 72) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3502_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$3405_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$3414_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$3424_Y.
Removed top 64 bits (of 72) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$3397_Y.
Removed top 1 bits (of 2) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0].
Removed top 7 bits (of 8) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$8\in_data[7:0].
Removed top 7 bits (of 8) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$9\in_data[7:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$10\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$11\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$12\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$13\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$14\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0].
Removed top 2 bits (of 5) from wire demo.$flatten\u_usb_cdc.\u_sie.$4\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2604.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$4\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$5\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$6\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$7\datain_toggle_d[15:0].
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2856_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2590_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2746_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2759_Y.
Removed top 15 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$extend$../../../usb_cdc/sie.v:382$2585_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2589_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$procmux$14307_Y.
Removed top 2 bits (of 5) from wire demo.$flatten\u_usb_cdc.\u_sie.$procmux$15769_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2583_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2588_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2744_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2757_Y.
Removed top 1 bits (of 9) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0].
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1978_Y.
Removed top 14 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$2010_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$2029_Y.
Removed top 12 bits (of 18) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4154_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1950_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1938_Y.

17.14. Executing PEEPOPT pass (run peephole optimizers).

17.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 404 unused wires.
<suppressed ~2 debug messages>

17.16. Executing SHARE pass (SAT-based resource sharing).

17.17. Executing TECHMAP pass (map to technology primitives).

17.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

17.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~36 debug messages>

17.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~9 debug messages>

17.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 9 unused wires.
<suppressed ~2 debug messages>

17.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module demo:
  creating $macc model for $flatten\u_app.$add$../hdl/demo/app.v:254$1330 ($add).
  creating $macc model for $flatten\u_app.$sub$../hdl/demo/app.v:177$1274 ($sub).
  creating $macc model for $flatten\u_app.$sub$../hdl/demo/app.v:419$1389 ($sub).
  creating $macc model for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:232$2920 ($add).
  creating $macc model for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:239$2923 ($add).
  creating $macc model for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:300$2933 ($add).
  creating $macc model for $flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2876 ($sub).
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$974 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3465 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$3486 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$3510 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$3405 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$3414 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$3424 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:372$3172 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$2446 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2856 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1978 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$2010 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$2029 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1950 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1938 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1947 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1947.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1938.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1950.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$2029.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$2010.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1978.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2856.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$2446.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:372$3172.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$3424.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$3414.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$3405.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$3510.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$3486.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3465.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$974.
  creating $alu model for $macc $flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2876.
  creating $alu model for $macc $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:300$2933.
  creating $alu model for $macc $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:239$2923.
  creating $alu model for $macc $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:232$2920.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/demo/app.v:419$1389.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/demo/app.v:177$1274.
  creating $alu model for $macc $flatten\u_app.$add$../hdl/demo/app.v:254$1330.
  creating $alu model for $flatten\u_app.$lt$../hdl/demo/app.v:401$1348 ($lt): new $alu
  creating $alu cell for $flatten\u_app.$lt$../hdl/demo/app.v:401$1348: $auto$alumacc.cc:485:replace_alu$24111
  creating $alu cell for $flatten\u_app.$add$../hdl/demo/app.v:254$1330: $auto$alumacc.cc:485:replace_alu$24122
  creating $alu cell for $flatten\u_app.$sub$../hdl/demo/app.v:177$1274: $auto$alumacc.cc:485:replace_alu$24125
  creating $alu cell for $flatten\u_app.$sub$../hdl/demo/app.v:419$1389: $auto$alumacc.cc:485:replace_alu$24128
  creating $alu cell for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:232$2920: $auto$alumacc.cc:485:replace_alu$24131
  creating $alu cell for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:239$2923: $auto$alumacc.cc:485:replace_alu$24134
  creating $alu cell for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:300$2933: $auto$alumacc.cc:485:replace_alu$24137
  creating $alu cell for $flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2876: $auto$alumacc.cc:485:replace_alu$24140
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$974: $auto$alumacc.cc:485:replace_alu$24143
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3465: $auto$alumacc.cc:485:replace_alu$24146
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$3486: $auto$alumacc.cc:485:replace_alu$24149
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$3510: $auto$alumacc.cc:485:replace_alu$24152
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469: $auto$alumacc.cc:485:replace_alu$24155
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$3405: $auto$alumacc.cc:485:replace_alu$24158
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$3414: $auto$alumacc.cc:485:replace_alu$24161
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$3424: $auto$alumacc.cc:485:replace_alu$24164
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416: $auto$alumacc.cc:485:replace_alu$24167
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:372$3172: $auto$alumacc.cc:485:replace_alu$24170
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$2446: $auto$alumacc.cc:485:replace_alu$24173
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2856: $auto$alumacc.cc:485:replace_alu$24176
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1978: $auto$alumacc.cc:485:replace_alu$24179
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$2010: $auto$alumacc.cc:485:replace_alu$24182
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$2029: $auto$alumacc.cc:485:replace_alu$24185
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1950: $auto$alumacc.cc:485:replace_alu$24188
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1938: $auto$alumacc.cc:485:replace_alu$24191
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1947: $auto$alumacc.cc:485:replace_alu$24194
  created 26 $alu and 0 $macc cells.

17.21. Executing OPT pass (performing simple optimizations).

17.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

17.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~232 debug messages>

17.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4902: { $flatten\u_app.$procmux$4913_CMP $flatten\u_app.$procmux$4911_CMP $auto$opt_reduce.cc:134:opt_mux$24198 $flatten\u_app.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4988: { $flatten\u_app.$procmux$4914_CMP $flatten\u_app.$procmux$4911_CMP $auto$opt_reduce.cc:134:opt_mux$24200 $flatten\u_app.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5620: { $flatten\u_app.$procmux$4915_CMP $flatten\u_app.$procmux$4911_CMP $auto$opt_reduce.cc:134:opt_mux$24202 $flatten\u_app.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11165: { $flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:633$3066_Y $flatten\u_app.\u_flash_spi.$procmux$10290_CMP $flatten\u_app.\u_flash_spi.$procmux$10289_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12967: { $flatten\u_app.\u_flash_spi.$procmux$12416_CMP $flatten\u_app.\u_flash_spi.$procmux$11008_CMP $auto$opt_reduce.cc:134:opt_mux$24204 $flatten\u_app.\u_flash_spi.$procmux$10293_CMP $flatten\u_app.\u_flash_spi.$procmux$12968_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12977: { $flatten\u_app.\u_flash_spi.$procmux$12416_CMP $flatten\u_app.\u_flash_spi.$procmux$12165_CMP $flatten\u_app.\u_flash_spi.$procmux$11790_CMP $flatten\u_app.\u_flash_spi.$procmux$11372_CMP $flatten\u_app.\u_flash_spi.$procmux$11008_CMP $flatten\u_app.\u_flash_spi.$procmux$10578_CMP $flatten\u_app.\u_flash_spi.$procmux$10314_CMP $flatten\u_app.\u_flash_spi.$procmux$10007_CMP $flatten\u_app.\u_flash_spi.$procmux$10293_CMP $auto$opt_reduce.cc:134:opt_mux$21902 $flatten\u_app.\u_flash_spi.$procmux$12983_CMP $auto$opt_reduce.cc:134:opt_mux$21900 $auto$opt_reduce.cc:134:opt_mux$21828 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13023: { $flatten\u_app.\u_flash_spi.$procmux$12931_CMP $flatten\u_app.\u_flash_spi.$procmux$12416_CMP $flatten\u_app.\u_flash_spi.$procmux$12165_CMP $flatten\u_app.\u_flash_spi.$procmux$11790_CMP $flatten\u_app.\u_flash_spi.$procmux$11637_CMP $flatten\u_app.\u_flash_spi.$procmux$11372_CMP $flatten\u_app.\u_flash_spi.$procmux$11008_CMP $flatten\u_app.\u_flash_spi.$procmux$10831_CMP $flatten\u_app.\u_flash_spi.$procmux$10578_CMP $flatten\u_app.\u_flash_spi.$procmux$12990_CMP $flatten\u_app.\u_flash_spi.$procmux$10440_CMP $flatten\u_app.\u_flash_spi.$procmux$10314_CMP $flatten\u_app.\u_flash_spi.$procmux$10007_CMP $flatten\u_app.\u_flash_spi.$procmux$12970_CMP $flatten\u_app.\u_flash_spi.$procmux$10293_CMP $flatten\u_app.\u_flash_spi.$procmux$12968_CMP $flatten\u_app.\u_flash_spi.$procmux$12983_CMP $flatten\u_app.\u_flash_spi.$procmux$12982_CMP $flatten\u_app.\u_flash_spi.$procmux$12979_CTRL }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13299: { $flatten\u_app.\u_flash_spi.$procmux$10007_CMP $auto$opt_reduce.cc:134:opt_mux$24206 $flatten\u_app.\u_flash_spi.$procmux$12983_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$8918: { $flatten\u_app.\u_flash_spi.$procmux$12416_CMP $auto$opt_reduce.cc:134:opt_mux$24208 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$8928: { $flatten\u_app.\u_flash_spi.$procmux$12165_CMP $auto$opt_reduce.cc:134:opt_mux$24212 $flatten\u_app.\u_flash_spi.$procmux$10578_CMP $auto$opt_reduce.cc:134:opt_mux$24210 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9651: { $flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:633$3066_Y $flatten\u_app.\u_flash_spi.$procmux$10290_CMP $flatten\u_app.\u_flash_spi.$procmux$10289_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13587: $auto$opt_reduce.cc:134:opt_mux$24214
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13592: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13408_CMP $auto$opt_reduce.cc:134:opt_mux$24216 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4110: $auto$opt_reduce.cc:134:opt_mux$21848
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$24197: { $flatten\u_app.$procmux$4904_CMP $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4906_CMP $flatten\u_app.$procmux$4912_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$24199: { $flatten\u_app.$procmux$4904_CMP $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4906_CMP $flatten\u_app.$procmux$4912_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$24201: { $flatten\u_app.$procmux$4904_CMP $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4906_CMP $flatten\u_app.$procmux$4912_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$24203: { $flatten\u_app.\u_flash_spi.$procmux$12970_CMP $flatten\u_app.\u_flash_spi.$procmux$12931_CMP $flatten\u_app.\u_flash_spi.$procmux$11372_CMP $flatten\u_app.\u_flash_spi.$procmux$10007_CMP }
  Optimizing cells in module \demo.
Performed a total of 18 changes.

17.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~246 debug messages>
Removed a total of 82 cells.

17.21.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$23620 ($adffe) from module demo (D = \u_app.u_flash_spi.u_spi.wr_data_d, Q = \u_app.u_flash_spi.u_spi.wr_data_q).

17.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 91 unused wires.
<suppressed ~1 debug messages>

17.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.21.9. Rerunning OPT passes. (Maybe there is more to do..)

17.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~208 debug messages>

17.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$24221: { $auto$opt_dff.cc:197:make_patterns_logic$24218 $auto$opt_dff.cc:197:make_patterns_logic$23623 $auto$opt_dff.cc:197:make_patterns_logic$23621 $auto$opt_dff.cc:197:make_patterns_logic$23614 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8774: { $flatten\u_app.$procmux$4913_CMP $flatten\u_app.$procmux$4912_CMP $auto$opt_reduce.cc:134:opt_mux$24223 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12977: { $flatten\u_app.\u_flash_spi.$procmux$12416_CMP $flatten\u_app.\u_flash_spi.$procmux$12165_CMP $flatten\u_app.\u_flash_spi.$procmux$11372_CMP $flatten\u_app.\u_flash_spi.$procmux$10578_CMP $flatten\u_app.\u_flash_spi.$procmux$10314_CMP $auto$opt_reduce.cc:134:opt_mux$24227 $auto$opt_reduce.cc:134:opt_mux$24225 $auto$opt_reduce.cc:134:opt_mux$21902 $flatten\u_app.\u_flash_spi.$procmux$12983_CMP $auto$opt_reduce.cc:134:opt_mux$21900 $auto$opt_reduce.cc:134:opt_mux$21828 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$17315: { $auto$opt_reduce.cc:134:opt_mux$21824 $auto$opt_reduce.cc:134:opt_mux$24229 }
  Optimizing cells in module \demo.
Performed a total of 4 changes.

17.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

17.21.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$23729 ($adffe) from module demo (D = \u_app.u_flash_spi.byte_cnt_d, Q = \u_app.u_flash_spi.byte_cnt_q).

17.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

17.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.21.16. Rerunning OPT passes. (Maybe there is more to do..)

17.21.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~208 debug messages>

17.21.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$24234: { $auto$opt_dff.cc:197:make_patterns_logic$24231 $auto$opt_dff.cc:197:make_patterns_logic$23750 $auto$opt_dff.cc:197:make_patterns_logic$23746 $auto$opt_dff.cc:197:make_patterns_logic$23744 $auto$opt_dff.cc:197:make_patterns_logic$23742 $auto$opt_dff.cc:197:make_patterns_logic$23738 $auto$opt_dff.cc:197:make_patterns_logic$23734 $auto$opt_dff.cc:197:make_patterns_logic$23730 $auto$opt_dff.cc:197:make_patterns_logic$23687 $auto$opt_dff.cc:197:make_patterns_logic$23685 $auto$opt_dff.cc:197:make_patterns_logic$23679 $auto$opt_dff.cc:197:make_patterns_logic$23675 }
  Optimizing cells in module \demo.
Performed a total of 1 changes.

17.21.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.21.20. Executing OPT_DFF pass (perform DFF optimizations).

17.21.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

17.21.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.21.23. Rerunning OPT passes. (Maybe there is more to do..)

17.21.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~208 debug messages>

17.21.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

17.21.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.21.27. Executing OPT_DFF pass (perform DFF optimizations).

17.21.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.21.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.21.30. Finished OPT passes. (There is nothing left to do.)

17.22. Executing MEMORY pass.

17.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

17.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

17.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

17.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

17.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

17.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

17.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

17.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

17.25. Executing TECHMAP pass (map to technology primitives).

17.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

17.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

17.26. Executing ICE40_BRAMINIT pass.

17.27. Executing OPT pass (performing simple optimizations).

17.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~444 debug messages>

17.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.27.3. Executing OPT_DFF pass (perform DFF optimizations).

17.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 3 unused cells and 408 unused wires.
<suppressed ~4 debug messages>

17.27.5. Finished fast OPT passes.

17.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

17.29. Executing OPT pass (performing simple optimizations).

17.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~184 debug messages>

17.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4664:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24855 [17:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [25] $auto$opt_expr.cc:205:group_cell_inputs$24855 [12:11] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24855 [10:6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [15] $auto$opt_expr.cc:205:group_cell_inputs$24855 [5:3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24855 [2] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24855 [1] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24855 [0] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24855 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24855 [30] $auto$opt_expr.cc:205:group_cell_inputs$24855 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24855 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24855 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24855 [27] $auto$opt_expr.cc:205:group_cell_inputs$24855 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24855 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24855 [2] $auto$opt_expr.cc:205:group_cell_inputs$24855 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24855 [1] $auto$opt_expr.cc:205:group_cell_inputs$24855 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24855 [0] $auto$opt_expr.cc:205:group_cell_inputs$24855 [19:18] 1'1 }, Y=$flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1425
      New ports: A={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [25] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [22:21] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [15] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [11:9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [7:6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [4:3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24855 [30:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1425 [26] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1425 [23:22] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1425 [16] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1425 [12:10] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1425 [8:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1425 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1425 [2:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1425 [31:27] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1425 [25:24] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1425 [21:17] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1425 [15:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1425 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1425 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1425 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24855 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4675:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24826 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [25] $auto$opt_expr.cc:205:group_cell_inputs$24826 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24826 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [15] $auto$opt_expr.cc:205:group_cell_inputs$24826 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24826 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24826 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24826 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24826 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24826 [30] $auto$opt_expr.cc:205:group_cell_inputs$24826 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24826 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24826 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24826 [27] $auto$opt_expr.cc:205:group_cell_inputs$24826 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24826 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24826 [2] $auto$opt_expr.cc:205:group_cell_inputs$24826 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24826 [1] $auto$opt_expr.cc:205:group_cell_inputs$24826 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24826 [0] $auto$opt_expr.cc:205:group_cell_inputs$24826 [19:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [31] $auto$opt_expr.cc:205:group_cell_inputs$24855 [17:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [25] $auto$opt_expr.cc:205:group_cell_inputs$24855 [12:11] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24855 [10:6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [15] $auto$opt_expr.cc:205:group_cell_inputs$24855 [5:3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24855 [2] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24855 [1] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24855 [0] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [1:0] }
      New ports: A={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [25] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [22:21] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [15] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [11:9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [7:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [4:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24826 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24855 [13] $auto$opt_expr.cc:205:group_cell_inputs$24855 [11] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [22] $auto$opt_expr.cc:205:group_cell_inputs$24855 [6] $auto$opt_expr.cc:205:group_cell_inputs$24855 [3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24855 [2] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [7] $auto$opt_expr.cc:205:group_cell_inputs$24855 [1] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [4] $auto$opt_expr.cc:205:group_cell_inputs$24855 [0] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [1:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [31] $auto$opt_expr.cc:205:group_cell_inputs$24855 [17:14] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [25] $auto$opt_expr.cc:205:group_cell_inputs$24855 [12] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [21] $auto$opt_expr.cc:205:group_cell_inputs$24855 [10:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [15] $auto$opt_expr.cc:205:group_cell_inputs$24855 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1254.$result[31:0]$1531 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24826 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4686:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24797 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [25] $auto$opt_expr.cc:205:group_cell_inputs$24797 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24797 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [15] $auto$opt_expr.cc:205:group_cell_inputs$24797 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24797 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24797 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24797 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24797 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24797 [30] $auto$opt_expr.cc:205:group_cell_inputs$24797 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24797 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24797 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24797 [27] $auto$opt_expr.cc:205:group_cell_inputs$24797 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24797 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24797 [2] $auto$opt_expr.cc:205:group_cell_inputs$24797 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24797 [1] $auto$opt_expr.cc:205:group_cell_inputs$24797 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24797 [0] $auto$opt_expr.cc:205:group_cell_inputs$24797 [19:18] 1'1 }, Y={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [31] $auto$opt_expr.cc:205:group_cell_inputs$24826 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [25] $auto$opt_expr.cc:205:group_cell_inputs$24826 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24826 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [15] $auto$opt_expr.cc:205:group_cell_inputs$24826 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24826 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24826 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24826 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [1:0] }
      New ports: A={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [25] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [22:21] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [15] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [11:9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [7:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [4:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24797 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24826 [13] $auto$opt_expr.cc:205:group_cell_inputs$24826 [11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [22] $auto$opt_expr.cc:205:group_cell_inputs$24826 [6] $auto$opt_expr.cc:205:group_cell_inputs$24826 [3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24826 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [7] $auto$opt_expr.cc:205:group_cell_inputs$24826 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [4] $auto$opt_expr.cc:205:group_cell_inputs$24826 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [1:0] }
      New connections: { $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [31] $auto$opt_expr.cc:205:group_cell_inputs$24826 [17:14] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [25] $auto$opt_expr.cc:205:group_cell_inputs$24826 [12] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [21] $auto$opt_expr.cc:205:group_cell_inputs$24826 [10:7] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [15] $auto$opt_expr.cc:205:group_cell_inputs$24826 [5:4] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1417 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24797 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4697:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24768 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [25] $auto$opt_expr.cc:205:group_cell_inputs$24768 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24768 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [15] $auto$opt_expr.cc:205:group_cell_inputs$24768 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24768 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24768 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24768 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24768 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24768 [30] $auto$opt_expr.cc:205:group_cell_inputs$24768 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24768 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24768 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24768 [27] $auto$opt_expr.cc:205:group_cell_inputs$24768 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24768 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24768 [2] $auto$opt_expr.cc:205:group_cell_inputs$24768 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24768 [1] $auto$opt_expr.cc:205:group_cell_inputs$24768 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24768 [0] $auto$opt_expr.cc:205:group_cell_inputs$24768 [19:18] 1'1 }, Y={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [31] $auto$opt_expr.cc:205:group_cell_inputs$24797 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [25] $auto$opt_expr.cc:205:group_cell_inputs$24797 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24797 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [15] $auto$opt_expr.cc:205:group_cell_inputs$24797 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24797 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24797 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24797 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [1:0] }
      New ports: A={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [25] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [22:21] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [15] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [11:9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [7:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [4:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24768 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24797 [13] $auto$opt_expr.cc:205:group_cell_inputs$24797 [11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [22] $auto$opt_expr.cc:205:group_cell_inputs$24797 [6] $auto$opt_expr.cc:205:group_cell_inputs$24797 [3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24797 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [7] $auto$opt_expr.cc:205:group_cell_inputs$24797 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [4] $auto$opt_expr.cc:205:group_cell_inputs$24797 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [1:0] }
      New connections: { $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [31] $auto$opt_expr.cc:205:group_cell_inputs$24797 [17:14] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [25] $auto$opt_expr.cc:205:group_cell_inputs$24797 [12] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [21] $auto$opt_expr.cc:205:group_cell_inputs$24797 [10:7] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [15] $auto$opt_expr.cc:205:group_cell_inputs$24797 [5:4] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1413 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24768 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4708:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24739 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [25] $auto$opt_expr.cc:205:group_cell_inputs$24739 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24739 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [15] $auto$opt_expr.cc:205:group_cell_inputs$24739 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24739 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24739 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24739 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24739 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24739 [30] $auto$opt_expr.cc:205:group_cell_inputs$24739 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24739 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24739 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24739 [27] $auto$opt_expr.cc:205:group_cell_inputs$24739 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24739 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24739 [2] $auto$opt_expr.cc:205:group_cell_inputs$24739 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24739 [1] $auto$opt_expr.cc:205:group_cell_inputs$24739 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24739 [0] $auto$opt_expr.cc:205:group_cell_inputs$24739 [19:18] 1'1 }, Y={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [31] $auto$opt_expr.cc:205:group_cell_inputs$24768 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [25] $auto$opt_expr.cc:205:group_cell_inputs$24768 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24768 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [15] $auto$opt_expr.cc:205:group_cell_inputs$24768 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24768 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24768 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24768 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [1:0] }
      New ports: A={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [25] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [22:21] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [15] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [11:9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [7:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [4:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24739 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24768 [13] $auto$opt_expr.cc:205:group_cell_inputs$24768 [11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [22] $auto$opt_expr.cc:205:group_cell_inputs$24768 [6] $auto$opt_expr.cc:205:group_cell_inputs$24768 [3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24768 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [7] $auto$opt_expr.cc:205:group_cell_inputs$24768 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [4] $auto$opt_expr.cc:205:group_cell_inputs$24768 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [1:0] }
      New connections: { $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [31] $auto$opt_expr.cc:205:group_cell_inputs$24768 [17:14] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [25] $auto$opt_expr.cc:205:group_cell_inputs$24768 [12] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [21] $auto$opt_expr.cc:205:group_cell_inputs$24768 [10:7] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [15] $auto$opt_expr.cc:205:group_cell_inputs$24768 [5:4] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1409 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24739 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4719:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24710 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [25] $auto$opt_expr.cc:205:group_cell_inputs$24710 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24710 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [15] $auto$opt_expr.cc:205:group_cell_inputs$24710 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24710 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24710 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24710 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24710 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24710 [30] $auto$opt_expr.cc:205:group_cell_inputs$24710 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24710 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24710 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24710 [27] $auto$opt_expr.cc:205:group_cell_inputs$24710 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24710 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24710 [2] $auto$opt_expr.cc:205:group_cell_inputs$24710 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24710 [1] $auto$opt_expr.cc:205:group_cell_inputs$24710 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24710 [0] $auto$opt_expr.cc:205:group_cell_inputs$24710 [19:18] 1'1 }, Y={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [31] $auto$opt_expr.cc:205:group_cell_inputs$24739 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [25] $auto$opt_expr.cc:205:group_cell_inputs$24739 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24739 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [15] $auto$opt_expr.cc:205:group_cell_inputs$24739 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24739 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24739 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24739 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [1:0] }
      New ports: A={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [25] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [22:21] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [15] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [11:9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [7:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [4:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24710 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24739 [13] $auto$opt_expr.cc:205:group_cell_inputs$24739 [11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [22] $auto$opt_expr.cc:205:group_cell_inputs$24739 [6] $auto$opt_expr.cc:205:group_cell_inputs$24739 [3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24739 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [7] $auto$opt_expr.cc:205:group_cell_inputs$24739 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [4] $auto$opt_expr.cc:205:group_cell_inputs$24739 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [1:0] }
      New connections: { $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [31] $auto$opt_expr.cc:205:group_cell_inputs$24739 [17:14] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [25] $auto$opt_expr.cc:205:group_cell_inputs$24739 [12] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [21] $auto$opt_expr.cc:205:group_cell_inputs$24739 [10:7] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [15] $auto$opt_expr.cc:205:group_cell_inputs$24739 [5:4] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1405 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24710 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4730:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24681 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [25] $auto$opt_expr.cc:205:group_cell_inputs$24681 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24681 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [15] $auto$opt_expr.cc:205:group_cell_inputs$24681 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24681 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24681 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24681 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24681 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24681 [30] $auto$opt_expr.cc:205:group_cell_inputs$24681 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24681 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24681 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24681 [27] $auto$opt_expr.cc:205:group_cell_inputs$24681 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24681 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24681 [2] $auto$opt_expr.cc:205:group_cell_inputs$24681 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24681 [1] $auto$opt_expr.cc:205:group_cell_inputs$24681 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24681 [0] $auto$opt_expr.cc:205:group_cell_inputs$24681 [19:18] 1'1 }, Y={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [31] $auto$opt_expr.cc:205:group_cell_inputs$24710 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [25] $auto$opt_expr.cc:205:group_cell_inputs$24710 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24710 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [15] $auto$opt_expr.cc:205:group_cell_inputs$24710 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24710 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24710 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24710 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [1:0] }
      New ports: A={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [25] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [22:21] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [15] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [11:9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [7:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [4:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24681 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24710 [13] $auto$opt_expr.cc:205:group_cell_inputs$24710 [11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [22] $auto$opt_expr.cc:205:group_cell_inputs$24710 [6] $auto$opt_expr.cc:205:group_cell_inputs$24710 [3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24710 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [7] $auto$opt_expr.cc:205:group_cell_inputs$24710 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [4] $auto$opt_expr.cc:205:group_cell_inputs$24710 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [1:0] }
      New connections: { $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [31] $auto$opt_expr.cc:205:group_cell_inputs$24710 [17:14] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [25] $auto$opt_expr.cc:205:group_cell_inputs$24710 [12] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [21] $auto$opt_expr.cc:205:group_cell_inputs$24710 [10:7] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [15] $auto$opt_expr.cc:205:group_cell_inputs$24710 [5:4] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1401 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24681 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4741:
      Old ports: A={ \u_app.crc32_q [30:0] 1'0 }, B={ \u_app.crc32_q [30:26] $auto$opt_expr.cc:205:group_cell_inputs$24449 [30] \u_app.crc32_q [24:23] $auto$opt_expr.cc:205:group_cell_inputs$24449 [29:28] \u_app.crc32_q [20:16] $auto$opt_expr.cc:205:group_cell_inputs$24449 [27] \u_app.crc32_q [14:12] $auto$opt_expr.cc:205:group_cell_inputs$24449 [26:24] \u_app.crc32_q [8] $auto$opt_expr.cc:205:group_cell_inputs$24449 [23:22] \u_app.crc32_q [5] $auto$opt_expr.cc:205:group_cell_inputs$24449 [21:20] \u_app.crc32_q [2] $auto$opt_expr.cc:205:group_cell_inputs$24449 [19:18] 1'1 }, Y={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [31] $auto$opt_expr.cc:205:group_cell_inputs$24681 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [25] $auto$opt_expr.cc:205:group_cell_inputs$24681 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24681 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [15] $auto$opt_expr.cc:205:group_cell_inputs$24681 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24681 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24681 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24681 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [1:0] }
      New ports: A={ \u_app.crc32_q [25] \u_app.crc32_q [22:21] \u_app.crc32_q [15] \u_app.crc32_q [11:9] \u_app.crc32_q [7:6] \u_app.crc32_q [4:3] \u_app.crc32_q [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24449 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24681 [13] $auto$opt_expr.cc:205:group_cell_inputs$24681 [11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [22] $auto$opt_expr.cc:205:group_cell_inputs$24681 [6] $auto$opt_expr.cc:205:group_cell_inputs$24681 [3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24681 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [7] $auto$opt_expr.cc:205:group_cell_inputs$24681 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [4] $auto$opt_expr.cc:205:group_cell_inputs$24681 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [1:0] }
      New connections: { $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [31] $auto$opt_expr.cc:205:group_cell_inputs$24681 [17:14] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [25] $auto$opt_expr.cc:205:group_cell_inputs$24681 [12] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [21] $auto$opt_expr.cc:205:group_cell_inputs$24681 [10:7] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [15] $auto$opt_expr.cc:205:group_cell_inputs$24681 [5:4] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1241.$result[31:0]$1397 [3] } = { \u_app.crc32_q [30:26] \u_app.crc32_q [24:23] \u_app.crc32_q [20:16] \u_app.crc32_q [14:12] \u_app.crc32_q [8] \u_app.crc32_q [5] \u_app.crc32_q [2] }
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6359:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24652 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [25] $auto$opt_expr.cc:205:group_cell_inputs$24652 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24652 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [15] $auto$opt_expr.cc:205:group_cell_inputs$24652 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24652 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24652 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24652 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24652 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24652 [30] $auto$opt_expr.cc:205:group_cell_inputs$24652 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24652 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24652 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24652 [27] $auto$opt_expr.cc:205:group_cell_inputs$24652 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24652 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24652 [2] $auto$opt_expr.cc:205:group_cell_inputs$24652 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24652 [1] $auto$opt_expr.cc:205:group_cell_inputs$24652 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24652 [0] $auto$opt_expr.cc:205:group_cell_inputs$24652 [19:18] 1'1 }, Y=$flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1384
      New ports: A={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [25] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [22:21] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [15] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [11:9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [7:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [4:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24652 [30:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1384 [26] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1384 [23:22] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1384 [16] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1384 [12:10] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1384 [8:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1384 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1384 [2:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1384 [31:27] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1384 [25:24] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1384 [21:17] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1384 [15:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1384 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1384 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1384 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24652 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6376:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24623 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [25] $auto$opt_expr.cc:205:group_cell_inputs$24623 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24623 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [15] $auto$opt_expr.cc:205:group_cell_inputs$24623 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24623 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24623 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24623 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24623 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24623 [30] $auto$opt_expr.cc:205:group_cell_inputs$24623 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24623 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24623 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24623 [27] $auto$opt_expr.cc:205:group_cell_inputs$24623 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24623 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24623 [2] $auto$opt_expr.cc:205:group_cell_inputs$24623 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24623 [1] $auto$opt_expr.cc:205:group_cell_inputs$24623 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24623 [0] $auto$opt_expr.cc:205:group_cell_inputs$24623 [19:18] 1'1 }, Y={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [31] $auto$opt_expr.cc:205:group_cell_inputs$24652 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [25] $auto$opt_expr.cc:205:group_cell_inputs$24652 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24652 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [15] $auto$opt_expr.cc:205:group_cell_inputs$24652 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24652 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24652 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24652 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [1:0] }
      New ports: A={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [25] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [22:21] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [15] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [11:9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [7:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [4:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24623 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24652 [13] $auto$opt_expr.cc:205:group_cell_inputs$24652 [11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [22] $auto$opt_expr.cc:205:group_cell_inputs$24652 [6] $auto$opt_expr.cc:205:group_cell_inputs$24652 [3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24652 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [7] $auto$opt_expr.cc:205:group_cell_inputs$24652 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [4] $auto$opt_expr.cc:205:group_cell_inputs$24652 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [1:0] }
      New connections: { $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [31] $auto$opt_expr.cc:205:group_cell_inputs$24652 [17:14] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [25] $auto$opt_expr.cc:205:group_cell_inputs$24652 [12] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [21] $auto$opt_expr.cc:205:group_cell_inputs$24652 [10:7] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [15] $auto$opt_expr.cc:205:group_cell_inputs$24652 [5:4] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1380 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24623 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6393:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24594 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [25] $auto$opt_expr.cc:205:group_cell_inputs$24594 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24594 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [15] $auto$opt_expr.cc:205:group_cell_inputs$24594 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24594 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24594 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24594 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24594 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24594 [30] $auto$opt_expr.cc:205:group_cell_inputs$24594 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24594 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24594 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24594 [27] $auto$opt_expr.cc:205:group_cell_inputs$24594 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24594 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24594 [2] $auto$opt_expr.cc:205:group_cell_inputs$24594 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24594 [1] $auto$opt_expr.cc:205:group_cell_inputs$24594 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24594 [0] $auto$opt_expr.cc:205:group_cell_inputs$24594 [19:18] 1'1 }, Y={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [31] $auto$opt_expr.cc:205:group_cell_inputs$24623 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [25] $auto$opt_expr.cc:205:group_cell_inputs$24623 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24623 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [15] $auto$opt_expr.cc:205:group_cell_inputs$24623 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24623 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24623 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24623 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [1:0] }
      New ports: A={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [25] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [22:21] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [15] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [11:9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [7:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [4:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24594 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24623 [13] $auto$opt_expr.cc:205:group_cell_inputs$24623 [11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [22] $auto$opt_expr.cc:205:group_cell_inputs$24623 [6] $auto$opt_expr.cc:205:group_cell_inputs$24623 [3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24623 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [7] $auto$opt_expr.cc:205:group_cell_inputs$24623 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [4] $auto$opt_expr.cc:205:group_cell_inputs$24623 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [1:0] }
      New connections: { $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [31] $auto$opt_expr.cc:205:group_cell_inputs$24623 [17:14] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [25] $auto$opt_expr.cc:205:group_cell_inputs$24623 [12] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [21] $auto$opt_expr.cc:205:group_cell_inputs$24623 [10:7] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [15] $auto$opt_expr.cc:205:group_cell_inputs$24623 [5:4] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1376 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24594 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6410:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24565 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [25] $auto$opt_expr.cc:205:group_cell_inputs$24565 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24565 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [15] $auto$opt_expr.cc:205:group_cell_inputs$24565 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24565 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24565 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24565 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24565 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24565 [30] $auto$opt_expr.cc:205:group_cell_inputs$24565 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24565 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24565 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24565 [27] $auto$opt_expr.cc:205:group_cell_inputs$24565 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24565 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24565 [2] $auto$opt_expr.cc:205:group_cell_inputs$24565 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24565 [1] $auto$opt_expr.cc:205:group_cell_inputs$24565 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24565 [0] $auto$opt_expr.cc:205:group_cell_inputs$24565 [19:18] 1'1 }, Y={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [31] $auto$opt_expr.cc:205:group_cell_inputs$24594 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [25] $auto$opt_expr.cc:205:group_cell_inputs$24594 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24594 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [15] $auto$opt_expr.cc:205:group_cell_inputs$24594 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24594 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24594 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24594 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [1:0] }
      New ports: A={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [25] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [22:21] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [15] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [11:9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [7:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [4:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24565 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24594 [13] $auto$opt_expr.cc:205:group_cell_inputs$24594 [11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [22] $auto$opt_expr.cc:205:group_cell_inputs$24594 [6] $auto$opt_expr.cc:205:group_cell_inputs$24594 [3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24594 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [7] $auto$opt_expr.cc:205:group_cell_inputs$24594 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [4] $auto$opt_expr.cc:205:group_cell_inputs$24594 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [1:0] }
      New connections: { $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [31] $auto$opt_expr.cc:205:group_cell_inputs$24594 [17:14] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [25] $auto$opt_expr.cc:205:group_cell_inputs$24594 [12] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [21] $auto$opt_expr.cc:205:group_cell_inputs$24594 [10:7] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [15] $auto$opt_expr.cc:205:group_cell_inputs$24594 [5:4] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1372 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24565 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6427:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24536 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [25] $auto$opt_expr.cc:205:group_cell_inputs$24536 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24536 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [15] $auto$opt_expr.cc:205:group_cell_inputs$24536 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24536 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24536 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24536 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24536 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24536 [30] $auto$opt_expr.cc:205:group_cell_inputs$24536 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24536 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24536 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24536 [27] $auto$opt_expr.cc:205:group_cell_inputs$24536 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24536 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24536 [2] $auto$opt_expr.cc:205:group_cell_inputs$24536 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24536 [1] $auto$opt_expr.cc:205:group_cell_inputs$24536 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24536 [0] $auto$opt_expr.cc:205:group_cell_inputs$24536 [19:18] 1'1 }, Y={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [31] $auto$opt_expr.cc:205:group_cell_inputs$24565 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [25] $auto$opt_expr.cc:205:group_cell_inputs$24565 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24565 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [15] $auto$opt_expr.cc:205:group_cell_inputs$24565 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24565 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24565 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24565 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [1:0] }
      New ports: A={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [25] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [22:21] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [15] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [11:9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [7:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [4:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24536 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24565 [13] $auto$opt_expr.cc:205:group_cell_inputs$24565 [11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [22] $auto$opt_expr.cc:205:group_cell_inputs$24565 [6] $auto$opt_expr.cc:205:group_cell_inputs$24565 [3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24565 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [7] $auto$opt_expr.cc:205:group_cell_inputs$24565 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [4] $auto$opt_expr.cc:205:group_cell_inputs$24565 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [1:0] }
      New connections: { $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [31] $auto$opt_expr.cc:205:group_cell_inputs$24565 [17:14] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [25] $auto$opt_expr.cc:205:group_cell_inputs$24565 [12] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [21] $auto$opt_expr.cc:205:group_cell_inputs$24565 [10:7] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [15] $auto$opt_expr.cc:205:group_cell_inputs$24565 [5:4] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1368 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24536 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6444:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24507 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [25] $auto$opt_expr.cc:205:group_cell_inputs$24507 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24507 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [15] $auto$opt_expr.cc:205:group_cell_inputs$24507 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24507 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24507 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24507 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24507 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24507 [30] $auto$opt_expr.cc:205:group_cell_inputs$24507 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24507 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24507 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24507 [27] $auto$opt_expr.cc:205:group_cell_inputs$24507 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24507 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24507 [2] $auto$opt_expr.cc:205:group_cell_inputs$24507 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24507 [1] $auto$opt_expr.cc:205:group_cell_inputs$24507 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24507 [0] $auto$opt_expr.cc:205:group_cell_inputs$24507 [19:18] 1'1 }, Y={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [31] $auto$opt_expr.cc:205:group_cell_inputs$24536 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [25] $auto$opt_expr.cc:205:group_cell_inputs$24536 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24536 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [15] $auto$opt_expr.cc:205:group_cell_inputs$24536 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24536 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24536 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24536 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [1:0] }
      New ports: A={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [25] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [22:21] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [15] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [11:9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [7:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [4:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24507 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24536 [13] $auto$opt_expr.cc:205:group_cell_inputs$24536 [11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [22] $auto$opt_expr.cc:205:group_cell_inputs$24536 [6] $auto$opt_expr.cc:205:group_cell_inputs$24536 [3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24536 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [7] $auto$opt_expr.cc:205:group_cell_inputs$24536 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [4] $auto$opt_expr.cc:205:group_cell_inputs$24536 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [1:0] }
      New connections: { $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [31] $auto$opt_expr.cc:205:group_cell_inputs$24536 [17:14] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [25] $auto$opt_expr.cc:205:group_cell_inputs$24536 [12] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [21] $auto$opt_expr.cc:205:group_cell_inputs$24536 [10:7] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [15] $auto$opt_expr.cc:205:group_cell_inputs$24536 [5:4] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1364 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24507 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6461:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24478 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [25] $auto$opt_expr.cc:205:group_cell_inputs$24478 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24478 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [15] $auto$opt_expr.cc:205:group_cell_inputs$24478 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24478 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24478 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24478 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24478 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24478 [30] $auto$opt_expr.cc:205:group_cell_inputs$24478 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24478 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24478 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24478 [27] $auto$opt_expr.cc:205:group_cell_inputs$24478 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24478 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24478 [2] $auto$opt_expr.cc:205:group_cell_inputs$24478 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24478 [1] $auto$opt_expr.cc:205:group_cell_inputs$24478 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24478 [0] $auto$opt_expr.cc:205:group_cell_inputs$24478 [19:18] 1'1 }, Y={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [31] $auto$opt_expr.cc:205:group_cell_inputs$24507 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [25] $auto$opt_expr.cc:205:group_cell_inputs$24507 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24507 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [15] $auto$opt_expr.cc:205:group_cell_inputs$24507 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24507 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24507 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24507 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [1:0] }
      New ports: A={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [25] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [22:21] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [15] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [11:9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [7:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [4:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24478 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24507 [13] $auto$opt_expr.cc:205:group_cell_inputs$24507 [11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [22] $auto$opt_expr.cc:205:group_cell_inputs$24507 [6] $auto$opt_expr.cc:205:group_cell_inputs$24507 [3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24507 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [7] $auto$opt_expr.cc:205:group_cell_inputs$24507 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [4] $auto$opt_expr.cc:205:group_cell_inputs$24507 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [1:0] }
      New connections: { $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [31] $auto$opt_expr.cc:205:group_cell_inputs$24507 [17:14] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [25] $auto$opt_expr.cc:205:group_cell_inputs$24507 [12] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [21] $auto$opt_expr.cc:205:group_cell_inputs$24507 [10:7] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [15] $auto$opt_expr.cc:205:group_cell_inputs$24507 [5:4] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1360 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24478 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6478:
      Old ports: A={ \u_app.crc32_q [30:0] 1'0 }, B={ \u_app.crc32_q [30:26] $auto$opt_expr.cc:205:group_cell_inputs$24449 [30] \u_app.crc32_q [24:23] $auto$opt_expr.cc:205:group_cell_inputs$24449 [29:28] \u_app.crc32_q [20:16] $auto$opt_expr.cc:205:group_cell_inputs$24449 [27] \u_app.crc32_q [14:12] $auto$opt_expr.cc:205:group_cell_inputs$24449 [26:24] \u_app.crc32_q [8] $auto$opt_expr.cc:205:group_cell_inputs$24449 [23:22] \u_app.crc32_q [5] $auto$opt_expr.cc:205:group_cell_inputs$24449 [21:20] \u_app.crc32_q [2] $auto$opt_expr.cc:205:group_cell_inputs$24449 [19:18] 1'1 }, Y={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [31] $auto$opt_expr.cc:205:group_cell_inputs$24478 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [25] $auto$opt_expr.cc:205:group_cell_inputs$24478 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24478 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [15] $auto$opt_expr.cc:205:group_cell_inputs$24478 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24478 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24478 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24478 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [1:0] }
      New ports: A={ \u_app.crc32_q [25] \u_app.crc32_q [22:21] \u_app.crc32_q [15] \u_app.crc32_q [11:9] \u_app.crc32_q [7:6] \u_app.crc32_q [4:3] \u_app.crc32_q [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24449 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24478 [13] $auto$opt_expr.cc:205:group_cell_inputs$24478 [11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [22] $auto$opt_expr.cc:205:group_cell_inputs$24478 [6] $auto$opt_expr.cc:205:group_cell_inputs$24478 [3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24478 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [7] $auto$opt_expr.cc:205:group_cell_inputs$24478 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [4] $auto$opt_expr.cc:205:group_cell_inputs$24478 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [1:0] }
      New connections: { $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [31] $auto$opt_expr.cc:205:group_cell_inputs$24478 [17:14] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [25] $auto$opt_expr.cc:205:group_cell_inputs$24478 [12] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [21] $auto$opt_expr.cc:205:group_cell_inputs$24478 [10:7] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [15] $auto$opt_expr.cc:205:group_cell_inputs$24478 [5:4] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1240.$result[31:0]$1356 [3] } = { \u_app.crc32_q [30:26] \u_app.crc32_q [24:23] \u_app.crc32_q [20:16] \u_app.crc32_q [14:12] \u_app.crc32_q [8] \u_app.crc32_q [5] \u_app.crc32_q [2] }
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$7246:
      Old ports: A=4'0001, B=4'0101, Y=$flatten\u_app.$11\state_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.$11\state_d[3:0] [2]
      New connections: { $flatten\u_app.$11\state_d[3:0] [3] $flatten\u_app.$11\state_d[3:0] [1:0] } = 3'001
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$10181:
      Old ports: A=5'01111, B=5'01110, Y=$flatten\u_app.\u_flash_spi.$23\state_d[4:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_app.\u_flash_spi.$23\state_d[4:0] [0]
      New connections: $flatten\u_app.\u_flash_spi.$23\state_d[4:0] [4:1] = 4'0111
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$11682:
      Old ports: A=3'000, B=3'110, Y=$auto$wreduce.cc:454:run$24061 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$24061 [1]
      New connections: { $auto$wreduce.cc:454:run$24061 [2] $auto$wreduce.cc:454:run$24061 [0] } = { $auto$wreduce.cc:454:run$24061 [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12475:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:454:run$24062 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:454:run$24062 [2:1]
      New connections: $auto$wreduce.cc:454:run$24062 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12542:
      Old ports: A=5'10101, B={ 2'00 $auto$wreduce.cc:454:run$24062 [2:0] }, Y=$flatten\u_app.\u_flash_spi.$3\state_d[4:0]
      New ports: A=4'1101, B={ 1'0 $auto$wreduce.cc:454:run$24062 [2:0] }, Y={ $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [4] $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [2:0] }
      New connections: $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12785:
      Old ports: A=8'00000000, B=8'10101011, Y=$flatten\u_app.\u_flash_spi.$2\wr_data[7:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.\u_flash_spi.$2\wr_data[7:0] [0]
      New connections: $flatten\u_app.\u_flash_spi.$2\wr_data[7:0] [7:1] = { $flatten\u_app.\u_flash_spi.$2\wr_data[7:0] [0] 1'0 $flatten\u_app.\u_flash_spi.$2\wr_data[7:0] [0] 1'0 $flatten\u_app.\u_flash_spi.$2\wr_data[7:0] [0] 1'0 $flatten\u_app.\u_flash_spi.$2\wr_data[7:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$8962:
      Old ports: A=8'00000000, B=8'10111001, Y=$flatten\u_app.\u_flash_spi.$13\wr_data[7:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.\u_flash_spi.$13\wr_data[7:0] [0]
      New connections: $flatten\u_app.\u_flash_spi.$13\wr_data[7:0] [7:1] = { $flatten\u_app.\u_flash_spi.$13\wr_data[7:0] [0] 1'0 $flatten\u_app.\u_flash_spi.$13\wr_data[7:0] [0] $flatten\u_app.\u_flash_spi.$13\wr_data[7:0] [0] $flatten\u_app.\u_flash_spi.$13\wr_data[7:0] [0] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$8989:
      Old ports: A=5'00000, B=5'10111, Y=$flatten\u_app.\u_flash_spi.$38\state_d[4:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.\u_flash_spi.$38\state_d[4:0] [0]
      New connections: $flatten\u_app.\u_flash_spi.$38\state_d[4:0] [4:1] = { $flatten\u_app.\u_flash_spi.$38\state_d[4:0] [0] 1'0 $flatten\u_app.\u_flash_spi.$38\state_d[4:0] [0] $flatten\u_app.\u_flash_spi.$38\state_d[4:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9054:
      Old ports: A=5'00100, B=5'10100, Y=$flatten\u_app.\u_flash_spi.$34\state_d[4:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.\u_flash_spi.$34\state_d[4:0] [4]
      New connections: $flatten\u_app.\u_flash_spi.$34\state_d[4:0] [3:0] = 4'0100
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9183:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3054 [14] $auto$opt_expr.cc:205:group_cell_inputs$24393 [12:1] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3054 [1] $auto$opt_expr.cc:205:group_cell_inputs$24393 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24393 [14] $auto$opt_expr.cc:205:group_cell_inputs$24393 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24393 [13] $auto$opt_expr.cc:205:group_cell_inputs$24393 [0] 1'1 }, Y=$flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3058
      New ports: A={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3054 [14] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3054 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24393 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3058 [15] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3058 [2] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3058 [0] }
      New connections: { $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3058 [14:3] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3058 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24393 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9197:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3050 [14] $auto$opt_expr.cc:205:group_cell_inputs$24386 [12:1] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3050 [1] $auto$opt_expr.cc:205:group_cell_inputs$24386 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24386 [14] $auto$opt_expr.cc:205:group_cell_inputs$24386 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24386 [13] $auto$opt_expr.cc:205:group_cell_inputs$24386 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3054 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24393 [12:1] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3054 [1] $auto$opt_expr.cc:205:group_cell_inputs$24393 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3050 [14] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3050 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24386 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3054 [15] $auto$opt_expr.cc:205:group_cell_inputs$24393 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3054 [14] $auto$opt_expr.cc:205:group_cell_inputs$24393 [12:2] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3054 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24386 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9211:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3046 [14] $auto$opt_expr.cc:205:group_cell_inputs$24379 [12:1] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3046 [1] $auto$opt_expr.cc:205:group_cell_inputs$24379 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24379 [14] $auto$opt_expr.cc:205:group_cell_inputs$24379 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24379 [13] $auto$opt_expr.cc:205:group_cell_inputs$24379 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3050 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24386 [12:1] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3050 [1] $auto$opt_expr.cc:205:group_cell_inputs$24386 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3046 [14] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3046 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24379 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3050 [15] $auto$opt_expr.cc:205:group_cell_inputs$24386 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3050 [14] $auto$opt_expr.cc:205:group_cell_inputs$24386 [12:2] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3050 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24379 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9225:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3042 [14] $auto$opt_expr.cc:205:group_cell_inputs$24372 [12:1] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3042 [1] $auto$opt_expr.cc:205:group_cell_inputs$24372 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24372 [14] $auto$opt_expr.cc:205:group_cell_inputs$24372 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24372 [13] $auto$opt_expr.cc:205:group_cell_inputs$24372 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3046 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24379 [12:1] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3046 [1] $auto$opt_expr.cc:205:group_cell_inputs$24379 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3042 [14] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3042 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24372 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3046 [15] $auto$opt_expr.cc:205:group_cell_inputs$24379 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3046 [14] $auto$opt_expr.cc:205:group_cell_inputs$24379 [12:2] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3046 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24372 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9239:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3038 [14] $auto$opt_expr.cc:205:group_cell_inputs$24365 [12:1] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3038 [1] $auto$opt_expr.cc:205:group_cell_inputs$24365 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24365 [14] $auto$opt_expr.cc:205:group_cell_inputs$24365 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24365 [13] $auto$opt_expr.cc:205:group_cell_inputs$24365 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3042 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24372 [12:1] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3042 [1] $auto$opt_expr.cc:205:group_cell_inputs$24372 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3038 [14] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3038 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24365 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3042 [15] $auto$opt_expr.cc:205:group_cell_inputs$24372 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3042 [14] $auto$opt_expr.cc:205:group_cell_inputs$24372 [12:2] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3042 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24365 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9253:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3034 [14] $auto$opt_expr.cc:205:group_cell_inputs$24358 [12:1] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3034 [1] $auto$opt_expr.cc:205:group_cell_inputs$24358 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24358 [14] $auto$opt_expr.cc:205:group_cell_inputs$24358 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24358 [13] $auto$opt_expr.cc:205:group_cell_inputs$24358 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3038 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24365 [12:1] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3038 [1] $auto$opt_expr.cc:205:group_cell_inputs$24365 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3034 [14] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3034 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24358 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3038 [15] $auto$opt_expr.cc:205:group_cell_inputs$24365 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3038 [14] $auto$opt_expr.cc:205:group_cell_inputs$24365 [12:2] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3038 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24358 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9267:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3030 [14] $auto$opt_expr.cc:205:group_cell_inputs$24351 [12:1] $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3030 [1] $auto$opt_expr.cc:205:group_cell_inputs$24351 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24351 [14] $auto$opt_expr.cc:205:group_cell_inputs$24351 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24351 [13] $auto$opt_expr.cc:205:group_cell_inputs$24351 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3034 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24358 [12:1] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3034 [1] $auto$opt_expr.cc:205:group_cell_inputs$24358 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3030 [14] $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3030 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24351 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3034 [15] $auto$opt_expr.cc:205:group_cell_inputs$24358 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3034 [14] $auto$opt_expr.cc:205:group_cell_inputs$24358 [12:2] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3034 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24351 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9281:
      Old ports: A={ \u_app.u_flash_spi.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24344 [14] \u_app.u_flash_spi.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$24344 [13] \u_app.u_flash_spi.crc16_q [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3030 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24351 [12:1] $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3030 [1] $auto$opt_expr.cc:205:group_cell_inputs$24351 [0] }
      New ports: A={ \u_app.u_flash_spi.crc16_q [14] \u_app.u_flash_spi.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24344 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3030 [15] $auto$opt_expr.cc:205:group_cell_inputs$24351 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3030 [14] $auto$opt_expr.cc:205:group_cell_inputs$24351 [12:2] $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:595$2888.$result[15:0]$3030 [1] } = { \u_app.u_flash_spi.crc16_q [13:2] \u_app.u_flash_spi.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9686:
      Old ports: A=3'000, B=3'101, Y=$auto$wreduce.cc:454:run$24058 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$24058 [0]
      New connections: $auto$wreduce.cc:454:run$24058 [2:1] = { $auto$wreduce.cc:454:run$24058 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9781:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3004 [14] $auto$opt_expr.cc:205:group_cell_inputs$24442 [12:1] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3004 [1] $auto$opt_expr.cc:205:group_cell_inputs$24442 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24442 [14] $auto$opt_expr.cc:205:group_cell_inputs$24442 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24442 [13] $auto$opt_expr.cc:205:group_cell_inputs$24442 [0] 1'1 }, Y=$flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3008
      New ports: A={ $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3004 [14] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3004 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24442 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3008 [15] $flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3008 [2] $flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3008 [0] }
      New connections: { $flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3008 [14:3] $flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3008 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24442 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9802:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3000 [14] $auto$opt_expr.cc:205:group_cell_inputs$24435 [12:1] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3000 [1] $auto$opt_expr.cc:205:group_cell_inputs$24435 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24435 [14] $auto$opt_expr.cc:205:group_cell_inputs$24435 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24435 [13] $auto$opt_expr.cc:205:group_cell_inputs$24435 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3004 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24442 [12:1] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3004 [1] $auto$opt_expr.cc:205:group_cell_inputs$24442 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3000 [14] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3000 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24435 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3004 [15] $auto$opt_expr.cc:205:group_cell_inputs$24442 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3004 [14] $auto$opt_expr.cc:205:group_cell_inputs$24442 [12:2] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3004 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24435 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9823:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2996 [14] $auto$opt_expr.cc:205:group_cell_inputs$24428 [12:1] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2996 [1] $auto$opt_expr.cc:205:group_cell_inputs$24428 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24428 [14] $auto$opt_expr.cc:205:group_cell_inputs$24428 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24428 [13] $auto$opt_expr.cc:205:group_cell_inputs$24428 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3000 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24435 [12:1] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3000 [1] $auto$opt_expr.cc:205:group_cell_inputs$24435 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2996 [14] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2996 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24428 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3000 [15] $auto$opt_expr.cc:205:group_cell_inputs$24435 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3000 [14] $auto$opt_expr.cc:205:group_cell_inputs$24435 [12:2] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$3000 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24428 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9844:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2992 [14] $auto$opt_expr.cc:205:group_cell_inputs$24421 [12:1] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2992 [1] $auto$opt_expr.cc:205:group_cell_inputs$24421 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24421 [14] $auto$opt_expr.cc:205:group_cell_inputs$24421 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24421 [13] $auto$opt_expr.cc:205:group_cell_inputs$24421 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2996 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24428 [12:1] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2996 [1] $auto$opt_expr.cc:205:group_cell_inputs$24428 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2992 [14] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2992 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24421 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2996 [15] $auto$opt_expr.cc:205:group_cell_inputs$24428 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2996 [14] $auto$opt_expr.cc:205:group_cell_inputs$24428 [12:2] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2996 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24421 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9865:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2988 [14] $auto$opt_expr.cc:205:group_cell_inputs$24414 [12:1] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2988 [1] $auto$opt_expr.cc:205:group_cell_inputs$24414 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24414 [14] $auto$opt_expr.cc:205:group_cell_inputs$24414 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24414 [13] $auto$opt_expr.cc:205:group_cell_inputs$24414 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2992 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24421 [12:1] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2992 [1] $auto$opt_expr.cc:205:group_cell_inputs$24421 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2988 [14] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2988 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24414 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2992 [15] $auto$opt_expr.cc:205:group_cell_inputs$24421 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2992 [14] $auto$opt_expr.cc:205:group_cell_inputs$24421 [12:2] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2992 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24414 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9886:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2984 [14] $auto$opt_expr.cc:205:group_cell_inputs$24407 [12:1] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2984 [1] $auto$opt_expr.cc:205:group_cell_inputs$24407 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24407 [14] $auto$opt_expr.cc:205:group_cell_inputs$24407 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24407 [13] $auto$opt_expr.cc:205:group_cell_inputs$24407 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2988 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24414 [12:1] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2988 [1] $auto$opt_expr.cc:205:group_cell_inputs$24414 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2984 [14] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2984 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24407 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2988 [15] $auto$opt_expr.cc:205:group_cell_inputs$24414 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2988 [14] $auto$opt_expr.cc:205:group_cell_inputs$24414 [12:2] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2988 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24407 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9907:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2980 [14] $auto$opt_expr.cc:205:group_cell_inputs$24400 [12:1] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2980 [1] $auto$opt_expr.cc:205:group_cell_inputs$24400 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24400 [14] $auto$opt_expr.cc:205:group_cell_inputs$24400 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24400 [13] $auto$opt_expr.cc:205:group_cell_inputs$24400 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2984 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24407 [12:1] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2984 [1] $auto$opt_expr.cc:205:group_cell_inputs$24407 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2980 [14] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2980 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24400 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2984 [15] $auto$opt_expr.cc:205:group_cell_inputs$24407 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2984 [14] $auto$opt_expr.cc:205:group_cell_inputs$24407 [12:2] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2984 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24400 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9928:
      Old ports: A={ \u_app.u_flash_spi.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24344 [14] \u_app.u_flash_spi.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$24344 [13] \u_app.u_flash_spi.crc16_q [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2980 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24400 [12:1] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2980 [1] $auto$opt_expr.cc:205:group_cell_inputs$24400 [0] }
      New ports: A={ \u_app.u_flash_spi.crc16_q [14] \u_app.u_flash_spi.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24344 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2980 [15] $auto$opt_expr.cc:205:group_cell_inputs$24400 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2980 [14] $auto$opt_expr.cc:205:group_cell_inputs$24400 [12:2] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:504$2887.$result[15:0]$2980 [1] } = { \u_app.u_flash_spi.crc16_q [13:2] \u_app.u_flash_spi.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:188$2897:
      Old ports: A=4'0000, B=4'1000, Y=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:188$2897_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:188$2897_Y [3]
      New connections: $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:188$2897_Y [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_ram.$ternary$../../common/hdl/ice40/ram.v:40$3076:
      Old ports: A=16'1111111100000000, B=16'0000000011111111, Y=\u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK
      New ports: A=2'10, B=2'01, Y={ \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
      New connections: { \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [15:9] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [7:1] } = { \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3469_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3470_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3416_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3417_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13725:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2675 [14] $auto$opt_expr.cc:205:group_cell_inputs$24280 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2675 [1] $auto$opt_expr.cc:205:group_cell_inputs$24280 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24280 [14] $auto$opt_expr.cc:205:group_cell_inputs$24280 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24280 [13] $auto$opt_expr.cc:205:group_cell_inputs$24280 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2414.$result[15:0]$2720 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24287 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2414.$result[15:0]$2720 [1] $auto$opt_expr.cc:205:group_cell_inputs$24287 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2675 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2675 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24280 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2414.$result[15:0]$2720 [15] $auto$opt_expr.cc:205:group_cell_inputs$24287 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2414.$result[15:0]$2720 [14] $auto$opt_expr.cc:205:group_cell_inputs$24287 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2414.$result[15:0]$2720 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24280 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13736:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2671 [14] $auto$opt_expr.cc:205:group_cell_inputs$24273 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2671 [1] $auto$opt_expr.cc:205:group_cell_inputs$24273 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24273 [14] $auto$opt_expr.cc:205:group_cell_inputs$24273 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24273 [13] $auto$opt_expr.cc:205:group_cell_inputs$24273 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2675 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24280 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2675 [1] $auto$opt_expr.cc:205:group_cell_inputs$24280 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2671 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2671 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24273 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2675 [15] $auto$opt_expr.cc:205:group_cell_inputs$24280 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2675 [14] $auto$opt_expr.cc:205:group_cell_inputs$24280 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2675 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24273 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13747:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2667 [14] $auto$opt_expr.cc:205:group_cell_inputs$24266 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2667 [1] $auto$opt_expr.cc:205:group_cell_inputs$24266 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24266 [14] $auto$opt_expr.cc:205:group_cell_inputs$24266 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24266 [13] $auto$opt_expr.cc:205:group_cell_inputs$24266 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2671 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24273 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2671 [1] $auto$opt_expr.cc:205:group_cell_inputs$24273 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2667 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2667 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24266 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2671 [15] $auto$opt_expr.cc:205:group_cell_inputs$24273 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2671 [14] $auto$opt_expr.cc:205:group_cell_inputs$24273 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2671 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24266 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13758:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2663 [14] $auto$opt_expr.cc:205:group_cell_inputs$24259 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2663 [1] $auto$opt_expr.cc:205:group_cell_inputs$24259 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24259 [14] $auto$opt_expr.cc:205:group_cell_inputs$24259 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24259 [13] $auto$opt_expr.cc:205:group_cell_inputs$24259 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2667 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24266 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2667 [1] $auto$opt_expr.cc:205:group_cell_inputs$24266 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2663 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2663 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24259 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2667 [15] $auto$opt_expr.cc:205:group_cell_inputs$24266 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2667 [14] $auto$opt_expr.cc:205:group_cell_inputs$24266 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2667 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24259 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13769:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2659 [14] $auto$opt_expr.cc:205:group_cell_inputs$24252 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2659 [1] $auto$opt_expr.cc:205:group_cell_inputs$24252 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24252 [14] $auto$opt_expr.cc:205:group_cell_inputs$24252 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24252 [13] $auto$opt_expr.cc:205:group_cell_inputs$24252 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2663 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24259 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2663 [1] $auto$opt_expr.cc:205:group_cell_inputs$24259 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2659 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2659 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24252 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2663 [15] $auto$opt_expr.cc:205:group_cell_inputs$24259 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2663 [14] $auto$opt_expr.cc:205:group_cell_inputs$24259 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2663 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24252 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13780:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2655 [14] $auto$opt_expr.cc:205:group_cell_inputs$24245 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2655 [1] $auto$opt_expr.cc:205:group_cell_inputs$24245 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24245 [14] $auto$opt_expr.cc:205:group_cell_inputs$24245 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24245 [13] $auto$opt_expr.cc:205:group_cell_inputs$24245 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2659 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24252 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2659 [1] $auto$opt_expr.cc:205:group_cell_inputs$24252 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2655 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2655 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24245 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2659 [15] $auto$opt_expr.cc:205:group_cell_inputs$24252 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2659 [14] $auto$opt_expr.cc:205:group_cell_inputs$24252 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2659 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24245 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13791:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24238 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$24238 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2655 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24245 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2655 [1] $auto$opt_expr.cc:205:group_cell_inputs$24245 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24238 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2655 [15] $auto$opt_expr.cc:205:group_cell_inputs$24245 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2655 [14] $auto$opt_expr.cc:205:group_cell_inputs$24245 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2655 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13857:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13875:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$14115:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$14539:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2414.$result[15:0]$2720 [14] $auto$opt_expr.cc:205:group_cell_inputs$24287 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2414.$result[15:0]$2720 [1] $auto$opt_expr.cc:205:group_cell_inputs$24287 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24287 [14] $auto$opt_expr.cc:205:group_cell_inputs$24287 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24287 [13] $auto$opt_expr.cc:205:group_cell_inputs$24287 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2683
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2414.$result[15:0]$2720 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2414.$result[15:0]$2720 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24287 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2683 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2683 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2683 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2683 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$2413.$result[15:0]$2683 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24287 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15579:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24339 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2640 [1] $auto$opt_expr.cc:205:group_cell_inputs$24339 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24339 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$24339 [3] $auto$opt_expr.cc:205:group_cell_inputs$24339 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2644
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2640 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24339 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2644 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2644 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2644 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2644 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24339 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15598:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24334 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2636 [1] $auto$opt_expr.cc:205:group_cell_inputs$24334 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24334 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$24334 [3] $auto$opt_expr.cc:205:group_cell_inputs$24334 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2640 [4] $auto$opt_expr.cc:205:group_cell_inputs$24339 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2640 [1] $auto$opt_expr.cc:205:group_cell_inputs$24339 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2636 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24334 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$24339 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2640 [4] $auto$opt_expr.cc:205:group_cell_inputs$24339 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2640 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24334 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15617:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24329 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2632 [1] $auto$opt_expr.cc:205:group_cell_inputs$24329 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24329 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$24329 [3] $auto$opt_expr.cc:205:group_cell_inputs$24329 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2636 [4] $auto$opt_expr.cc:205:group_cell_inputs$24334 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2636 [1] $auto$opt_expr.cc:205:group_cell_inputs$24334 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2632 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24329 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$24334 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2636 [4] $auto$opt_expr.cc:205:group_cell_inputs$24334 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2636 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24329 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15636:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24324 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2628 [1] $auto$opt_expr.cc:205:group_cell_inputs$24324 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24324 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$24324 [3] $auto$opt_expr.cc:205:group_cell_inputs$24324 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2632 [4] $auto$opt_expr.cc:205:group_cell_inputs$24329 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2632 [1] $auto$opt_expr.cc:205:group_cell_inputs$24329 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2628 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24324 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$24329 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2632 [4] $auto$opt_expr.cc:205:group_cell_inputs$24329 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2632 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24324 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15655:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24319 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2624 [1] $auto$opt_expr.cc:205:group_cell_inputs$24319 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24319 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$24319 [3] $auto$opt_expr.cc:205:group_cell_inputs$24319 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2628 [4] $auto$opt_expr.cc:205:group_cell_inputs$24324 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2628 [1] $auto$opt_expr.cc:205:group_cell_inputs$24324 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2624 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24319 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$24324 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2628 [4] $auto$opt_expr.cc:205:group_cell_inputs$24324 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2628 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24319 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15674:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24314 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2620 [1] $auto$opt_expr.cc:205:group_cell_inputs$24314 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24314 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$24314 [3] $auto$opt_expr.cc:205:group_cell_inputs$24314 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2624 [4] $auto$opt_expr.cc:205:group_cell_inputs$24319 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2624 [1] $auto$opt_expr.cc:205:group_cell_inputs$24319 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2620 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24314 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$24319 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2624 [4] $auto$opt_expr.cc:205:group_cell_inputs$24319 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2624 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24314 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15693:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24309 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2616 [1] $auto$opt_expr.cc:205:group_cell_inputs$24309 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24309 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$24309 [3] $auto$opt_expr.cc:205:group_cell_inputs$24309 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2620 [4] $auto$opt_expr.cc:205:group_cell_inputs$24314 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2620 [1] $auto$opt_expr.cc:205:group_cell_inputs$24314 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2616 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24309 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$24314 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2620 [4] $auto$opt_expr.cc:205:group_cell_inputs$24314 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2620 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24309 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15712:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24304 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2612 [1] $auto$opt_expr.cc:205:group_cell_inputs$24304 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24304 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$24304 [3] $auto$opt_expr.cc:205:group_cell_inputs$24304 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2616 [4] $auto$opt_expr.cc:205:group_cell_inputs$24309 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2616 [1] $auto$opt_expr.cc:205:group_cell_inputs$24309 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2612 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24304 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$24309 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2616 [4] $auto$opt_expr.cc:205:group_cell_inputs$24309 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2616 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24304 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15731:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24299 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2608 [1] $auto$opt_expr.cc:205:group_cell_inputs$24299 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24299 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$24299 [3] $auto$opt_expr.cc:205:group_cell_inputs$24299 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2612 [4] $auto$opt_expr.cc:205:group_cell_inputs$24304 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2612 [1] $auto$opt_expr.cc:205:group_cell_inputs$24304 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2608 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24299 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$24304 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2612 [4] $auto$opt_expr.cc:205:group_cell_inputs$24304 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2612 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24299 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15750:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$24294 [1] $auto$opt_expr.cc:205:group_cell_inputs$24294 [2] $auto$opt_expr.cc:205:group_cell_inputs$24294 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$24294 [1] $auto$wreduce.cc:454:run$24083 [1] $auto$opt_expr.cc:205:group_cell_inputs$24294 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2608 [4] $auto$opt_expr.cc:205:group_cell_inputs$24299 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2608 [1] $auto$opt_expr.cc:205:group_cell_inputs$24299 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24294 [2] 1'1 }, B={ $auto$wreduce.cc:454:run$24083 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$24299 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2608 [4] $auto$opt_expr.cc:205:group_cell_inputs$24299 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$2411.$result[4:0]$2608 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$24294 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15769:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24294 [1] $auto$wreduce.cc:454:run$24083 [1] $auto$opt_expr.cc:205:group_cell_inputs$24294 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$24294 [1:0]
      New connections: $auto$wreduce.cc:454:run$24083 [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3799:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:454:run$24100 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$24100 [7]
      New connections: $auto$wreduce.cc:454:run$24100 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3878:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$24100 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0]
      New ports: A=$auto$wreduce.cc:454:run$24100 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4154:
      Old ports: A=6'1xx1xx, B=6'000000, Y=$auto$wreduce.cc:454:run$24104 [5:0]
      New ports: A=2'1x, B=2'00, Y={ $auto$wreduce.cc:454:run$24104 [2] $auto$wreduce.cc:454:run$24104 [0] }
      New connections: { $auto$wreduce.cc:454:run$24104 [5:3] $auto$wreduce.cc:454:run$24104 [1] } = { $auto$wreduce.cc:454:run$24104 [2] $auto$wreduce.cc:454:run$24104 [0] $auto$wreduce.cc:454:run$24104 [0] $auto$wreduce.cc:454:run$24104 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4194:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4262:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12542:
      Old ports: A=4'1101, B={ 1'0 $auto$wreduce.cc:454:run$24062 [2:0] }, Y={ $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [4] $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [2:0] }
      New ports: A=3'101, B={ $auto$wreduce.cc:454:run$24062 [2:1] 1'0 }, Y=$flatten\u_app.\u_flash_spi.$3\state_d[4:0] [2:0]
      New connections: $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [4] = $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9088:
      Old ports: A=5'01011, B=$flatten\u_app.\u_flash_spi.$34\state_d[4:0], Y=$flatten\u_app.\u_flash_spi.$33\state_d[4:0]
      New ports: A=3'001, B={ $flatten\u_app.\u_flash_spi.$34\state_d[4:0] [4] 2'10 }, Y={ $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [4] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [2] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [0] }
      New connections: { $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [3] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [1] } = { $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [0] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2898:
      Old ports: A=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:188$2897_Y, B=4'0111, Y=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2898_Y
      New ports: A={ $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:188$2897_Y [3] 1'0 }, B=2'01, Y={ $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2898_Y [3] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2898_Y [0] }
      New connections: $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2898_Y [2:1] = { $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2898_Y [0] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2898_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13908:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13923:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$14207:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3878:
      Old ports: A=$auto$wreduce.cc:454:run$24100 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:454:run$24100 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9116:
      Old ports: A=5'10110, B=$flatten\u_app.\u_flash_spi.$33\state_d[4:0], Y=$flatten\u_app.\u_flash_spi.$32\state_d[4:0]
      New ports: A=4'1110, B={ $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [4] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [2] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [0] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [0] }, Y={ $flatten\u_app.\u_flash_spi.$32\state_d[4:0] [4] $flatten\u_app.\u_flash_spi.$32\state_d[4:0] [2:0] }
      New connections: $flatten\u_app.\u_flash_spi.$32\state_d[4:0] [3] = $flatten\u_app.\u_flash_spi.$32\state_d[4:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:186$2899:
      Old ports: A=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2898_Y, B=4'0101, Y=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:186$2899_Y
      New ports: A={ $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2898_Y [3] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2898_Y [0] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2898_Y [0] }, B=3'001, Y={ $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:186$2899_Y [3] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:186$2899_Y [1:0] }
      New connections: $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:186$2899_Y [2] = $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:186$2899_Y [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13965:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13977:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:185$2900:
      Old ports: A=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:186$2899_Y, B=4'1111, Y=\u_app.flash_status
      New ports: A={ $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:186$2899_Y [3] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:186$2899_Y [1:0] }, B=3'111, Y={ \u_app.flash_status [3] \u_app.flash_status [1:0] }
      New connections: \u_app.flash_status [2] = \u_app.flash_status [0]
  Optimizing cells in module \demo.
    New input vector for $reduce_or cell $flatten\u_app.$reduce_or$../hdl/demo/app.v:533$1485: { \u_app.flash_status [3] \u_app.flash_status [1:0] }
    New input vector for $reduce_and cell $flatten\u_app.$reduce_and$../hdl/demo/app.v:258$1331: { \u_app.flash_status [3] \u_app.flash_status [1:0] }
  Optimizing cells in module \demo.
Performed a total of 87 changes.

17.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

17.29.6. Executing OPT_DFF pass (perform DFF optimizations).

17.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

17.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~5 debug messages>

17.29.9. Rerunning OPT passes. (Maybe there is more to do..)

17.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~184 debug messages>

17.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

17.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.29.13. Executing OPT_DFF pass (perform DFF optimizations).

17.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

17.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.29.16. Rerunning OPT passes. (Maybe there is more to do..)

17.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~184 debug messages>

17.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

17.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.29.20. Executing OPT_DFF pass (perform DFF optimizations).

17.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.29.23. Finished OPT passes. (There is nothing left to do.)

17.30. Executing ICE40_WRAPCARRY pass (wrap carries).

17.31. Executing TECHMAP pass (map to technology primitives).

17.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

17.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

17.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $and.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$ee721315a7b0169d82611b9aea01747035b97792\_90_pmux for cells of type $pmux.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using template $paramod$d6eefa73b09c260984bb3ab238c3c05801fa9e82\_90_pmux for cells of type $pmux.
Using template $paramod$8cb56ea4af20bc5206a0050d3126d66b7cc022cc\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$9351575993bc1ded3ef48c9c097ff84ad426822b\_90_pmux for cells of type $pmux.
Using template $paramod$900ee9ce5f792c04191505d792b35e9409e3f142\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$constmap:7d5971b54b461b7add31f91efbc09f607cc6e9eb$paramod$96442f7019a5636b753c86322cd54e9fe701f627\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using template $paramod$ebea5ef670e0e7c1660cff40df64ca6f958ad18d\_90_pmux for cells of type $pmux.
Using template $paramod$79aa992f2eb7f354d4aaf651790713cf239111fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_xnor.
Using template $paramod$72f7795a18b8bd21d2def9f98cbb7d0e4ff65a7f\_90_pmux for cells of type $pmux.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ice40_alu for cells of type $alu.
Using template $paramod$c9511eeb847f2aa95252b1013477609463f67ee0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:d706445b01d30e7e39c300843f011860ca2fe277$paramod$4cab501b307a93c2d80616155318b09503c0bdfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:055ddd148d72874b0eef92b3fb8db7ea91555f2d$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:2c72bde9d95a2c9332409704623f6aa83244f826$paramod$ca62cfdb92da5685ea9fec16e4f8f797c2bd1e14\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:cc753177e9e8bffd8b532faf7c0c91f2b219af97$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:006c8a602c6573ea77dba12a1a2e26f798c1b5c2$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:58cf7e6babd57877aa1d2cbe56a5d5853f8eb1a1$paramod$580d2522be23e58e745a0a8e1a08059c8b2646c4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr'.

17.31.116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5996 debug messages>

17.31.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~5 debug messages>
Removed 0 unused cells and 7 unused wires.
Using template $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1313 debug messages>

17.32. Executing OPT pass (performing simple optimizations).

17.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~14904 debug messages>

17.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~13395 debug messages>
Removed a total of 4465 cells.

17.32.3. Executing OPT_DFF pass (perform DFF optimizations).

17.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 3650 unused cells and 4342 unused wires.
<suppressed ~3651 debug messages>

17.32.5. Finished fast OPT passes.

17.33. Executing ICE40_OPT pass (performing simple optimizations).

17.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24111.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$24111.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24122.slice[0].carry: CO=\u_app.mem_addr_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24125.slice[0].carry: CO=\u_app.wait_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24128.slice[0].carry: CO=\u_app.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24131.slice[0].carry: CO=\u_app.u_flash_spi.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24134.slice[0].carry: CO=\u_app.u_flash_spi.wait_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24137.slice[0].carry: CO=\u_app.u_flash_spi.page_addr_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24140.slice[0].carry: CO=\u_app.u_flash_spi.u_spi.bit_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24143.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24146.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24152.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24155.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24155.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$24155.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24158.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24164.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24167.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24167.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$24167.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24170.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24173.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24176.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24182.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24185.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24188.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24194.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

17.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~100 debug messages>

17.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

17.33.4. Executing OPT_DFF pass (perform DFF optimizations).

17.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 7 unused wires.
<suppressed ~2 debug messages>

17.33.6. Rerunning OPT passes. (Removed registers in this run.)

17.33.7. Running ICE40 specific optimizations.

17.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.33.10. Executing OPT_DFF pass (perform DFF optimizations).

17.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.33.12. Finished OPT passes. (There is nothing left to do.)

17.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

17.35. Executing TECHMAP pass (map to technology primitives).

17.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

17.35.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~663 debug messages>

17.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24122.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24125.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24128.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24131.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24134.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24137.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24140.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24143.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24146.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24152.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24155.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24155.slice[4].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24158.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24164.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24167.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24167.slice[4].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24170.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24173.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24176.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24182.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24185.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24188.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24194.slice[0].carry ($lut).

17.38. Executing ICE40_OPT pass (performing simple optimizations).

17.38.1. Running ICE40 specific optimizations.

17.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~1027 debug messages>

17.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~2004 debug messages>
Removed a total of 668 cells.

17.38.4. Executing OPT_DFF pass (perform DFF optimizations).

17.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 4506 unused wires.
<suppressed ~1 debug messages>

17.38.6. Rerunning OPT passes. (Removed registers in this run.)

17.38.7. Running ICE40 specific optimizations.

17.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.38.10. Executing OPT_DFF pass (perform DFF optimizations).

17.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.38.12. Finished OPT passes. (There is nothing left to do.)

17.39. Executing TECHMAP pass (map to technology primitives).

17.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

17.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

17.40. Executing ABC pass (technology mapping using ABC).

17.40.1. Extracting gate netlist of module `\demo' to `<abc-temp-dir>/input.blif'..
Extracted 7400 gates and 8228 wires to a netlist network with 826 inputs and 641 outputs.

17.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    1161.
ABC: Participating nodes from both networks       =    2616.
ABC: Participating nodes from the first network   =    1162. (  60.62 % of nodes)
ABC: Participating nodes from the second network  =    1454. (  75.85 % of nodes)
ABC: Node pairs (any polarity)                    =    1162. (  60.62 % of names can be moved)
ABC: Node pairs (same polarity)                   =     939. (  48.98 % of names can be moved)
ABC: Total runtime =     0.29 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

17.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1916
ABC RESULTS:        internal signals:     6761
ABC RESULTS:           input signals:      826
ABC RESULTS:          output signals:      641
Removing temp directory.

17.41. Executing ICE40_WRAPCARRY pass (wrap carries).

17.42. Executing TECHMAP pass (map to technology primitives).

17.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

17.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 45 unused cells and 4133 unused wires.

17.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     2049
  1-LUT               21
  2-LUT              365
  3-LUT              625
  4-LUT             1038
  with \SB_CARRY    (#0)  121
  with \SB_CARRY    (#1)  119

Eliminating LUTs.
Number of LUTs:     2049
  1-LUT               21
  2-LUT              365
  3-LUT              625
  4-LUT             1038
  with \SB_CARRY    (#0)  121
  with \SB_CARRY    (#1)  119

Combining LUTs.
Number of LUTs:     2011
  1-LUT               21
  2-LUT              321
  3-LUT              600
  4-LUT             1069
  with \SB_CARRY    (#0)  121
  with \SB_CARRY    (#1)  119

Eliminated 0 LUTs.
Combined 38 LUTs.
<suppressed ~11259 debug messages>

17.44. Executing TECHMAP pass (map to technology primitives).

17.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

17.44.2. Continuing TECHMAP pass.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$c8c6b9a00007e3a273f9d05a5c98cf84f8b5d857\$lut for cells of type $lut.
Using template $paramod$2e47ac28349ade3044e1564c8a47002973d14cd6\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$4719cc33762805c9534b66fe53f18609569e5b92\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$d05a00df220ea127fef11c1f68899a9e79b42304\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$d2e6d37235ab843778c678747f5760d5e87de899\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$80e18b83f75b1a30cd15370a59916886ac2876f4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$82ac4228e04c92c7b8c133bfa256dd480e0cef1d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$52b0f43ae6cb52b5e726dd3244952f6f33bb5f19\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$6382f7860648fdb6f8a8dc690c25a62882cc501b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$8c5b7259c9d9cd17395950154a06a8b3c48fdd5f\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod$5898ae4e52b22eca363a418fa94151158a507d30\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$7f88ae8b0ca78f7b736f446522956805c49fb79f\$lut for cells of type $lut.
Using template $paramod$c4c148354f86d2131dbfed31e2e01cbbb5aefda7\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$7085f55b444bd0266d5d21d4f60b63098384d235\$lut for cells of type $lut.
Using template $paramod$63d2a060f1cbd816f1a27cce8bea91c1b46dfd6d\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$db104968fc9a2b7067021065752a04d3311dfe23\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$8de075b78551be2f87c0462616ee7cb01d276e89\$lut for cells of type $lut.
Using template $paramod$d81e419182194220fe1d6dd96690c56b1648ff58\$lut for cells of type $lut.
Using template $paramod$096a408fd37568b92eea484c5cc9a8e86ab67a87\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$fec5a3e586b1930427fa7af9f5aac7fd41e707a1\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$5ba4649e4c057a12bb76c8ff80331759f09f2ab6\$lut for cells of type $lut.
Using template $paramod$9623e0f0380510818a89bf843cc0ec2e173b151d\$lut for cells of type $lut.
Using template $paramod$e86317a9023eff51a4e4c6c0e944145b111aea45\$lut for cells of type $lut.
Using template $paramod$b82dd4a20dbf0d54061c2335089cd4250464eb8a\$lut for cells of type $lut.
Using template $paramod$b7c08b3e56c034c48622a65b854ff95f0da654e6\$lut for cells of type $lut.
Using template $paramod$da9ccc23e767dba3b48ae5654c03ccb120aa1504\$lut for cells of type $lut.
Using template $paramod$9d5b68c8da3340b77f1f858b0659185c5f0c4481\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$7ffac03cd0abd3a28c1c30cc28dbcbcc23ba7457\$lut for cells of type $lut.
Using template $paramod$ae93f704140d3bfd22c46f899eab0552790ced99\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$175104ad114973f30397e1a69eae08cff730fc58\$lut for cells of type $lut.
Using template $paramod$052ca015f1400ebf950f85d5f181f7a5865c336c\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$780375c9bd4a74671d040f17582de38f90afbb3c\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$5766b753e513aa2393ffc25ef94ebc79dc098484\$lut for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$1cec58bfb33a7a51c359586aade8e947536c006e\$lut for cells of type $lut.
Using template $paramod$93a62495103ad230ce6bb69d9d3b02a71377727e\$lut for cells of type $lut.
Using template $paramod$987693cbecb4a281b23724d472f575ceae2391bd\$lut for cells of type $lut.
Using template $paramod$02fbd2dfd8b419c0d6fd5205680ad063cd40eac8\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod$88403721e7a9195608031e594ab311129d9372ad\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod$4c07181132d053bb43ff2133785b3c80ebe9a283\$lut for cells of type $lut.
Using template $paramod$7db80a93c7c798c00e91ddd3fe6394daec80a6c1\$lut for cells of type $lut.
Using template $paramod$8afe9f9396e222eb1bca50c99e9bab03367fbe83\$lut for cells of type $lut.
Using template $paramod$0d139608564f0776d80fb48559366e967df1277f\$lut for cells of type $lut.
Using template $paramod$fa960b0ced687dd93c15ed8130e27eea044c58f6\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$a9f5a04efe71156d9a1acb777d452a8dd4d379fa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$30234ddca80ec18fbcf4d45d8bd1821aad47e8fd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$c2d2bfc2aa48753687a785c7875fcdf43e1af39b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111100 for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$11781671c6bae59d79685e36100b1ce439cbbaf5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$5037893c2f0202cbda412b45a61ab57b51500aee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$84e836cd1dbe5acfaca2cd5b316abc0209254fcf\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$8daf2963037e23f1e3477c42ad3ed09d09cf2b14\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod$9bb605c35cd1c732ceb4c96c05ba83d26fc0c327\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$303e87d85143e3d3ffafccfc00403e19337f516e\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$7175be614d14889125b95ab0c63846496536dfa8\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$64983db93b60e57e89574e91fe67a6652aaee35a\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$2f99e7dde0142f5eb4336d05fd90a596d3f2e038\$lut for cells of type $lut.
Using template $paramod$7843e8c123bb8acf2cb35298776a29dcf1524827\$lut for cells of type $lut.
Using template $paramod$f65ee35bb015c193ac754df333e0228f2afffa0c\$lut for cells of type $lut.
Using template $paramod$a6321df21188ae06879ed3763bc61803a69586c0\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~5095 debug messages>
Removed 0 unused cells and 4520 unused wires.

17.45. Executing AUTONAME pass.
Renamed 72412 objects in module demo (100 iterations).
<suppressed ~3951 debug messages>

17.46. Executing HIERARCHY pass (managing design hierarchy).

17.46.1. Analyzing design hierarchy..
Top module:  \demo

17.46.2. Analyzing design hierarchy..
Top module:  \demo
Removed 0 unused modules.

17.47. Printing statistics.

=== demo ===

   Number of wires:               1597
   Number of wire bits:           5777
   Number of public wires:        1597
   Number of public wire bits:    5777
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2783
     SB_CARRY                      128
     SB_DFFE                         4
     SB_DFFER                      548
     SB_DFFES                        7
     SB_DFFR                        73
     SB_DFFS                         4
     SB_IO                           3
     SB_LUT4                      2011
     SB_PLL40_CORE                   1
     SB_RAM40_4K                     4

17.48. Executing CHECK pass (checking for obvious problems).
Checking module demo...
Found and reported 0 problems.

18. Executing JSON backend.

End of script. Logfile hash: 4cba3be3d7, CPU: user 12.53s system 0.10s, MEM: 146.36 MB peak
Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 23% 48x opt_expr (3 sec), 13% 27x opt_clean (1 sec), ...
