Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Jan  4 13:56:45 2022
| Host         : HP-CE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-8   Critical Warning  No common period between related clocks         2           
TIMING-16  Warning           Large setup violation                           227         
TIMING-18  Warning           Missing input or output delay                   8           
ULMTCS-1   Warning           Control Sets use limits recommend reduction     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.256     -949.993                    227                19361        0.011        0.000                      0                19361        8.750        0.000                       0                  6859  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_2  {0.000 44.285}     88.571          11.290          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.786        0.000                      0                18647        0.011        0.000                      0                18647        8.750        0.000                       0                  6563  
clk_fpga_2         78.210        0.000                      0                  714        0.055        0.000                      0                  714       43.305        0.000                       0                   296  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_2    clk_fpga_0         -6.256      -93.916                     16                   16        0.061        0.000                      0                   16  
clk_fpga_0    clk_fpga_2         -5.448     -856.078                    211                  211        0.110        0.000                      0                  211  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.786ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.582ns  (logic 1.185ns (15.629%)  route 6.397ns (84.371%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 23.244 - 20.000 ) 
    Source Clock Delay      (SCD):    3.765ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.726     3.765    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X39Y69         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.456     4.221 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=14, routed)          2.189     6.410    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X25Y58         LUT2 (Prop_lut2_I0_O)        0.154     6.564 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/save_init_bram_addr_ld[12]_i_1/O
                         net (fo=14, routed)          1.354     7.918    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.327     8.245 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_4/O
                         net (fo=2, routed)           1.217     9.462    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[11]_3
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.124     9.586 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_2/O
                         net (fo=12, routed)          0.761    10.347    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.124    10.471 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.876    11.348    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X35Y55         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.487    23.244    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X35Y55         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
                         clock pessimism              0.396    23.640    
                         clock uncertainty           -0.302    23.338    
    SLICE_X35Y55         FDRE (Setup_fdre_C_CE)      -0.205    23.133    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]
  -------------------------------------------------------------------
                         required time                         23.133    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                 11.786    

Slack (MET) :             11.786ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.582ns  (logic 1.185ns (15.629%)  route 6.397ns (84.371%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 23.244 - 20.000 ) 
    Source Clock Delay      (SCD):    3.765ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.726     3.765    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X39Y69         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.456     4.221 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=14, routed)          2.189     6.410    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X25Y58         LUT2 (Prop_lut2_I0_O)        0.154     6.564 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/save_init_bram_addr_ld[12]_i_1/O
                         net (fo=14, routed)          1.354     7.918    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.327     8.245 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_4/O
                         net (fo=2, routed)           1.217     9.462    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[11]_3
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.124     9.586 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_2/O
                         net (fo=12, routed)          0.761    10.347    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.124    10.471 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.876    11.348    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X35Y55         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.487    23.244    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X35Y55         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
                         clock pessimism              0.396    23.640    
                         clock uncertainty           -0.302    23.338    
    SLICE_X35Y55         FDRE (Setup_fdre_C_CE)      -0.205    23.133    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]
  -------------------------------------------------------------------
                         required time                         23.133    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                 11.786    

Slack (MET) :             11.786ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.582ns  (logic 1.185ns (15.629%)  route 6.397ns (84.371%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 23.244 - 20.000 ) 
    Source Clock Delay      (SCD):    3.765ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.726     3.765    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X39Y69         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.456     4.221 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=14, routed)          2.189     6.410    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X25Y58         LUT2 (Prop_lut2_I0_O)        0.154     6.564 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/save_init_bram_addr_ld[12]_i_1/O
                         net (fo=14, routed)          1.354     7.918    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.327     8.245 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_4/O
                         net (fo=2, routed)           1.217     9.462    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[11]_3
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.124     9.586 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_2/O
                         net (fo=12, routed)          0.761    10.347    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.124    10.471 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.876    11.348    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X35Y55         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.487    23.244    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X35Y55         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/C
                         clock pessimism              0.396    23.640    
                         clock uncertainty           -0.302    23.338    
    SLICE_X35Y55         FDRE (Setup_fdre_C_CE)      -0.205    23.133    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]
  -------------------------------------------------------------------
                         required time                         23.133    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                 11.786    

Slack (MET) :             11.856ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_unshelve_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.851ns  (logic 0.828ns (10.547%)  route 7.023ns (89.453%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 23.260 - 20.000 ) 
    Source Clock Delay      (SCD):    3.710ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.671     3.710    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X26Y35         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_unshelve_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.456     4.166 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_unshelve_reg[1]/Q
                         net (fo=59, routed)          4.278     8.444    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/p_2_in13_in
    SLICE_X21Y42         LUT3 (Prop_lut3_I0_O)        0.124     8.568 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg[38]_i_5/O
                         net (fo=24, routed)          2.312    10.880    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg[38]_i_5_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.004 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg[13]_i_2/O
                         net (fo=1, routed)           0.433    11.437    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg[13]_i_2_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.561 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    11.561    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/f_muxhot_return[13]
    SLICE_X27Y44         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.502    23.260    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X27Y44         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg_reg[13]/C
                         clock pessimism              0.431    23.690    
                         clock uncertainty           -0.302    23.388    
    SLICE_X27Y44         FDRE (Setup_fdre_C_D)        0.029    23.417    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         23.417    
                         arrival time                         -11.561    
  -------------------------------------------------------------------
                         slack                                 11.856    

Slack (MET) :             11.997ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.607ns  (logic 1.185ns (15.578%)  route 6.422ns (84.422%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 23.244 - 20.000 ) 
    Source Clock Delay      (SCD):    3.765ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.726     3.765    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X39Y69         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.456     4.221 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=14, routed)          2.189     6.410    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X25Y58         LUT2 (Prop_lut2_I0_O)        0.154     6.564 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/save_init_bram_addr_ld[12]_i_1/O
                         net (fo=14, routed)          1.354     7.918    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.327     8.245 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_4/O
                         net (fo=2, routed)           1.217     9.462    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[11]_3
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.124     9.586 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_2/O
                         net (fo=12, routed)          1.662    11.248    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg
    SLICE_X35Y55         LUT6 (Prop_lut6_I3_O)        0.124    11.372 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[8]_i_1/O
                         net (fo=1, routed)           0.000    11.372    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_42
    SLICE_X35Y55         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.487    23.244    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X35Y55         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/C
                         clock pessimism              0.396    23.640    
                         clock uncertainty           -0.302    23.338    
    SLICE_X35Y55         FDRE (Setup_fdre_C_D)        0.031    23.369    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]
  -------------------------------------------------------------------
                         required time                         23.369    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                 11.997    

Slack (MET) :             12.019ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1027]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[185]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 2.527ns (32.477%)  route 5.254ns (67.523%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.337ns = ( 23.337 - 20.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.667     3.706    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aclk
    SLICE_X23Y35         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1027]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.456     4.162 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1027]/Q
                         net (fo=38, routed)          2.909     7.071    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arsize[1]
    SLICE_X36Y45         LUT3 (Prop_lut3_I1_O)        0.154     7.225 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1069]_i_2__0/O
                         net (fo=2, routed)           0.674     7.900    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1069]_i_2__0_n_0
    SLICE_X36Y45         LUT4 (Prop_lut4_I2_O)        0.352     8.252 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1065]_i_2__0/O
                         net (fo=4, routed)           0.748     9.000    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1125]_2
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.361     9.361 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_6__0/O
                         net (fo=1, routed)           0.421     9.782    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_6__0_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.327    10.109 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_5/O
                         net (fo=1, routed)           0.000    10.109    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.656 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[185]_i_1__0/O[2]
                         net (fo=2, routed)           0.501    11.157    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_ar_payld[185]
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.330    11.487 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[185]_i_1/O
                         net (fo=1, routed)           0.000    11.487    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[185]_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[185]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.579    23.337    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X37Y47         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[185]/C
                         clock pessimism              0.397    23.733    
                         clock uncertainty           -0.302    23.431    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.075    23.506    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[185]
  -------------------------------------------------------------------
                         required time                         23.506    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                 12.019    

Slack (MET) :             12.166ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_unshelve_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.407ns  (logic 0.704ns (9.505%)  route 6.703ns (90.495%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 23.261 - 20.000 ) 
    Source Clock Delay      (SCD):    3.710ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.671     3.710    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X26Y35         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_unshelve_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.456     4.166 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_unshelve_reg[1]/Q
                         net (fo=59, routed)          4.278     8.444    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/p_2_in13_in
    SLICE_X21Y42         LUT3 (Prop_lut3_I0_O)        0.124     8.568 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg[38]_i_5/O
                         net (fo=24, routed)          2.425    10.993    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg[38]_i_5_n_0
    SLICE_X18Y46         LUT6 (Prop_lut6_I3_O)        0.124    11.117 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg[40]_i_1/O
                         net (fo=1, routed)           0.000    11.117    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/f_muxhot_return[40]
    SLICE_X18Y46         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.503    23.261    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X18Y46         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg_reg[40]/C
                         clock pessimism              0.296    23.557    
                         clock uncertainty           -0.302    23.255    
    SLICE_X18Y46         FDRE (Setup_fdre_C_D)        0.029    23.284    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         23.284    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                 12.166    

Slack (MET) :             12.178ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1027]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[183]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 2.222ns (29.154%)  route 5.400ns (70.846%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.337ns = ( 23.337 - 20.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.667     3.706    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aclk
    SLICE_X23Y35         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1027]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.456     4.162 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1027]/Q
                         net (fo=38, routed)          2.909     7.071    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arsize[1]
    SLICE_X36Y45         LUT3 (Prop_lut3_I1_O)        0.154     7.225 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1069]_i_2__0/O
                         net (fo=2, routed)           0.674     7.900    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1069]_i_2__0_n_0
    SLICE_X36Y45         LUT4 (Prop_lut4_I2_O)        0.352     8.252 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1065]_i_2__0/O
                         net (fo=4, routed)           0.748     9.000    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1125]_2
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.361     9.361 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_6__0/O
                         net (fo=1, routed)           0.421     9.782    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_6__0_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.327    10.109 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_5/O
                         net (fo=1, routed)           0.000    10.109    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.356 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[185]_i_1__0/O[0]
                         net (fo=2, routed)           0.647    11.003    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_ar_payld[183]
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.325    11.328 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[183]_i_1/O
                         net (fo=1, routed)           0.000    11.328    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[183]_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.579    23.337    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X37Y47         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[183]/C
                         clock pessimism              0.397    23.733    
                         clock uncertainty           -0.302    23.431    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.075    23.506    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[183]
  -------------------------------------------------------------------
                         required time                         23.506    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                 12.178    

Slack (MET) :             12.211ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1027]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[184]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 2.377ns (31.503%)  route 5.168ns (68.497%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.337ns = ( 23.337 - 20.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.667     3.706    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aclk
    SLICE_X23Y35         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1027]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.456     4.162 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1027]/Q
                         net (fo=38, routed)          2.909     7.071    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arsize[1]
    SLICE_X36Y45         LUT3 (Prop_lut3_I1_O)        0.154     7.225 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1069]_i_2__0/O
                         net (fo=2, routed)           0.674     7.900    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1069]_i_2__0_n_0
    SLICE_X36Y45         LUT4 (Prop_lut4_I2_O)        0.352     8.252 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1065]_i_2__0/O
                         net (fo=4, routed)           0.748     9.000    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1125]_2
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.361     9.361 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_6__0/O
                         net (fo=1, routed)           0.421     9.782    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_6__0_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.327    10.109 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_5/O
                         net (fo=1, routed)           0.000    10.109    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.533 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[185]_i_1__0/O[1]
                         net (fo=2, routed)           0.415    10.949    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_ar_payld[184]
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.303    11.252 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[184]_i_1/O
                         net (fo=1, routed)           0.000    11.252    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[184]_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[184]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.579    23.337    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X37Y47         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[184]/C
                         clock pessimism              0.397    23.733    
                         clock uncertainty           -0.302    23.431    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.031    23.462    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[184]
  -------------------------------------------------------------------
                         required time                         23.462    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                 12.211    

Slack (MET) :             12.255ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_araddr_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 0.608ns (9.134%)  route 6.048ns (90.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.315ns = ( 23.315 - 20.000 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.733     3.772    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X39Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456     4.228 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          3.204     7.432    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X22Y71         LUT1 (Prop_lut1_I0_O)        0.152     7.584 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=106, routed)         2.844    10.429    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X38Y62         FDSE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_araddr_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.558    23.315    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y62         FDSE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                         clock pessimism              0.396    23.711    
                         clock uncertainty           -0.302    23.409    
    SLICE_X38Y62         FDSE (Setup_fdse_C_S)       -0.726    22.683    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_araddr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.683    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                 12.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.973%)  route 0.257ns (61.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.569     1.399    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X10Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.563 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[77]/Q
                         net (fo=1, routed)           0.257     1.820    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X10Y54         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.831     1.779    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X10Y54         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.118     1.661    
    SLICE_X10Y54         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.808    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.765%)  route 0.159ns (43.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.550     1.380    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y67         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDRE (Prop_fdre_C_Q)         0.164     1.544 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=1, routed)           0.159     1.703    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[17]
    SLICE_X22Y67         LUT4 (Prop_lut4_I1_O)        0.045     1.748 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     1.748    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X22Y67         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.817     1.765    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y67         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism             -0.123     1.642    
    SLICE_X22Y67         FDRE (Hold_fdre_C_D)         0.091     1.733    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i_reg[1045]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.453%)  route 0.216ns (60.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.547     1.377    design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/aclk
    SLICE_X21Y70         FDRE                                         r  design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i_reg[1045]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y70         FDRE (Prop_fdre_C_Q)         0.141     1.518 r  design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i_reg[1045]/Q
                         net (fo=2, routed)           0.216     1.734    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_wdata[20]
    SLICE_X22Y72         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.812     1.760    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y72         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
                         clock pessimism             -0.123     1.637    
    SLICE_X22Y72         FDRE (Hold_fdre_C_D)         0.070     1.707    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.785%)  route 0.270ns (62.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.569     1.399    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X10Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.563 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[102]/Q
                         net (fo=1, routed)           0.270     1.833    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIC0
    SLICE_X12Y55         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.831     1.779    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X12Y55         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC/CLK
                         clock pessimism             -0.118     1.661    
    SLICE_X12Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.805    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i_reg[1056]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.746%)  route 0.169ns (53.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.544     1.374    design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/aclk
    SLICE_X20Y73         FDRE                                         r  design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i_reg[1056]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y73         FDRE (Prop_fdre_C_Q)         0.148     1.522 r  design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i_reg[1056]/Q
                         net (fo=2, routed)           0.169     1.691    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_wdata[31]
    SLICE_X22Y73         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.810     1.758    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y73         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                         clock pessimism             -0.123     1.635    
    SLICE_X22Y73         FDRE (Hold_fdre_C_D)         0.025     1.660    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1034]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[9].bram_wrdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.198%)  route 0.219ns (60.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.557     1.387    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X18Y61         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1034]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.141     1.528 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1034]/Q
                         net (fo=1, routed)           0.219     1.747    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wdata[9]
    SLICE_X24Y61         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[9].bram_wrdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.823     1.771    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X24Y61         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[9].bram_wrdata_int_reg[9]/C
                         clock pessimism             -0.123     1.648    
    SLICE_X24Y61         FDRE (Hold_fdre_C_D)         0.064     1.712    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[9].bram_wrdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.324%)  route 0.206ns (55.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.562     1.392    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X24Y45         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45         FDRE (Prop_fdre_C_Q)         0.164     1.556 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[26]/Q
                         net (fo=2, routed)           0.206     1.762    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_i[0]_2[26]
    SLICE_X21Y46         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.832     1.780    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X21Y46         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][26]/C
                         clock pessimism             -0.123     1.657    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.070     1.727    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][26]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.588     1.418    design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y56         FDRE                                         r  design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=48, routed)          0.218     1.777    design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X42Y56         RAMD32                                       r  design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.858     1.806    design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X42Y56         RAMD32                                       r  design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.375     1.431    
    SLICE_X42Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.741    design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.588     1.418    design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y56         FDRE                                         r  design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=48, routed)          0.218     1.777    design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X42Y56         RAMD32                                       r  design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.858     1.806    design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X42Y56         RAMD32                                       r  design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.375     1.431    
    SLICE_X42Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.741    design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.588     1.418    design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y56         FDRE                                         r  design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=48, routed)          0.218     1.777    design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X42Y56         RAMD32                                       r  design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.858     1.806    design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X42Y56         RAMD32                                       r  design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.375     1.431    
    SLICE_X42Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.741    design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y11    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y13    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y12    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X16Y75    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X38Y62    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X38Y62    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y62    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X16Y73    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       78.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       43.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.210ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 3.154ns (35.853%)  route 5.643ns (64.147%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 91.681 - 88.571 ) 
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.660     3.550    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X28Y53         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.518     4.068 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/Q
                         net (fo=8, routed)           0.854     4.922    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]
    SLICE_X29Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.502 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.730 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.730    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_8_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.844 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.844    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.958 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.072 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.072    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.406 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_5/O[1]
                         net (fo=4, routed)           1.730     8.136    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt0[26]
    SLICE_X26Y53         LUT2 (Prop_lut2_I1_O)        0.303     8.439 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     8.439    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_4_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.975 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2/CO[2]
                         net (fo=3, routed)           1.203    10.177    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.313    10.490 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr[23]_i_1/O
                         net (fo=16, routed)          1.857    12.347    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_0
    SLICE_X24Y59         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.480    91.681    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X24Y59         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[8]/C
                         clock pessimism              0.373    92.055    
                         clock uncertainty           -1.329    90.726    
    SLICE_X24Y59         FDCE (Setup_fdce_C_CE)      -0.169    90.557    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[8]
  -------------------------------------------------------------------
                         required time                         90.557    
                         arrival time                         -12.347    
  -------------------------------------------------------------------
                         slack                                 78.210    

Slack (MET) :             78.210ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 3.154ns (35.853%)  route 5.643ns (64.147%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 91.681 - 88.571 ) 
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.660     3.550    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X28Y53         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.518     4.068 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/Q
                         net (fo=8, routed)           0.854     4.922    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]
    SLICE_X29Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.502 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.730 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.730    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_8_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.844 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.844    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.958 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.072 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.072    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.406 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_5/O[1]
                         net (fo=4, routed)           1.730     8.136    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt0[26]
    SLICE_X26Y53         LUT2 (Prop_lut2_I1_O)        0.303     8.439 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     8.439    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_4_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.975 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2/CO[2]
                         net (fo=3, routed)           1.203    10.177    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.313    10.490 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr[23]_i_1/O
                         net (fo=16, routed)          1.857    12.347    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_0
    SLICE_X24Y59         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.480    91.681    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X24Y59         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[9]/C
                         clock pessimism              0.373    92.055    
                         clock uncertainty           -1.329    90.726    
    SLICE_X24Y59         FDCE (Setup_fdce_C_CE)      -0.169    90.557    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[9]
  -------------------------------------------------------------------
                         required time                         90.557    
                         arrival time                         -12.347    
  -------------------------------------------------------------------
                         slack                                 78.210    

Slack (MET) :             78.283ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 3.154ns (36.294%)  route 5.536ns (63.706%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 91.683 - 88.571 ) 
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.660     3.550    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X28Y53         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.518     4.068 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/Q
                         net (fo=8, routed)           0.854     4.922    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]
    SLICE_X29Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.502 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.730 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.730    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_8_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.844 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.844    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.958 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.072 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.072    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.406 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_5/O[1]
                         net (fo=4, routed)           1.730     8.136    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt0[26]
    SLICE_X26Y53         LUT2 (Prop_lut2_I1_O)        0.303     8.439 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     8.439    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_4_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.975 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2/CO[2]
                         net (fo=3, routed)           1.203    10.177    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.313    10.490 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr[23]_i_1/O
                         net (fo=16, routed)          1.750    12.240    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_0
    SLICE_X25Y56         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.482    91.683    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X25Y56         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[12]/C
                         clock pessimism              0.373    92.057    
                         clock uncertainty           -1.329    90.728    
    SLICE_X25Y56         FDCE (Setup_fdce_C_CE)      -0.205    90.523    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[12]
  -------------------------------------------------------------------
                         required time                         90.523    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                 78.283    

Slack (MET) :             78.283ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 3.154ns (36.294%)  route 5.536ns (63.706%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 91.683 - 88.571 ) 
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.660     3.550    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X28Y53         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.518     4.068 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/Q
                         net (fo=8, routed)           0.854     4.922    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]
    SLICE_X29Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.502 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.730 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.730    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_8_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.844 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.844    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.958 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.072 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.072    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.406 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_5/O[1]
                         net (fo=4, routed)           1.730     8.136    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt0[26]
    SLICE_X26Y53         LUT2 (Prop_lut2_I1_O)        0.303     8.439 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     8.439    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_4_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.975 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2/CO[2]
                         net (fo=3, routed)           1.203    10.177    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.313    10.490 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr[23]_i_1/O
                         net (fo=16, routed)          1.750    12.240    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_0
    SLICE_X25Y56         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.482    91.683    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X25Y56         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[13]/C
                         clock pessimism              0.373    92.057    
                         clock uncertainty           -1.329    90.728    
    SLICE_X25Y56         FDCE (Setup_fdce_C_CE)      -0.205    90.523    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[13]
  -------------------------------------------------------------------
                         required time                         90.523    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                 78.283    

Slack (MET) :             78.283ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 3.154ns (36.294%)  route 5.536ns (63.706%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 91.683 - 88.571 ) 
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.660     3.550    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X28Y53         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.518     4.068 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/Q
                         net (fo=8, routed)           0.854     4.922    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]
    SLICE_X29Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.502 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.730 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.730    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_8_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.844 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.844    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.958 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.072 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.072    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.406 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_5/O[1]
                         net (fo=4, routed)           1.730     8.136    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt0[26]
    SLICE_X26Y53         LUT2 (Prop_lut2_I1_O)        0.303     8.439 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     8.439    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_4_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.975 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2/CO[2]
                         net (fo=3, routed)           1.203    10.177    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.313    10.490 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr[23]_i_1/O
                         net (fo=16, routed)          1.750    12.240    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_0
    SLICE_X25Y56         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.482    91.683    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X25Y56         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[18]/C
                         clock pessimism              0.373    92.057    
                         clock uncertainty           -1.329    90.728    
    SLICE_X25Y56         FDCE (Setup_fdce_C_CE)      -0.205    90.523    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[18]
  -------------------------------------------------------------------
                         required time                         90.523    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                 78.283    

Slack (MET) :             78.283ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 3.154ns (36.294%)  route 5.536ns (63.706%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 91.683 - 88.571 ) 
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.660     3.550    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X28Y53         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.518     4.068 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/Q
                         net (fo=8, routed)           0.854     4.922    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]
    SLICE_X29Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.502 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.730 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.730    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_8_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.844 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.844    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.958 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.072 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.072    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.406 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_5/O[1]
                         net (fo=4, routed)           1.730     8.136    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt0[26]
    SLICE_X26Y53         LUT2 (Prop_lut2_I1_O)        0.303     8.439 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     8.439    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_4_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.975 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2/CO[2]
                         net (fo=3, routed)           1.203    10.177    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.313    10.490 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr[23]_i_1/O
                         net (fo=16, routed)          1.750    12.240    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_0
    SLICE_X25Y56         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.482    91.683    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X25Y56         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[19]/C
                         clock pessimism              0.373    92.057    
                         clock uncertainty           -1.329    90.728    
    SLICE_X25Y56         FDCE (Setup_fdce_C_CE)      -0.205    90.523    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[19]
  -------------------------------------------------------------------
                         required time                         90.523    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                 78.283    

Slack (MET) :             78.283ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 3.154ns (36.294%)  route 5.536ns (63.706%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 91.683 - 88.571 ) 
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.660     3.550    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X28Y53         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.518     4.068 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/Q
                         net (fo=8, routed)           0.854     4.922    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]
    SLICE_X29Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.502 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.730 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.730    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_8_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.844 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.844    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.958 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.072 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.072    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.406 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_5/O[1]
                         net (fo=4, routed)           1.730     8.136    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt0[26]
    SLICE_X26Y53         LUT2 (Prop_lut2_I1_O)        0.303     8.439 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     8.439    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_4_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.975 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2/CO[2]
                         net (fo=3, routed)           1.203    10.177    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.313    10.490 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr[23]_i_1/O
                         net (fo=16, routed)          1.750    12.240    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_0
    SLICE_X25Y56         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.482    91.683    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X25Y56         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[20]/C
                         clock pessimism              0.373    92.057    
                         clock uncertainty           -1.329    90.728    
    SLICE_X25Y56         FDCE (Setup_fdce_C_CE)      -0.205    90.523    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[20]
  -------------------------------------------------------------------
                         required time                         90.523    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                 78.283    

Slack (MET) :             78.283ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 3.154ns (36.294%)  route 5.536ns (63.706%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 91.683 - 88.571 ) 
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.660     3.550    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X28Y53         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.518     4.068 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/Q
                         net (fo=8, routed)           0.854     4.922    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]
    SLICE_X29Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.502 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.730 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.730    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_8_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.844 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.844    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.958 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.072 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.072    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.406 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_5/O[1]
                         net (fo=4, routed)           1.730     8.136    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt0[26]
    SLICE_X26Y53         LUT2 (Prop_lut2_I1_O)        0.303     8.439 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     8.439    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_4_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.975 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2/CO[2]
                         net (fo=3, routed)           1.203    10.177    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.313    10.490 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr[23]_i_1/O
                         net (fo=16, routed)          1.750    12.240    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_0
    SLICE_X25Y56         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.482    91.683    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X25Y56         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[21]/C
                         clock pessimism              0.373    92.057    
                         clock uncertainty           -1.329    90.728    
    SLICE_X25Y56         FDCE (Setup_fdce_C_CE)      -0.205    90.523    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[21]
  -------------------------------------------------------------------
                         required time                         90.523    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                 78.283    

Slack (MET) :             78.317ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 3.154ns (36.441%)  route 5.501ns (63.559%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 91.682 - 88.571 ) 
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.660     3.550    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X28Y53         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.518     4.068 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/Q
                         net (fo=8, routed)           0.854     4.922    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]
    SLICE_X29Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.502 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.730 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.730    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_8_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.844 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.844    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.958 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.072 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.072    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.406 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_5/O[1]
                         net (fo=4, routed)           1.730     8.136    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt0[26]
    SLICE_X26Y53         LUT2 (Prop_lut2_I1_O)        0.303     8.439 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     8.439    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_4_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.975 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2/CO[2]
                         net (fo=3, routed)           1.203    10.177    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.313    10.490 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr[23]_i_1/O
                         net (fo=16, routed)          1.714    12.205    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_0
    SLICE_X25Y57         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.481    91.682    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X25Y57         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[10]/C
                         clock pessimism              0.373    92.056    
                         clock uncertainty           -1.329    90.727    
    SLICE_X25Y57         FDCE (Setup_fdce_C_CE)      -0.205    90.522    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[10]
  -------------------------------------------------------------------
                         required time                         90.522    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                 78.317    

Slack (MET) :             78.317ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 3.154ns (36.441%)  route 5.501ns (63.559%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 91.682 - 88.571 ) 
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.660     3.550    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X28Y53         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.518     4.068 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]/Q
                         net (fo=8, routed)           0.854     4.922    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[0]
    SLICE_X29Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.502 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.730 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.730    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_8_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.844 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.844    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.958 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.072 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.072    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.406 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_5/O[1]
                         net (fo=4, routed)           1.730     8.136    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt0[26]
    SLICE_X26Y53         LUT2 (Prop_lut2_I1_O)        0.303     8.439 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     8.439    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_4_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.975 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2/CO[2]
                         net (fo=3, routed)           1.203    10.177    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.313    10.490 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr[23]_i_1/O
                         net (fo=16, routed)          1.714    12.205    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_0
    SLICE_X25Y57         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.481    91.682    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X25Y57         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[11]/C
                         clock pessimism              0.373    92.056    
                         clock uncertainty           -1.329    90.727    
    SLICE_X25Y57         FDCE (Setup_fdce_C_CE)      -0.205    90.522    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[11]
  -------------------------------------------------------------------
                         required time                         90.522    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                 78.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.352%)  route 0.228ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.557     1.323    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X30Y60         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.148     1.471 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[27]/Q
                         net (fo=1, routed)           0.228     1.699    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[11]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.870     1.745    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.342     1.403    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.242     1.645    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.124%)  route 0.230ns (60.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.557     1.323    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X30Y60         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.148     1.471 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[31]/Q
                         net (fo=1, routed)           0.230     1.702    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[15]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.870     1.745    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.342     1.403    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.243     1.646    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.615%)  route 0.245ns (62.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.558     1.324    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X30Y59         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_fdre_C_Q)         0.148     1.472 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[24]/Q
                         net (fo=1, routed)           0.245     1.718    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.870     1.745    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.342     1.403    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.243     1.646    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.552%)  route 0.246ns (62.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.558     1.324    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X30Y59         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_fdre_C_Q)         0.148     1.472 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[26]/Q
                         net (fo=1, routed)           0.246     1.718    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[10]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.870     1.745    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.342     1.403    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.242     1.645    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.105%)  route 0.271ns (67.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.557     1.323    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X31Y60         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.128     1.451 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[2]/Q
                         net (fo=1, routed)           0.271     1.722    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.871     1.746    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.342     1.404    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.242     1.646    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (32.011%)  route 0.272ns (67.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.557     1.323    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X31Y60         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.128     1.451 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[8]/Q
                         net (fo=1, routed)           0.272     1.723    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.871     1.746    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.342     1.404    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.243     1.647    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.370%)  route 0.300ns (64.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.558     1.324    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X30Y59         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_fdre_C_Q)         0.164     1.488 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[22]/Q
                         net (fo=1, routed)           0.300     1.788    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[6]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.870     1.745    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.342     1.403    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     1.699    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.225%)  route 0.302ns (64.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.557     1.323    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X30Y60         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.164     1.487 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[21]/Q
                         net (fo=1, routed)           0.302     1.789    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.870     1.745    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.342     1.403    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296     1.699    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.148ns (35.615%)  route 0.268ns (64.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.558     1.324    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X30Y59         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_fdre_C_Q)         0.148     1.472 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[6]/Q
                         net (fo=1, routed)           0.268     1.740    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[6]
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.871     1.746    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.342     1.404    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.243     1.647    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.999%)  route 0.305ns (65.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.558     1.324    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X30Y59         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_fdre_C_Q)         0.164     1.488 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[20]/Q
                         net (fo=1, routed)           0.305     1.793    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[4]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.870     1.745    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.342     1.403    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     1.699    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 44.285 }
Period(ns):         88.571
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         88.571      85.995     RAMB36_X2Y11    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         88.571      85.995     RAMB36_X1Y11    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         88.571      85.995     RAMB36_X1Y13    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         88.571      85.995     RAMB36_X1Y12    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         88.571      86.416     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         88.571      87.571     SLICE_X23Y52    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         88.571      87.571     SLICE_X23Y54    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         88.571      87.571     SLICE_X23Y56    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         88.571      87.571     SLICE_X25Y51    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         88.571      87.571     SLICE_X23Y56    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         44.285      43.306     SLICE_X34Y51    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         44.285      43.305     SLICE_X34Y51    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         44.285      43.306     SLICE_X20Y58    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         44.285      43.306     SLICE_X20Y58    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         44.285      43.785     SLICE_X23Y52    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         44.285      43.786     SLICE_X23Y52    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         44.285      43.785     SLICE_X23Y54    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         44.285      43.785     SLICE_X23Y54    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         44.285      43.785     SLICE_X23Y56    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         44.285      43.785     SLICE_X23Y56    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         44.286      43.306     SLICE_X34Y51    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         44.285      43.306     SLICE_X34Y51    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         44.286      43.306     SLICE_X20Y58    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         44.285      43.306     SLICE_X20Y58    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         44.286      43.786     SLICE_X23Y52    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         44.285      43.786     SLICE_X23Y52    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         44.285      43.786     SLICE_X23Y54    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         44.286      43.786     SLICE_X23Y54    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         44.285      43.786     SLICE_X23Y56    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         44.286      43.786     SLICE_X23Y56    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_0

Setup :           16  Failing Endpoints,  Worst Slack       -6.256ns,  Total Violation      -93.916ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.256ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.672ns  (logic 0.580ns (12.415%)  route 4.092ns (87.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 623.240 - 620.000 ) 
    Source Clock Delay      (SCD):    3.546ns = ( 623.543 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.656   623.543    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X23Y52         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456   623.999 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[8]/Q
                         net (fo=3, routed)           4.092   628.090    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[6]
    SLICE_X24Y51         LUT6 (Prop_lut6_I0_O)        0.124   628.214 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000   628.214    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X24Y51         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.483   623.240    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y51         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000   623.240    
                         clock uncertainty           -1.362   621.878    
    SLICE_X24Y51         FDRE (Setup_fdre_C_D)        0.081   621.959    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                        621.959    
                         arrival time                        -628.214    
  -------------------------------------------------------------------
                         slack                                 -6.256    

Slack (VIOLATED) :        -5.948ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.361ns  (logic 0.580ns (13.299%)  route 3.781ns (86.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 623.239 - 620.000 ) 
    Source Clock Delay      (SCD):    3.546ns = ( 623.543 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.656   623.543    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X23Y52         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456   623.999 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/Q
                         net (fo=3, routed)           3.781   627.780    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[8]
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.124   627.904 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000   627.904    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X24Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.482   623.239    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000   623.239    
                         clock uncertainty           -1.362   621.877    
    SLICE_X24Y53         FDRE (Setup_fdre_C_D)        0.079   621.956    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                        621.956    
                         arrival time                        -627.904    
  -------------------------------------------------------------------
                         slack                                 -5.948    

Slack (VIOLATED) :        -5.935ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.351ns  (logic 0.580ns (13.329%)  route 3.771ns (86.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 623.239 - 620.000 ) 
    Source Clock Delay      (SCD):    3.545ns = ( 623.542 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.655   623.542    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X23Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDRE (Prop_fdre_C_Q)         0.456   623.998 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[16]/Q
                         net (fo=1, routed)           3.771   627.769    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[14]
    SLICE_X24Y56         LUT6 (Prop_lut6_I0_O)        0.124   627.893 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000   627.893    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X24Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.482   623.239    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000   623.239    
                         clock uncertainty           -1.362   621.877    
    SLICE_X24Y56         FDRE (Setup_fdre_C_D)        0.081   621.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                        621.958    
                         arrival time                        -627.893    
  -------------------------------------------------------------------
                         slack                                 -5.935    

Slack (VIOLATED) :        -5.927ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.340ns  (logic 0.580ns (13.365%)  route 3.760ns (86.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 623.238 - 620.000 ) 
    Source Clock Delay      (SCD):    3.545ns = ( 623.542 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.655   623.542    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X23Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDRE (Prop_fdre_C_Q)         0.456   623.998 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[14]/Q
                         net (fo=1, routed)           3.760   627.757    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[12]
    SLICE_X24Y57         LUT6 (Prop_lut6_I0_O)        0.124   627.881 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000   627.881    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X24Y57         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.481   623.238    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y57         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000   623.238    
                         clock uncertainty           -1.362   621.876    
    SLICE_X24Y57         FDRE (Setup_fdre_C_D)        0.079   621.955    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                        621.955    
                         arrival time                        -627.881    
  -------------------------------------------------------------------
                         slack                                 -5.927    

Slack (VIOLATED) :        -5.905ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.271ns  (logic 0.642ns (15.030%)  route 3.629ns (84.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 623.239 - 620.000 ) 
    Source Clock Delay      (SCD):    3.545ns = ( 623.542 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.655   623.542    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X24Y55         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y55         FDRE (Prop_fdre_C_Q)         0.518   624.060 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[15]/Q
                         net (fo=1, routed)           3.629   627.689    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[13]
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.124   627.813 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000   627.813    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X25Y54         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.482   623.239    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y54         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000   623.239    
                         clock uncertainty           -1.362   621.877    
    SLICE_X25Y54         FDRE (Setup_fdre_C_D)        0.031   621.908    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                        621.908    
                         arrival time                        -627.813    
  -------------------------------------------------------------------
                         slack                                 -5.905    

Slack (VIOLATED) :        -5.882ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.297ns  (logic 0.580ns (13.498%)  route 3.717ns (86.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 623.239 - 620.000 ) 
    Source Clock Delay      (SCD):    3.544ns = ( 623.541 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.654   623.541    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X23Y57         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y57         FDRE (Prop_fdre_C_Q)         0.456   623.997 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[17]/Q
                         net (fo=1, routed)           3.717   627.713    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[15]
    SLICE_X24Y56         LUT6 (Prop_lut6_I1_O)        0.124   627.837 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000   627.837    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X24Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.482   623.239    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000   623.239    
                         clock uncertainty           -1.362   621.877    
    SLICE_X24Y56         FDRE (Setup_fdre_C_D)        0.079   621.956    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                        621.956    
                         arrival time                        -627.837    
  -------------------------------------------------------------------
                         slack                                 -5.882    

Slack (VIOLATED) :        -5.879ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.245ns  (logic 0.773ns (18.209%)  route 3.472ns (81.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 623.240 - 620.000 ) 
    Source Clock Delay      (SCD):    3.546ns = ( 623.543 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.656   623.543    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X24Y52         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y52         FDRE (Prop_fdre_C_Q)         0.478   624.021 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[7]/Q
                         net (fo=3, routed)           3.472   627.493    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[5]
    SLICE_X25Y52         LUT6 (Prop_lut6_I1_O)        0.295   627.788 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000   627.788    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X25Y52         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.483   623.240    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y52         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000   623.240    
                         clock uncertainty           -1.362   621.878    
    SLICE_X25Y52         FDRE (Setup_fdre_C_D)        0.031   621.909    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                        621.909    
                         arrival time                        -627.788    
  -------------------------------------------------------------------
                         slack                                 -5.879    

Slack (VIOLATED) :        -5.876ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.287ns  (logic 0.580ns (13.530%)  route 3.707ns (86.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 623.238 - 620.000 ) 
    Source Clock Delay      (SCD):    3.545ns = ( 623.542 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.655   623.542    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X22Y54         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.456   623.998 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[2]_replica/Q
                         net (fo=1, routed)           3.707   627.704    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[0]_repN
    SLICE_X24Y57         LUT6 (Prop_lut6_I1_O)        0.124   627.828 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000   627.828    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X24Y57         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.481   623.238    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y57         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000   623.238    
                         clock uncertainty           -1.362   621.876    
    SLICE_X24Y57         FDRE (Setup_fdre_C_D)        0.077   621.953    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                        621.953    
                         arrival time                        -627.828    
  -------------------------------------------------------------------
                         slack                                 -5.876    

Slack (VIOLATED) :        -5.851ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.217ns  (logic 0.580ns (13.755%)  route 3.637ns (86.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 623.239 - 620.000 ) 
    Source Clock Delay      (SCD):    3.545ns = ( 623.542 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.655   623.542    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X23Y54         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456   623.998 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/Q
                         net (fo=3, routed)           3.637   627.634    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[9]
    SLICE_X25Y54         LUT6 (Prop_lut6_I0_O)        0.124   627.758 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000   627.758    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X25Y54         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.482   623.239    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y54         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000   623.239    
                         clock uncertainty           -1.362   621.877    
    SLICE_X25Y54         FDRE (Setup_fdre_C_D)        0.031   621.908    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                        621.908    
                         arrival time                        -627.758    
  -------------------------------------------------------------------
                         slack                                 -5.851    

Slack (VIOLATED) :        -5.841ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.257ns  (logic 0.580ns (13.625%)  route 3.677ns (86.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 623.239 - 620.000 ) 
    Source Clock Delay      (SCD):    3.545ns = ( 623.542 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.655   623.542    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X23Y54         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456   623.998 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[5]/Q
                         net (fo=3, routed)           3.677   627.674    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[3]
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.124   627.799 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000   627.799    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X24Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.482   623.239    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000   623.239    
                         clock uncertainty           -1.362   621.877    
    SLICE_X24Y53         FDRE (Setup_fdre_C_D)        0.081   621.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                        621.958    
                         arrival time                        -627.799    
  -------------------------------------------------------------------
                         slack                                 -5.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.209ns (10.481%)  route 1.785ns (89.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.556     1.322    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X24Y55         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y55         FDRE (Prop_fdre_C_Q)         0.164     1.486 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[14]/Q
                         net (fo=1, routed)           1.785     3.271    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[12]
    SLICE_X24Y57         LUT6 (Prop_lut6_I1_O)        0.045     3.316 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     3.316    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X24Y57         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.824     1.772    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y57         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000     1.772    
                         clock uncertainty            1.362     3.135    
    SLICE_X24Y57         FDRE (Hold_fdre_C_D)         0.121     3.256    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.256    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.186ns (9.448%)  route 1.783ns (90.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.557     1.323    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X25Y51         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_fdre_C_Q)         0.141     1.464 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[13]/Q
                         net (fo=1, routed)           1.783     3.247    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[11]
    SLICE_X25Y52         LUT6 (Prop_lut6_I0_O)        0.045     3.292 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     3.292    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X25Y52         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.826     1.774    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y52         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000     1.774    
                         clock uncertainty            1.362     3.137    
    SLICE_X25Y52         FDRE (Hold_fdre_C_D)         0.092     3.229    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.246ns (12.449%)  route 1.730ns (87.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.557     1.323    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X24Y52         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y52         FDRE (Prop_fdre_C_Q)         0.148     1.471 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[3]/Q
                         net (fo=3, routed)           1.730     3.201    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[1]
    SLICE_X25Y52         LUT6 (Prop_lut6_I1_O)        0.098     3.299 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     3.299    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X25Y52         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.826     1.774    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y52         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     1.774    
                         clock uncertainty            1.362     3.137    
    SLICE_X25Y52         FDRE (Hold_fdre_C_D)         0.091     3.228    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           3.299    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.246ns (12.443%)  route 1.731ns (87.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.557     1.323    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X24Y52         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y52         FDRE (Prop_fdre_C_Q)         0.148     1.471 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[7]/Q
                         net (fo=3, routed)           1.731     3.202    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[5]
    SLICE_X25Y52         LUT6 (Prop_lut6_I1_O)        0.098     3.300 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     3.300    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X25Y52         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.826     1.774    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y52         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000     1.774    
                         clock uncertainty            1.362     3.137    
    SLICE_X25Y52         FDRE (Hold_fdre_C_D)         0.092     3.229    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.186ns (9.252%)  route 1.824ns (90.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.555     1.321    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X23Y57         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y57         FDRE (Prop_fdre_C_Q)         0.141     1.462 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[4]/Q
                         net (fo=3, routed)           1.824     3.287    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[2]
    SLICE_X24Y56         LUT6 (Prop_lut6_I1_O)        0.045     3.332 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     3.332    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X24Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.825     1.773    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.773    
                         clock uncertainty            1.362     3.136    
    SLICE_X24Y56         FDRE (Hold_fdre_C_D)         0.120     3.256    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.256    
                         arrival time                           3.332    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.186ns (9.381%)  route 1.797ns (90.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.556     1.322    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X23Y54         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     1.463 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/Q
                         net (fo=3, routed)           1.797     3.260    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[9]
    SLICE_X25Y54         LUT6 (Prop_lut6_I0_O)        0.045     3.305 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     3.305    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X25Y54         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.825     1.773    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y54         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000     1.773    
                         clock uncertainty            1.362     3.136    
    SLICE_X25Y54         FDRE (Hold_fdre_C_D)         0.092     3.228    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.209ns (10.383%)  route 1.804ns (89.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.556     1.322    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X24Y55         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y55         FDRE (Prop_fdre_C_Q)         0.164     1.486 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[5]/Q
                         net (fo=3, routed)           1.804     3.290    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[3]
    SLICE_X24Y53         LUT6 (Prop_lut6_I1_O)        0.045     3.335 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X24Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.825     1.773    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.773    
                         clock uncertainty            1.362     3.136    
    SLICE_X24Y53         FDRE (Hold_fdre_C_D)         0.121     3.257    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.186ns (9.238%)  route 1.827ns (90.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.557     1.323    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X23Y51         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.141     1.464 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[8]/Q
                         net (fo=3, routed)           1.827     3.292    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[6]
    SLICE_X24Y51         LUT6 (Prop_lut6_I1_O)        0.045     3.337 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     3.337    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X24Y51         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.826     1.774    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y51         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     1.774    
                         clock uncertainty            1.362     3.137    
    SLICE_X24Y51         FDRE (Hold_fdre_C_D)         0.121     3.258    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           3.337    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.186ns (9.225%)  route 1.830ns (90.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.557     1.323    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X23Y51         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.141     1.464 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[9]/Q
                         net (fo=3, routed)           1.830     3.295    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[7]
    SLICE_X24Y51         LUT6 (Prop_lut6_I1_O)        0.045     3.340 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     3.340    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X24Y51         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.826     1.774    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y51         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     1.774    
                         clock uncertainty            1.362     3.137    
    SLICE_X24Y51         FDRE (Hold_fdre_C_D)         0.121     3.258    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           3.340    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.186ns (9.202%)  route 1.835ns (90.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.557     1.323    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X23Y52         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141     1.464 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/Q
                         net (fo=3, routed)           1.835     3.300    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[8]
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.045     3.345 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     3.345    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X24Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.825     1.773    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     1.773    
                         clock uncertainty            1.362     3.136    
    SLICE_X24Y53         FDRE (Hold_fdre_C_D)         0.121     3.257    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :          211  Failing Endpoints,  Worst Slack       -5.448ns,  Total Violation     -856.078ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.448ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        5.838ns  (logic 1.732ns (29.667%)  route 4.106ns (70.333%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 19665.875 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.694ns = ( 19663.693 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.655 19663.693    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDRE (Prop_fdre_C_Q)         0.419 19664.113 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           1.138 19665.252    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[3]
    SLICE_X23Y53         LUT4 (Prop_lut4_I3_O)        0.297 19665.549 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_7/O
                         net (fo=1, routed)           0.000 19665.549    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_7_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 19666.100 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry/CO[3]
                         net (fo=1, routed)           0.000 19666.100    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.213 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.213    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.326 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.326    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.439 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__2/CO[3]
                         net (fo=1, routed)           1.111 19667.551    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1
    SLICE_X24Y56         LUT6 (Prop_lut6_I3_O)        0.124 19667.674 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          1.857 19669.531    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay0
    SLICE_X22Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.482 19665.875    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X22Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[16]/C
                         clock pessimism              0.000 19665.875    
                         clock uncertainty           -1.362 19664.512    
    SLICE_X22Y56         FDRE (Setup_fdre_C_R)       -0.429 19664.082    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[16]
  -------------------------------------------------------------------
                         required time                      19664.084    
                         arrival time                       -19669.533    
  -------------------------------------------------------------------
                         slack                                 -5.448    

Slack (VIOLATED) :        -5.448ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        5.838ns  (logic 1.732ns (29.667%)  route 4.106ns (70.333%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 19665.875 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.694ns = ( 19663.693 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.655 19663.693    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDRE (Prop_fdre_C_Q)         0.419 19664.113 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           1.138 19665.252    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[3]
    SLICE_X23Y53         LUT4 (Prop_lut4_I3_O)        0.297 19665.549 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_7/O
                         net (fo=1, routed)           0.000 19665.549    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_7_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 19666.100 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry/CO[3]
                         net (fo=1, routed)           0.000 19666.100    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.213 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.213    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.326 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.326    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.439 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__2/CO[3]
                         net (fo=1, routed)           1.111 19667.551    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1
    SLICE_X24Y56         LUT6 (Prop_lut6_I3_O)        0.124 19667.674 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          1.857 19669.531    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay0
    SLICE_X22Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.482 19665.875    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X22Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[17]/C
                         clock pessimism              0.000 19665.875    
                         clock uncertainty           -1.362 19664.512    
    SLICE_X22Y56         FDRE (Setup_fdre_C_R)       -0.429 19664.082    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[17]
  -------------------------------------------------------------------
                         required time                      19664.084    
                         arrival time                       -19669.533    
  -------------------------------------------------------------------
                         slack                                 -5.448    

Slack (VIOLATED) :        -5.448ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        5.838ns  (logic 1.732ns (29.667%)  route 4.106ns (70.333%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 19665.875 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.694ns = ( 19663.693 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.655 19663.693    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDRE (Prop_fdre_C_Q)         0.419 19664.113 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           1.138 19665.252    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[3]
    SLICE_X23Y53         LUT4 (Prop_lut4_I3_O)        0.297 19665.549 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_7/O
                         net (fo=1, routed)           0.000 19665.549    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_7_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 19666.100 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry/CO[3]
                         net (fo=1, routed)           0.000 19666.100    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.213 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.213    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.326 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.326    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.439 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__2/CO[3]
                         net (fo=1, routed)           1.111 19667.551    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1
    SLICE_X24Y56         LUT6 (Prop_lut6_I3_O)        0.124 19667.674 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          1.857 19669.531    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay0
    SLICE_X22Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.482 19665.875    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X22Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[18]/C
                         clock pessimism              0.000 19665.875    
                         clock uncertainty           -1.362 19664.512    
    SLICE_X22Y56         FDRE (Setup_fdre_C_R)       -0.429 19664.082    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[18]
  -------------------------------------------------------------------
                         required time                      19664.084    
                         arrival time                       -19669.533    
  -------------------------------------------------------------------
                         slack                                 -5.448    

Slack (VIOLATED) :        -5.448ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        5.838ns  (logic 1.732ns (29.667%)  route 4.106ns (70.333%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 19665.875 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.694ns = ( 19663.693 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.655 19663.693    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDRE (Prop_fdre_C_Q)         0.419 19664.113 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           1.138 19665.252    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[3]
    SLICE_X23Y53         LUT4 (Prop_lut4_I3_O)        0.297 19665.549 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_7/O
                         net (fo=1, routed)           0.000 19665.549    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_7_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 19666.100 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry/CO[3]
                         net (fo=1, routed)           0.000 19666.100    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.213 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.213    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.326 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.326    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.439 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__2/CO[3]
                         net (fo=1, routed)           1.111 19667.551    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1
    SLICE_X24Y56         LUT6 (Prop_lut6_I3_O)        0.124 19667.674 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          1.857 19669.531    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay0
    SLICE_X22Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.482 19665.875    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X22Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[19]/C
                         clock pessimism              0.000 19665.875    
                         clock uncertainty           -1.362 19664.512    
    SLICE_X22Y56         FDRE (Setup_fdre_C_R)       -0.429 19664.082    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[19]
  -------------------------------------------------------------------
                         required time                      19664.084    
                         arrival time                       -19669.533    
  -------------------------------------------------------------------
                         slack                                 -5.448    

Slack (VIOLATED) :        -5.448ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        5.838ns  (logic 1.732ns (29.667%)  route 4.106ns (70.333%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 19665.875 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.694ns = ( 19663.693 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.655 19663.693    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDRE (Prop_fdre_C_Q)         0.419 19664.113 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           1.138 19665.252    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[3]
    SLICE_X23Y53         LUT4 (Prop_lut4_I3_O)        0.297 19665.549 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_7/O
                         net (fo=1, routed)           0.000 19665.549    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_7_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 19666.100 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry/CO[3]
                         net (fo=1, routed)           0.000 19666.100    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.213 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.213    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.326 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.326    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.439 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__2/CO[3]
                         net (fo=1, routed)           1.111 19667.551    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1
    SLICE_X24Y56         LUT6 (Prop_lut6_I3_O)        0.124 19667.674 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          1.857 19669.531    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay0
    SLICE_X22Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.482 19665.875    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X22Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[28]/C
                         clock pessimism              0.000 19665.875    
                         clock uncertainty           -1.362 19664.512    
    SLICE_X22Y56         FDRE (Setup_fdre_C_R)       -0.429 19664.082    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[28]
  -------------------------------------------------------------------
                         required time                      19664.084    
                         arrival time                       -19669.533    
  -------------------------------------------------------------------
                         slack                                 -5.448    

Slack (VIOLATED) :        -5.448ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        5.838ns  (logic 1.732ns (29.667%)  route 4.106ns (70.333%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 19665.875 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.694ns = ( 19663.693 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.655 19663.693    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDRE (Prop_fdre_C_Q)         0.419 19664.113 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           1.138 19665.252    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[3]
    SLICE_X23Y53         LUT4 (Prop_lut4_I3_O)        0.297 19665.549 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_7/O
                         net (fo=1, routed)           0.000 19665.549    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_7_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 19666.100 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry/CO[3]
                         net (fo=1, routed)           0.000 19666.100    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.213 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.213    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.326 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.326    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.439 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__2/CO[3]
                         net (fo=1, routed)           1.111 19667.551    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1
    SLICE_X24Y56         LUT6 (Prop_lut6_I3_O)        0.124 19667.674 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          1.857 19669.531    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay0
    SLICE_X22Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.482 19665.875    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X22Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[29]/C
                         clock pessimism              0.000 19665.875    
                         clock uncertainty           -1.362 19664.512    
    SLICE_X22Y56         FDRE (Setup_fdre_C_R)       -0.429 19664.082    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[29]
  -------------------------------------------------------------------
                         required time                      19664.084    
                         arrival time                       -19669.533    
  -------------------------------------------------------------------
                         slack                                 -5.448    

Slack (VIOLATED) :        -5.448ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        5.838ns  (logic 1.732ns (29.667%)  route 4.106ns (70.333%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 19665.875 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.694ns = ( 19663.693 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.655 19663.693    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDRE (Prop_fdre_C_Q)         0.419 19664.113 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           1.138 19665.252    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[3]
    SLICE_X23Y53         LUT4 (Prop_lut4_I3_O)        0.297 19665.549 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_7/O
                         net (fo=1, routed)           0.000 19665.549    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_7_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 19666.100 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry/CO[3]
                         net (fo=1, routed)           0.000 19666.100    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.213 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.213    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.326 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.326    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.439 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__2/CO[3]
                         net (fo=1, routed)           1.111 19667.551    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1
    SLICE_X24Y56         LUT6 (Prop_lut6_I3_O)        0.124 19667.674 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          1.857 19669.531    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay0
    SLICE_X22Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.482 19665.875    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X22Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[30]/C
                         clock pessimism              0.000 19665.875    
                         clock uncertainty           -1.362 19664.512    
    SLICE_X22Y56         FDRE (Setup_fdre_C_R)       -0.429 19664.082    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[30]
  -------------------------------------------------------------------
                         required time                      19664.084    
                         arrival time                       -19669.533    
  -------------------------------------------------------------------
                         slack                                 -5.448    

Slack (VIOLATED) :        -5.448ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        5.838ns  (logic 1.732ns (29.667%)  route 4.106ns (70.333%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 19665.875 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.694ns = ( 19663.693 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.655 19663.693    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDRE (Prop_fdre_C_Q)         0.419 19664.113 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           1.138 19665.252    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[3]
    SLICE_X23Y53         LUT4 (Prop_lut4_I3_O)        0.297 19665.549 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_7/O
                         net (fo=1, routed)           0.000 19665.549    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_7_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 19666.100 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry/CO[3]
                         net (fo=1, routed)           0.000 19666.100    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.213 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.213    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.326 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.326    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.439 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__2/CO[3]
                         net (fo=1, routed)           1.111 19667.551    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1
    SLICE_X24Y56         LUT6 (Prop_lut6_I3_O)        0.124 19667.674 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          1.857 19669.531    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay0
    SLICE_X22Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.482 19665.875    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X22Y56         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[31]/C
                         clock pessimism              0.000 19665.875    
                         clock uncertainty           -1.362 19664.512    
    SLICE_X22Y56         FDRE (Setup_fdre_C_R)       -0.429 19664.082    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[31]
  -------------------------------------------------------------------
                         required time                      19664.084    
                         arrival time                       -19669.533    
  -------------------------------------------------------------------
                         slack                                 -5.448    

Slack (VIOLATED) :        -5.406ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        5.794ns  (logic 1.596ns (27.547%)  route 4.198ns (72.453%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 19665.877 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 19663.699 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.659 19663.697    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y54         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDRE (Prop_fdre_C_Q)         0.456 19664.152 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=3, routed)           1.197 19665.350    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[4]
    SLICE_X26Y54         LUT4 (Prop_lut4_I1_O)        0.124 19665.473 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry_i_7/O
                         net (fo=1, routed)           0.000 19665.473    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry_i_7_n_0
    SLICE_X26Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 19666.023 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry/CO[3]
                         net (fo=1, routed)           0.000 19666.023    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.137 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.137    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_n_0
    SLICE_X26Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.250 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.250    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.363 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__2/CO[3]
                         net (fo=1, routed)           1.085 19667.449    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1
    SLICE_X26Y58         LUT6 (Prop_lut6_I3_O)        0.124 19667.572 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1/O
                         net (fo=32, routed)          1.916 19669.488    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1_n_0
    SLICE_X27Y59         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.484 19665.877    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X27Y59         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[28]/C
                         clock pessimism              0.000 19665.877    
                         clock uncertainty           -1.362 19664.514    
    SLICE_X27Y59         FDRE (Setup_fdre_C_R)       -0.429 19664.084    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[28]
  -------------------------------------------------------------------
                         required time                      19664.084    
                         arrival time                       -19669.490    
  -------------------------------------------------------------------
                         slack                                 -5.406    

Slack (VIOLATED) :        -5.406ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        5.794ns  (logic 1.596ns (27.547%)  route 4.198ns (72.453%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 19665.877 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 19663.699 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        1.659 19663.697    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y54         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDRE (Prop_fdre_C_Q)         0.456 19664.152 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=3, routed)           1.197 19665.350    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[4]
    SLICE_X26Y54         LUT4 (Prop_lut4_I1_O)        0.124 19665.473 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry_i_7/O
                         net (fo=1, routed)           0.000 19665.473    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry_i_7_n_0
    SLICE_X26Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 19666.023 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry/CO[3]
                         net (fo=1, routed)           0.000 19666.023    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.137 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.137    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_n_0
    SLICE_X26Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.250 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.250    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.363 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__2/CO[3]
                         net (fo=1, routed)           1.085 19667.449    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1
    SLICE_X26Y58         LUT6 (Prop_lut6_I3_O)        0.124 19667.572 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1/O
                         net (fo=32, routed)          1.916 19669.488    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1_n_0
    SLICE_X27Y59         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         1.484 19665.877    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X27Y59         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[29]/C
                         clock pessimism              0.000 19665.877    
                         clock uncertainty           -1.362 19664.514    
    SLICE_X27Y59         FDRE (Setup_fdre_C_R)       -0.429 19664.084    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[29]
  -------------------------------------------------------------------
                         required time                      19664.084    
                         arrival time                       -19669.490    
  -------------------------------------------------------------------
                         slack                                 -5.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.271ns (14.447%)  route 1.605ns (85.553%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.556     1.386    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDRE (Prop_fdre_C_Q)         0.128     1.514 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=6, routed)           0.856     2.370    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[0]
    SLICE_X24Y57         LUT5 (Prop_lut5_I2_O)        0.098     2.468 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_i_2/O
                         net (fo=1, routed)           0.749     3.217    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_i_2_n_0
    SLICE_X25Y58         LUT5 (Prop_lut5_I3_O)        0.045     3.262 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_i_1/O
                         net (fo=1, routed)           0.000     3.262    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_i_1_n_0
    SLICE_X25Y58         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.824     1.699    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X25Y58         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_reg/C
                         clock pessimism              0.000     1.699    
                         clock uncertainty            1.362     3.061    
    SLICE_X25Y58         FDCE (Hold_fdce_C_D)         0.091     3.152    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_reg
  -------------------------------------------------------------------
                         required time                         -3.152    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.231ns (11.913%)  route 1.708ns (88.087%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.558     1.388    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y58         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=8, routed)           0.900     2.429    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[0]
    SLICE_X30Y58         LUT4 (Prop_lut4_I3_O)        0.045     2.474 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea[3]_i_4/O
                         net (fo=1, routed)           0.808     3.282    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea[3]_i_4_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I3_O)        0.045     3.327 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea[3]_i_1/O
                         net (fo=1, routed)           0.000     3.327    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea[3]_i_1_n_0
    SLICE_X30Y58         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.827     1.702    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X30Y58         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea_reg[3]/C
                         clock pessimism              0.000     1.702    
                         clock uncertainty            1.362     3.064    
    SLICE_X30Y58         FDRE (Hold_fdre_C_D)         0.120     3.184    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.226ns (12.480%)  route 1.585ns (87.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.556     1.386    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDRE (Prop_fdre_C_Q)         0.128     1.514 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=6, routed)           0.852     2.366    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[0]
    SLICE_X25Y60         LUT6 (Prop_lut6_I4_O)        0.098     2.464 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl[23]_i_1/O
                         net (fo=16, routed)          0.733     3.197    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_1
    SLICE_X24Y60         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.823     1.698    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X24Y60         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[10]/C
                         clock pessimism              0.000     1.698    
                         clock uncertainty            1.362     3.060    
    SLICE_X24Y60         FDCE (Hold_fdce_C_CE)       -0.016     3.044    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.044    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.226ns (12.480%)  route 1.585ns (87.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.556     1.386    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDRE (Prop_fdre_C_Q)         0.128     1.514 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=6, routed)           0.852     2.366    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[0]
    SLICE_X25Y60         LUT6 (Prop_lut6_I4_O)        0.098     2.464 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl[23]_i_1/O
                         net (fo=16, routed)          0.733     3.197    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_1
    SLICE_X24Y60         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.823     1.698    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X24Y60         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[11]/C
                         clock pessimism              0.000     1.698    
                         clock uncertainty            1.362     3.060    
    SLICE_X24Y60         FDCE (Hold_fdce_C_CE)       -0.016     3.044    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.044    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.226ns (12.480%)  route 1.585ns (87.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.556     1.386    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDRE (Prop_fdre_C_Q)         0.128     1.514 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=6, routed)           0.852     2.366    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[0]
    SLICE_X25Y60         LUT6 (Prop_lut6_I4_O)        0.098     2.464 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl[23]_i_1/O
                         net (fo=16, routed)          0.733     3.197    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_1
    SLICE_X24Y60         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.823     1.698    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X24Y60         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[12]/C
                         clock pessimism              0.000     1.698    
                         clock uncertainty            1.362     3.060    
    SLICE_X24Y60         FDCE (Hold_fdce_C_CE)       -0.016     3.044    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.044    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.226ns (12.480%)  route 1.585ns (87.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.556     1.386    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDRE (Prop_fdre_C_Q)         0.128     1.514 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=6, routed)           0.852     2.366    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[0]
    SLICE_X25Y60         LUT6 (Prop_lut6_I4_O)        0.098     2.464 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl[23]_i_1/O
                         net (fo=16, routed)          0.733     3.197    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_1
    SLICE_X24Y60         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.823     1.698    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X24Y60         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[13]/C
                         clock pessimism              0.000     1.698    
                         clock uncertainty            1.362     3.060    
    SLICE_X24Y60         FDCE (Hold_fdce_C_CE)       -0.016     3.044    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.044    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.226ns (12.480%)  route 1.585ns (87.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.556     1.386    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDRE (Prop_fdre_C_Q)         0.128     1.514 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=6, routed)           0.852     2.366    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[0]
    SLICE_X25Y60         LUT6 (Prop_lut6_I4_O)        0.098     2.464 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl[23]_i_1/O
                         net (fo=16, routed)          0.733     3.197    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_1
    SLICE_X24Y60         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.823     1.698    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X24Y60         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[18]/C
                         clock pessimism              0.000     1.698    
                         clock uncertainty            1.362     3.060    
    SLICE_X24Y60         FDCE (Hold_fdce_C_CE)       -0.016     3.044    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.044    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.226ns (12.480%)  route 1.585ns (87.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.556     1.386    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDRE (Prop_fdre_C_Q)         0.128     1.514 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=6, routed)           0.852     2.366    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[0]
    SLICE_X25Y60         LUT6 (Prop_lut6_I4_O)        0.098     2.464 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl[23]_i_1/O
                         net (fo=16, routed)          0.733     3.197    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_1
    SLICE_X24Y60         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.823     1.698    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X24Y60         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[19]/C
                         clock pessimism              0.000     1.698    
                         clock uncertainty            1.362     3.060    
    SLICE_X24Y60         FDCE (Hold_fdce_C_CE)       -0.016     3.044    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.044    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.226ns (12.480%)  route 1.585ns (87.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.556     1.386    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDRE (Prop_fdre_C_Q)         0.128     1.514 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=6, routed)           0.852     2.366    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[0]
    SLICE_X25Y60         LUT6 (Prop_lut6_I4_O)        0.098     2.464 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl[23]_i_1/O
                         net (fo=16, routed)          0.733     3.197    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_1
    SLICE_X24Y60         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.823     1.698    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X24Y60         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[8]/C
                         clock pessimism              0.000     1.698    
                         clock uncertainty            1.362     3.060    
    SLICE_X24Y60         FDCE (Hold_fdce_C_CE)       -0.016     3.044    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.044    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.226ns (12.480%)  route 1.585ns (87.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6563, routed)        0.556     1.386    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y53         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDRE (Prop_fdre_C_Q)         0.128     1.514 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=6, routed)           0.852     2.366    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[0]
    SLICE_X25Y60         LUT6 (Prop_lut6_I4_O)        0.098     2.464 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl[23]_i_1/O
                         net (fo=16, routed)          0.733     3.197    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_1
    SLICE_X24Y60         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=297, routed)         0.823     1.698    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X24Y60         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[9]/C
                         clock pessimism              0.000     1.698    
                         clock uncertainty            1.362     3.060    
    SLICE_X24Y60         FDCE (Hold_fdce_C_CE)       -0.016     3.044    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.044    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.153    





