// Seed: 363508218
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    output wor id_8
);
  logic id_10 = 1;
  wire [1  ^  -1 : -1] id_11;
  wire id_12, id_13;
  logic id_14;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input uwire id_4,
    input supply1 id_5,
    output wire id_6
);
  wire id_8, id_9, id_10, id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_1,
      id_6,
      id_1,
      id_5,
      id_5,
      id_2
  );
endmodule
