TimeQuest Timing Analyzer report for DE2_D5M
Sun Mar 31 02:27:01 2013
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'unew|altpll_component|pll|clk[2]'
 13. Slow Model Setup: 'unew|altpll_component|pll|clk[0]'
 14. Slow Model Setup: 'unew|altpll_component|pll|clk[1]'
 15. Slow Model Hold: 'unew|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'unew|altpll_component|pll|clk[1]'
 17. Slow Model Hold: 'unew|altpll_component|pll|clk[2]'
 18. Slow Model Recovery: 'unew|altpll_component|pll|clk[2]'
 19. Slow Model Recovery: 'unew|altpll_component|pll|clk[1]'
 20. Slow Model Removal: 'unew|altpll_component|pll|clk[1]'
 21. Slow Model Removal: 'unew|altpll_component|pll|clk[2]'
 22. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'
 23. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'
 24. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'
 25. Slow Model Minimum Pulse Width: 'CLOCK_50'
 26. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. Fast Model Setup Summary
 38. Fast Model Hold Summary
 39. Fast Model Recovery Summary
 40. Fast Model Removal Summary
 41. Fast Model Minimum Pulse Width Summary
 42. Fast Model Setup: 'unew|altpll_component|pll|clk[0]'
 43. Fast Model Setup: 'unew|altpll_component|pll|clk[2]'
 44. Fast Model Setup: 'unew|altpll_component|pll|clk[1]'
 45. Fast Model Hold: 'unew|altpll_component|pll|clk[0]'
 46. Fast Model Hold: 'unew|altpll_component|pll|clk[1]'
 47. Fast Model Hold: 'unew|altpll_component|pll|clk[2]'
 48. Fast Model Recovery: 'unew|altpll_component|pll|clk[2]'
 49. Fast Model Recovery: 'unew|altpll_component|pll|clk[1]'
 50. Fast Model Removal: 'unew|altpll_component|pll|clk[1]'
 51. Fast Model Removal: 'unew|altpll_component|pll|clk[2]'
 52. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'
 53. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'
 54. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'
 55. Fast Model Minimum Pulse Width: 'CLOCK_50'
 56. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Propagation Delay
 62. Minimum Propagation Delay
 63. Output Enable Times
 64. Minimum Output Enable Times
 65. Output Disable Times
 66. Minimum Output Disable Times
 67. Multicorner Timing Analysis Summary
 68. Setup Times
 69. Hold Times
 70. Clock to Output Times
 71. Minimum Clock to Output Times
 72. Progagation Delay
 73. Minimum Progagation Delay
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DE2_D5M                                                         ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   4.8%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE2_D5M.sdc   ; OK     ; Sun Mar 31 02:26:54 2013 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                   ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                             ; Targets                              ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; altera_reserved_tck              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                    ; { altera_reserved_tck }              ;
; CLOCK_50                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                    ; { CLOCK_50 }                         ;
; unew|altpll_component|pll|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[0] } ;
; unew|altpll_component|pll|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;        ;        ;           ;            ; false    ; CLOCK_50 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[1] } ;
; unew|altpll_component|pll|clk[2] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[2] } ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                 ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                                  ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; 117.22 MHz ; 117.22 MHz      ; unew|altpll_component|pll|clk[1] ;                                                       ;
; 208.59 MHz ; 208.59 MHz      ; unew|altpll_component|pll|clk[2] ;                                                       ;
; 935.45 MHz ; 500.0 MHz       ; unew|altpll_component|pll|clk[0] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; 5.134  ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 5.920  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 11.469 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 0.391 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 0.391 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; 2.204  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 14.534 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[1] ; 1.732 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 2.566 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; 2.620  ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 7.873  ; 0.000         ;
; CLOCK_50                         ; 10.000 ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 5.134 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[11]_OTERM51                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.011     ; 4.891      ;
; 5.134 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[14]_OTERM39                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.011     ; 4.891      ;
; 5.134 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[15]_OTERM35                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.011     ; 4.891      ;
; 5.134 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[16]_OTERM31                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.011     ; 4.891      ;
; 5.134 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[17]_OTERM27                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.011     ; 4.891      ;
; 5.134 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[18]_OTERM23                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.011     ; 4.891      ;
; 5.206 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[11]_OTERM51                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.007     ; 4.823      ;
; 5.206 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[14]_OTERM39                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.007     ; 4.823      ;
; 5.206 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[15]_OTERM35                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.007     ; 4.823      ;
; 5.206 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[16]_OTERM31                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.007     ; 4.823      ;
; 5.206 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[17]_OTERM27                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.007     ; 4.823      ;
; 5.206 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[18]_OTERM23                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.007     ; 4.823      ;
; 5.283 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~5_OTERM95 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 4.744      ;
; 5.363 ; Sdram_Control_4Port:u7|ST[2]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[11]_OTERM51                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 4.676      ;
; 5.363 ; Sdram_Control_4Port:u7|ST[2]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[14]_OTERM39                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 4.676      ;
; 5.363 ; Sdram_Control_4Port:u7|ST[2]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[15]_OTERM35                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 4.676      ;
; 5.363 ; Sdram_Control_4Port:u7|ST[2]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[16]_OTERM31                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 4.676      ;
; 5.363 ; Sdram_Control_4Port:u7|ST[2]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[17]_OTERM27                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 4.676      ;
; 5.363 ; Sdram_Control_4Port:u7|ST[2]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[18]_OTERM23                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 4.676      ;
; 5.383 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[8]_OTERM61                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 4.643      ;
; 5.383 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[10]_OTERM53                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 4.643      ;
; 5.383 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[11]_OTERM49                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 4.643      ;
; 5.383 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[14]_OTERM37                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 4.643      ;
; 5.383 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[15]_OTERM33                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 4.643      ;
; 5.383 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[16]_OTERM29                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 4.643      ;
; 5.383 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[17]_OTERM25                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 4.643      ;
; 5.383 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[18]_OTERM21                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 4.643      ;
; 5.383 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[19]_OTERM17                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 4.643      ;
; 5.404 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[8]_OTERM63                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.008     ; 4.624      ;
; 5.404 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[9]_OTERM59                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.008     ; 4.624      ;
; 5.404 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[10]_OTERM55                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.008     ; 4.624      ;
; 5.404 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[12]_OTERM47                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.008     ; 4.624      ;
; 5.404 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[19]_OTERM19                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.008     ; 4.624      ;
; 5.404 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[22]_OTERM15                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.008     ; 4.624      ;
; 5.404 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[20]_OTERM11                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.008     ; 4.624      ;
; 5.404 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[21]_OTERM7                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.008     ; 4.624      ;
; 5.420 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[21]_OTERM1                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 4.610      ;
; 5.420 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[21]_OTERM5                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 4.610      ;
; 5.420 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[9]_OTERM57                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 4.610      ;
; 5.420 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[12]_OTERM45                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 4.610      ;
; 5.420 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[13]_OTERM41                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 4.610      ;
; 5.420 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[13]_OTERM43                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 4.610      ;
; 5.420 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[22]_OTERM13                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 4.610      ;
; 5.420 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[20]_OTERM9                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 4.610      ;
; 5.420 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[21]_OTERM3                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 4.610      ;
; 5.450 ; Sdram_Control_4Port:u7|ST[5]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[11]_OTERM51                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 4.589      ;
; 5.450 ; Sdram_Control_4Port:u7|ST[5]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[14]_OTERM39                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 4.589      ;
; 5.450 ; Sdram_Control_4Port:u7|ST[5]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[15]_OTERM35                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 4.589      ;
; 5.450 ; Sdram_Control_4Port:u7|ST[5]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[16]_OTERM31                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 4.589      ;
; 5.450 ; Sdram_Control_4Port:u7|ST[5]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[17]_OTERM27                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 4.589      ;
; 5.450 ; Sdram_Control_4Port:u7|ST[5]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[18]_OTERM23                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 4.589      ;
; 5.455 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[8]_OTERM61                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 4.575      ;
; 5.455 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[10]_OTERM53                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 4.575      ;
; 5.455 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[11]_OTERM49                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 4.575      ;
; 5.455 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[14]_OTERM37                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 4.575      ;
; 5.455 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[15]_OTERM33                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 4.575      ;
; 5.455 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[16]_OTERM29                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 4.575      ;
; 5.455 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[17]_OTERM25                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 4.575      ;
; 5.455 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[18]_OTERM21                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 4.575      ;
; 5.455 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[19]_OTERM17                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 4.575      ;
; 5.476 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[8]_OTERM63                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.004     ; 4.556      ;
; 5.476 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[9]_OTERM59                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.004     ; 4.556      ;
; 5.476 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[10]_OTERM55                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.004     ; 4.556      ;
; 5.476 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[12]_OTERM47                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.004     ; 4.556      ;
; 5.476 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[19]_OTERM19                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.004     ; 4.556      ;
; 5.476 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[22]_OTERM15                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.004     ; 4.556      ;
; 5.476 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[20]_OTERM11                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.004     ; 4.556      ;
; 5.476 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[21]_OTERM7                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.004     ; 4.556      ;
; 5.492 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[21]_OTERM1                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 4.542      ;
; 5.492 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[21]_OTERM5                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 4.542      ;
; 5.492 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[9]_OTERM57                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 4.542      ;
; 5.492 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[12]_OTERM45                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 4.542      ;
; 5.492 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[13]_OTERM41                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 4.542      ;
; 5.492 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[13]_OTERM43                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 4.542      ;
; 5.492 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[22]_OTERM13                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 4.542      ;
; 5.492 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[20]_OTERM9                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 4.542      ;
; 5.492 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[21]_OTERM3                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 4.542      ;
; 5.495 ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[11]_OTERM51                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 4.544      ;
; 5.495 ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[14]_OTERM39                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 4.544      ;
; 5.495 ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[15]_OTERM35                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 4.544      ;
; 5.495 ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[16]_OTERM31                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 4.544      ;
; 5.495 ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[17]_OTERM27                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 4.544      ;
; 5.495 ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[18]_OTERM23                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 4.544      ;
; 5.557 ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~5_OTERM95 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 4.473      ;
; 5.561 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|rRD2_ADDR[20]                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 4.465      ;
; 5.571 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[18]                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 4.452      ;
; 5.571 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[15]                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 4.452      ;
; 5.571 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[19]                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 4.452      ;
; 5.571 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[16]                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 4.452      ;
; 5.571 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[17]                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 4.452      ;
; 5.571 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[12]                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 4.452      ;
; 5.571 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[13]                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 4.452      ;
; 5.571 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[14]                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 4.452      ;
; 5.571 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[11]                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 4.452      ;
; 5.571 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[10]                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 4.452      ;
; 5.571 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 4.452      ;
; 5.591 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM71                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.000      ; 4.445      ;
; 5.599 ; Sdram_Control_4Port:u7|ST[9]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[11]_OTERM51                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 4.440      ;
; 5.599 ; Sdram_Control_4Port:u7|ST[9]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[14]_OTERM39                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 4.440      ;
; 5.599 ; Sdram_Control_4Port:u7|ST[9]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[15]_OTERM35                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 4.440      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 5.920 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.001      ; 1.117      ;
; 5.924 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.001      ; 1.113      ;
; 5.947 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.001      ; 1.090      ;
; 5.961 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.001      ; 1.076      ;
; 5.970 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.001      ; 1.067      ;
; 6.200 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.001      ; 0.837      ;
; 8.931 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                               ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.105      ;
; 8.939 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.097      ;
; 9.150 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                              ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.886      ;
; 9.209 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.827      ;
; 9.210 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.826      ;
; 9.236 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.800      ;
; 9.237 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.799      ;
; 9.242 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.794      ;
; 9.379 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.657      ;
; 9.379 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 11.469 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[1]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.019     ; 8.548      ;
; 11.472 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.019     ; 8.545      ;
; 11.514 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 8.513      ;
; 11.525 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.015     ; 8.496      ;
; 11.599 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.014     ; 8.423      ;
; 11.623 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[14]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[1]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.019     ; 8.394      ;
; 11.626 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[14]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.019     ; 8.391      ;
; 11.638 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|implied_bit                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[13]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 8.389      ;
; 11.638 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|implied_bit                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[14]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 8.389      ;
; 11.638 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|implied_bit                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[15]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 8.389      ;
; 11.638 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|implied_bit                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[16]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 8.389      ;
; 11.638 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|implied_bit                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[17]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 8.389      ;
; 11.638 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|implied_bit                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[18]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 8.389      ;
; 11.646 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|implied_bit                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[19]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.005     ; 8.385      ;
; 11.646 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|implied_bit                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[20]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.005     ; 8.385      ;
; 11.646 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|implied_bit                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[21]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.005     ; 8.385      ;
; 11.646 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|implied_bit                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[22]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.005     ; 8.385      ;
; 11.657 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[3]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 8.370      ;
; 11.668 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[14]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 8.359      ;
; 11.679 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[14]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.015     ; 8.342      ;
; 11.697 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[20]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[1]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.019     ; 8.320      ;
; 11.700 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[20]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.019     ; 8.317      ;
; 11.701 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[5]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 8.329      ;
; 11.701 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[5]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 8.329      ;
; 11.702 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[5]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 8.328      ;
; 11.732 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.006      ; 8.310      ;
; 11.742 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[20]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 8.285      ;
; 11.753 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[20]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.015     ; 8.268      ;
; 11.753 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[14]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.014     ; 8.269      ;
; 11.754 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[13]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[1]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.019     ; 8.263      ;
; 11.755 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 8.269      ;
; 11.757 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[13]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.019     ; 8.260      ;
; 11.791 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[20]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg11                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.027      ; 8.201      ;
; 11.795 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.015     ; 8.226      ;
; 11.797 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a11 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|rounded_res_infinity_dffe4 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.072     ; 8.167      ;
; 11.799 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[13]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 8.228      ;
; 11.801 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[4]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.015     ; 8.220      ;
; 11.801 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[20]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a26~porta_address_reg11                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.038      ; 8.202      ;
; 11.810 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[13]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.015     ; 8.211      ;
; 11.811 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.017     ; 8.208      ;
; 11.811 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[14]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[3]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 8.216      ;
; 11.813 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[6]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.017     ; 8.206      ;
; 11.818 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[7]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.017     ; 8.201      ;
; 11.827 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[20]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.014     ; 8.195      ;
; 11.828 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.014     ; 8.194      ;
; 11.829 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[4]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.014     ; 8.193      ;
; 11.831 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.014     ; 8.191      ;
; 11.832 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[20]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a19~porta_address_reg11                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.047      ; 8.180      ;
; 11.854 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[20]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a17~porta_address_reg11                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.055      ; 8.166      ;
; 11.855 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[14]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[5]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 8.175      ;
; 11.855 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[14]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[5]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 8.175      ;
; 11.856 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[14]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[5]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 8.174      ;
; 11.874 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.041     ; 8.121      ;
; 11.874 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.041     ; 8.121      ;
; 11.874 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg1                                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.041     ; 8.121      ;
; 11.874 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg2                                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.041     ; 8.121      ;
; 11.874 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg3                                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.041     ; 8.121      ;
; 11.874 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg4                                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.041     ; 8.121      ;
; 11.874 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg5                                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.041     ; 8.121      ;
; 11.874 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg6                                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.041     ; 8.121      ;
; 11.874 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg7                                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.041     ; 8.121      ;
; 11.874 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg8                                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.041     ; 8.121      ;
; 11.874 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg9                                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.041     ; 8.121      ;
; 11.874 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg10                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.041     ; 8.121      ;
; 11.874 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg11                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.041     ; 8.121      ;
; 11.884 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[13]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.014     ; 8.138      ;
; 11.885 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[20]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[3]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 8.142      ;
; 11.886 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[14]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.006      ; 8.156      ;
; 11.894 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a12 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|rounded_res_infinity_dffe4 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.072     ; 8.070      ;
; 11.897 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.015      ; 8.154      ;
; 11.899 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[27]                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.018      ; 8.155      ;
; 11.906 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_voh:auto_generated|pipeline_dffe[8]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.034     ; 8.096      ;
; 11.909 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[14]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 8.115      ;
; 11.910 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_voh:auto_generated|pipeline_dffe[8]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.034     ; 8.092      ;
; 11.913 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[17]                                                                                                                                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg11                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.023      ; 8.075      ;
; 11.923 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[17]                                                                                                                                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a26~porta_address_reg11                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 8.076      ;
; 11.926 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[14]                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.041     ; 8.069      ;
; 11.929 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[20]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[5]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 8.101      ;
; 11.929 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[20]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[5]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 8.101      ;
; 11.930 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[20]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[5]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 8.100      ;
; 11.933 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[22]                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.020      ; 8.123      ;
; 11.933 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|divider_pipe1a[15]                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[13]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.015     ; 8.088      ;
; 11.933 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|divider_pipe1a[15]                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[14]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.015     ; 8.088      ;
; 11.933 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|divider_pipe1a[15]                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[15]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.015     ; 8.088      ;
; 11.933 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|divider_pipe1a[15]                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[16]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.015     ; 8.088      ;
; 11.933 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|divider_pipe1a[15]                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[17]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.015     ; 8.088      ;
; 11.933 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|divider_pipe1a[15]                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[18]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.015     ; 8.088      ;
; 11.941 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|divider_pipe1a[15]                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[19]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 8.084      ;
; 11.941 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|divider_pipe1a[15]                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[20]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 8.084      ;
; 11.941 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|divider_pipe1a[15]                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[21]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 8.084      ;
; 11.941 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|divider_pipe1a[15]                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[22]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 8.084      ;
; 11.941 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[16]                                                                                                                                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg11                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.023      ; 8.047      ;
; 11.942 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[13]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[3]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 8.085      ;
; 11.944 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[18]                                                                                                                                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg11                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.023      ; 8.044      ;
; 11.949 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[7]                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.012      ; 8.099      ;
; 11.949 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[3]                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.012      ; 8.099      ;
; 11.949 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[14]                                                                                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.015     ; 8.072      ;
; 11.951 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|remainder_pipe1a[0]                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[13]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 8.073      ;
; 11.951 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|remainder_pipe1a[0]                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[14]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 8.073      ;
; 11.951 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|remainder_pipe1a[0]                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[15]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 8.073      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.528 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.533 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.800      ;
; 0.560 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.826      ;
; 0.561 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.827      ;
; 0.620 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                              ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.886      ;
; 0.831 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.839 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                               ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 3.570 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 0.837      ;
; 3.800 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 1.067      ;
; 3.809 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 1.076      ;
; 3.823 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 1.090      ;
; 3.846 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 1.113      ;
; 3.850 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 1.117      ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                               ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u2|Cont[0]                                                                                                                                                                                                                                                                                                                                                                                              ; Reset_Delay:u2|Cont[0]                                                                                                                                                                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_valid                                                                                                                                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_valid                                                                                                                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_ci_multi_clk_en                                                                                                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_ci_multi_clk_en                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[5]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[5]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[2]                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[2]                                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[0]                                                                                                                                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[0]                                                                                                                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|d_write                                                                                                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|d_write                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_16bit_512k_0_avalon_slave_0                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_16bit_512k_0_avalon_slave_0                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_ci_multi_start                                                                                                                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_ci_multi_start                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_pending                                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_pending                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|timeout_occurred                                                                                                                                                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|timeout_occurred                                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_16bit_512k_0_avalon_slave_0                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_16bit_512k_0_avalon_slave_0                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1                                                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|ac                                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|ac                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                                                                                                                                                                                               ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_reg_firsttransfer                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_reg_firsttransfer                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[2]                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[2]                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[1]                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[1]                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[3]                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[3]                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[22]                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[22]                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out                                                                                                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out                                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[18]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[18]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[19]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[19]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[16]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[16]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[13]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[13]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[12]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[12]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[21]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[21]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[9]                                                                                                                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[9]                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[1]                                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[1]                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_sdram_0_s1                                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_sdram_0_s1                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[10]                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[10]                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[13]                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[13]                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[23]                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[23]                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[26]                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[26]                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[31]                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[31]                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[3]                                                                                                                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[3]                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                            ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                            ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                           ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                             ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Write                                                                                                                                 ; Sdram_Control_4Port:u7|Write                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                            ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                 ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                            ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|CMD[1]                                                                                                                                ; Sdram_Control_4Port:u7|CMD[1]                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.513 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.779      ;
; 0.514 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[20]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|BA[0]                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.780      ;
; 0.514 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[21]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.780      ;
; 0.516 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.518 ; Sdram_Control_4Port:u7|control_interface:control1|LOAD_MODE                                                                                                  ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; Sdram_Control_4Port:u7|command:command1|rw_shift[1]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[13]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[5]                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[12]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[4]                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.789      ;
; 0.525 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin|xor0_OTERM85                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u7|ST[1]                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.794      ;
; 0.530 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.797      ;
; 0.538 ; Sdram_Control_4Port:u7|command:command1|command_done                                                                                                         ; Sdram_Control_4Port:u7|command:command1|rp_done                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.804      ;
; 0.538 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.804      ;
; 0.538 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.804      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.826      ;
; 2.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 2.831      ;
; 3.551 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.485      ;
; 3.551 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.485      ;
; 3.551 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.485      ;
; 3.551 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.485      ;
; 3.551 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.485      ;
; 3.551 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.485      ;
; 3.551 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.485      ;
; 3.551 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.485      ;
; 3.551 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.485      ;
; 3.556 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 1.478      ;
; 3.556 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 1.478      ;
; 3.556 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 1.478      ;
; 3.556 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 1.478      ;
; 3.556 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 1.478      ;
; 3.556 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 1.478      ;
; 3.556 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 1.478      ;
; 3.556 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 1.478      ;
; 3.556 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 1.478      ;
; 3.556 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 1.478      ;
; 3.734 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.302      ;
; 3.734 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.302      ;
; 3.734 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.302      ;
; 3.734 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.302      ;
; 3.734 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.302      ;
; 3.734 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.302      ;
; 3.735 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.301      ;
; 3.735 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.301      ;
; 3.735 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.301      ;
; 3.735 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.301      ;
; 3.735 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.301      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.021      ; 3.186      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.021      ; 3.186      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.021      ; 3.186      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.021      ; 3.186      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.021      ; 3.186      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.021      ; 3.186      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.021      ; 3.186      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.030      ; 3.195      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.030      ; 3.195      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.030      ; 3.195      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.030      ; 3.195      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.030      ; 3.195      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.030      ; 3.195      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.030      ; 3.195      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.025      ; 3.190      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.025      ; 3.190      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.025      ; 3.190      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.025      ; 3.190      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.025      ; 3.190      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.025      ; 3.190      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.025      ; 3.190      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.025      ; 3.190      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.025      ; 3.190      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.028      ; 3.193      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.028      ; 3.193      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.028      ; 3.193      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.028      ; 3.193      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.028      ; 3.193      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.028      ; 3.193      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.028      ; 3.193      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.028      ; 3.193      ;
; 6.800 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.028      ; 3.193      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.822      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 2.819      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.822      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.822      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.822      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.003     ; 2.829      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16_OTERM67                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.016     ; 2.816      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM71                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.822      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16_OTERM65                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.019     ; 2.813      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.005     ; 2.827      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.822      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.007     ; 2.825      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.005     ; 2.827      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 2.819      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.822      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.822      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.822      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.003     ; 2.829      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.822      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.822      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.822      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.822      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.822      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.822      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.822      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.822      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.822      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.822      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.822      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.822      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 2.830      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 2.826      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.007     ; 2.825      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.007     ; 2.825      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.007     ; 2.825      ;
; 7.204 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.007     ; 2.825      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'unew|altpll_component|pll|clk[1]'                                                                                                                                      ;
+--------+---------------------------------+------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 14.534 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.030      ; 5.532      ;
; 14.545 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.522      ;
; 14.545 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.522      ;
; 14.545 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.522      ;
; 14.545 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.522      ;
; 14.545 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.522      ;
; 14.545 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.522      ;
; 14.545 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.522      ;
; 14.545 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.522      ;
; 14.545 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.522      ;
; 14.545 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.522      ;
; 14.545 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.522      ;
; 14.545 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.522      ;
; 14.545 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.522      ;
; 14.545 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.522      ;
; 14.545 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.522      ;
; 14.545 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.522      ;
; 14.564 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.030      ; 5.502      ;
; 14.575 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.492      ;
; 14.575 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.492      ;
; 14.575 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.492      ;
; 14.575 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.492      ;
; 14.575 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.492      ;
; 14.575 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.492      ;
; 14.575 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.492      ;
; 14.575 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.492      ;
; 14.575 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.492      ;
; 14.575 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.492      ;
; 14.575 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.492      ;
; 14.575 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.492      ;
; 14.575 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.492      ;
; 14.575 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.492      ;
; 14.575 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.492      ;
; 14.575 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.492      ;
; 14.681 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.030      ; 5.385      ;
; 14.692 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.375      ;
; 14.692 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.375      ;
; 14.692 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.375      ;
; 14.692 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.375      ;
; 14.692 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.375      ;
; 14.692 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.375      ;
; 14.692 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.375      ;
; 14.692 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.375      ;
; 14.692 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.375      ;
; 14.692 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.375      ;
; 14.692 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.375      ;
; 14.692 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.375      ;
; 14.692 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.375      ;
; 14.692 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.375      ;
; 14.692 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.375      ;
; 14.692 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.375      ;
; 14.830 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.030      ; 5.236      ;
; 14.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.226      ;
; 14.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.226      ;
; 14.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.226      ;
; 14.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.226      ;
; 14.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.226      ;
; 14.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.226      ;
; 14.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.226      ;
; 14.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.226      ;
; 14.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.226      ;
; 14.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.226      ;
; 14.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.226      ;
; 14.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.226      ;
; 14.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.226      ;
; 14.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.226      ;
; 14.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.226      ;
; 14.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 5.226      ;
; 14.872 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.028      ; 5.192      ;
; 14.883 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.182      ;
; 14.883 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.182      ;
; 14.883 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.182      ;
; 14.883 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.182      ;
; 14.883 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.182      ;
; 14.883 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.182      ;
; 14.883 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.182      ;
; 14.883 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.182      ;
; 14.883 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.182      ;
; 14.883 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.182      ;
; 14.883 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.182      ;
; 14.883 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.182      ;
; 14.883 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.182      ;
; 14.883 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.182      ;
; 14.883 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.182      ;
; 14.883 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.182      ;
; 15.036 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.028      ; 5.028      ;
; 15.047 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.018      ;
; 15.047 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.018      ;
; 15.047 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.018      ;
; 15.047 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.018      ;
; 15.047 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.018      ;
; 15.047 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.018      ;
; 15.047 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.018      ;
; 15.047 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.018      ;
; 15.047 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.018      ;
; 15.047 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.018      ;
; 15.047 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.018      ;
; 15.047 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.018      ;
; 15.047 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.018      ;
; 15.047 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 5.018      ;
+--------+---------------------------------+------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.732 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a0                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 2.001      ;
; 1.732 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a1                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 2.001      ;
; 1.732 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a2                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 2.001      ;
; 1.732 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a3                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 2.001      ;
; 1.736 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a0                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 2.006      ;
; 1.736 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a1                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 2.006      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a0                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a1                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a2                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a3                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a4                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a5                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a6                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a7                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a8                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a9                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a10                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a11                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a12                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a13                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a14                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a15                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a16                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a17                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a18                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a19                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a20                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a22                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a23                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a24                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a25                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a26                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a27                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a40                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a41                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a42                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a43                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a44                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a45                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a46                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a47                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a48                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.018      ;
; 1.833 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 2.127      ;
; 1.833 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 2.127      ;
; 1.833 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 2.127      ;
; 1.833 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 2.127      ;
; 1.833 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 2.127      ;
; 1.833 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 2.127      ;
; 1.833 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 2.127      ;
; 1.833 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 2.127      ;
; 1.833 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 2.127      ;
; 1.833 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 2.127      ;
; 1.833 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 2.127      ;
; 1.833 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 2.127      ;
; 1.833 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 2.127      ;
; 1.833 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 2.127      ;
; 1.833 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 2.127      ;
; 1.833 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 2.127      ;
; 1.844 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 2.137      ;
; 1.980 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a0                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 2.247      ;
; 1.980 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a1                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 2.247      ;
; 1.980 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a2                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 2.247      ;
; 1.980 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a3                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 2.247      ;
; 1.980 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a4                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 2.247      ;
; 1.980 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a5                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 2.247      ;
; 1.981 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.253      ;
; 1.981 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.253      ;
; 1.981 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.253      ;
; 1.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.259      ;
; 1.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.259      ;
; 1.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.259      ;
; 1.988 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_d1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a0                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.260      ;
; 1.988 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_d1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a1                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.260      ;
; 1.988 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_d1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a2                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.260      ;
; 1.988 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_d1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a3                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.260      ;
; 1.988 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_d1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a4                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.260      ;
; 1.988 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_d1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a5                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.260      ;
; 1.988 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_d1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a6                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.260      ;
; 1.988 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a0                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.032      ; 2.254      ;
; 1.988 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a1                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.032      ; 2.254      ;
; 1.988 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a2                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.032      ; 2.254      ;
; 1.988 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a3                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.032      ; 2.254      ;
; 1.988 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a4                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.032      ; 2.254      ;
; 1.988 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a5                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.032      ; 2.254      ;
; 1.988 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a6                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.032      ; 2.254      ;
; 1.988 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a7                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.032      ; 2.254      ;
; 1.988 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a8                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.032      ; 2.254      ;
; 1.990 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.261      ;
; 1.990 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.261      ;
; 1.990 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 2.261      ;
; 1.994 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 2.264      ;
; 1.994 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 2.264      ;
; 1.994 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 2.264      ;
; 1.994 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.258      ;
; 1.994 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.258      ;
; 1.994 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.258      ;
; 2.002 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.266      ;
; 2.002 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.266      ;
; 2.002 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.266      ;
; 2.032 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a21                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.306      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.819      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.829      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16_OTERM67                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.016     ; 2.816      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM71                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16_OTERM65                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.019     ; 2.813      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 2.827      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.825      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 2.827      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.819      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.829      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.830      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.826      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.825      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.825      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.825      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.825      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.826      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.825      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.826      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.826      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.826      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.826      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.826      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.826      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.826      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.826      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.826      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.822      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.819      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 2.817      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.024     ; 2.808      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.819      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 2.817      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 2.817      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 2.817      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.024     ; 2.808      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.024     ; 2.808      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.826      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.825      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.016     ; 2.816      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.016     ; 2.816      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.828      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 2.827      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 2.827      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.829      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.830      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 2.827      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.830      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.830      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.825      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.825      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.819      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.016     ; 2.816      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.814      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.814      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.016     ; 2.816      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 2.827      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.830      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.825      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.825      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.818      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.818      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.819      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.819      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.016     ; 2.816      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.016     ; 2.816      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.814      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.826      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.826      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.814      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.819      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor6_OTERM79                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.819      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin|xor6_OTERM77                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 2.817      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.017     ; 2.815      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.818      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.016     ; 2.816      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.825      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.826      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.819      ;
; 2.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.819      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl|clk            ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl|clk            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode|clk             ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode|clk             ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl|clk           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl|clk           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                     ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg7  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------------+
; Setup Times                                                                                 ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.192  ; 1.192  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.162  ; 1.162  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.192  ; 1.192  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.192  ; 1.192  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.188  ; 1.188  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.158  ; 1.158  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.188  ; 1.188  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.188  ; 1.188  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.173  ; 1.173  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.173  ; 1.173  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.183  ; 1.183  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.183  ; 1.183  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.149  ; 1.149  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; KEY[*]       ; CLOCK_50   ; 10.047 ; 10.047 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; 10.047 ; 10.047 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 9.291  ; 9.291  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 8.879  ; 8.879  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 8.690  ; 8.690  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 8.942  ; 8.942  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 8.770  ; 8.770  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 8.286  ; 8.286  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 8.421  ; 8.421  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 9.291  ; 9.291  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.835  ; 7.835  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 8.380  ; 8.380  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 8.004  ; 8.004  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.839  ; 7.839  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.397  ; 7.397  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.763  ; 7.763  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.696  ; 7.696  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.118  ; 7.118  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.387  ; 7.387  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; 2.674  ; 2.674  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; 2.674  ; 2.674  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.799  ; 2.799  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.543  ; 2.543  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.099  ; 2.099  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.660  ; 2.660  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.552  ; 2.552  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.533  ; 2.533  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.394  ; 2.394  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.501  ; 2.501  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.097  ; 2.097  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.406  ; 2.406  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.799  ; 2.799  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.777  ; 2.777  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.593  ; 2.593  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.481  ; 2.481  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.585  ; 2.585  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.724  ; 2.724  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -0.985 ; -0.985 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.994 ; -0.994 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.985 ; -0.985 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; KEY[*]       ; CLOCK_50   ; -6.585 ; -6.585 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; -6.585 ; -6.585 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -5.707 ; -5.707 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -6.147 ; -6.147 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -6.186 ; -6.186 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -6.054 ; -6.054 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -6.210 ; -6.210 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -5.845 ; -5.845 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -6.189 ; -6.189 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -6.921 ; -6.921 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -5.921 ; -5.921 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -6.010 ; -6.010 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -6.040 ; -6.040 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -5.951 ; -5.951 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -6.062 ; -6.062 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -5.979 ; -5.979 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -5.913 ; -5.913 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -5.707 ; -5.707 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -6.026 ; -6.026 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; -1.614 ; -1.614 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; -1.614 ; -1.614 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -1.867 ; -1.867 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -2.313 ; -2.313 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.869 ; -1.869 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -2.430 ; -2.430 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -2.322 ; -2.322 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -2.303 ; -2.303 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -2.164 ; -2.164 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -2.271 ; -2.271 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.867 ; -1.867 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -2.176 ; -2.176 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -2.569 ; -2.569 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -2.547 ; -2.547 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -2.363 ; -2.363 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -2.251 ; -2.251 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -2.355 ; -2.355 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -2.494 ; -2.494 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.272  ; 4.272  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.253  ; 4.253  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.272  ; 4.272  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.271  ; 4.271  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.940  ; 3.940  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.116  ; 3.116  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.074  ; 3.074  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.078  ; 3.078  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.969  ; 3.969  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.960  ; 3.960  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.950  ; 3.950  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.962  ; 3.962  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.018  ; 4.018  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 4.832  ; 4.832  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 4.544  ; 4.544  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.005  ; 5.005  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.132 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.958  ; 3.958  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 4.319  ; 4.319  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.844  ; 4.844  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 3.970  ; 3.970  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.838  ; 4.838  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.132 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.825  ; 5.825  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.825  ; 5.825  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.523  ; 5.523  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.520  ; 5.520  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.279  ; 5.279  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.670  ; 5.670  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.478  ; 5.478  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.403  ; 5.403  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.227  ; 5.227  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.258  ; 5.258  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.142  ; 5.142  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.151  ; 5.151  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.210  ; 5.210  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 7.111  ; 7.111  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 6.783  ; 6.783  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 6.463  ; 6.463  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; 6.480  ; 6.480  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.272  ; 6.272  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.905  ; 5.905  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.643  ; 5.643  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.933  ; 5.933  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.950  ; 5.950  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.935  ; 5.935  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.606  ; 5.606  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.645  ; 5.645  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.549  ; 5.549  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.634  ; 5.634  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.059  ; 6.059  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.808  ; 5.808  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.953  ; 5.953  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 6.106  ; 6.106  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 6.271  ; 6.271  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.104  ; 6.104  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 6.272  ; 6.272  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; CLOCK_50   ; 6.005  ; 6.005  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 6.280  ; 6.280  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; CLOCK_50   ; 5.974  ; 5.974  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 6.277  ; 6.277  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; GPIO_1[*]      ; CLOCK_50   ; 8.075  ; 8.075  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 6.314  ; 6.314  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 6.633  ; 6.633  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 8.075  ; 8.075  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 10.899 ; 10.899 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 9.579  ; 9.579  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 10.339 ; 10.339 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 10.736 ; 10.736 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 10.899 ; 10.899 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 10.323 ; 10.323 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 10.377 ; 10.377 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 10.531 ; 10.531 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 10.522 ; 10.522 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 10.464 ; 10.464 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 10.551 ; 10.551 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 10.474 ; 10.474 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 10.436 ; 10.436 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 10.330 ; 10.330 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 10.320 ; 10.320 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 9.499  ; 9.499  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 10.439 ; 10.439 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.082 ; 10.082 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 10.016 ; 10.016 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 8.162  ; 8.162  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 7.104  ; 7.104  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 7.093  ; 7.093  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 7.086  ; 7.086  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 7.104  ; 7.104  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 6.518  ; 6.518  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 6.348  ; 6.348  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 6.295  ; 6.295  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 6.301  ; 6.301  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 6.789  ; 6.789  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 6.818  ; 6.818  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 6.321  ; 6.321  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 6.666  ; 6.666  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 6.251  ; 6.251  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 6.270  ; 6.270  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 6.268  ; 6.268  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 6.281  ; 6.281  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 6.607  ; 6.607  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 9.200  ; 9.200  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 9.087  ; 9.087  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 9.200  ; 9.200  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 9.101  ; 9.101  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 7.184  ; 7.184  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.659  ; 5.659  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.492  ; 5.492  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.493  ; 5.493  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.483  ; 5.483  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.403  ; 5.403  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.543  ; 5.543  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.521  ; 5.521  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.465  ; 5.465  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.423  ; 5.423  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.438  ; 5.438  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.317  ; 5.317  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.603  ; 5.603  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.659  ; 5.659  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 5.654  ; 5.654  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 5.365  ; 5.365  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 6.211  ; 6.211  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 5.330  ; 5.330  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.633  ; 7.633  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.859  ; 6.859  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 7.239  ; 7.239  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 7.065  ; 7.065  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 6.924  ; 6.924  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 7.062  ; 7.062  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 7.312  ; 7.312  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.797  ; 6.797  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 7.326  ; 7.326  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 7.169  ; 7.169  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 7.423  ; 7.423  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 7.158  ; 7.158  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 7.633  ; 7.633  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 7.456  ; 7.456  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 7.472  ; 7.472  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 7.589  ; 7.589  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 7.616  ; 7.616  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 5.901  ; 5.901  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 5.943  ; 5.943  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 6.172  ; 6.172  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 6.001  ; 6.001  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.662  ; 2.662  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.662  ; 2.662  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.681  ; 2.681  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.679  ; 2.679  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.092  ; 3.092  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.977  ; 2.977  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.355  ; 3.355  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.103  ; 3.103  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.366  ; 3.366  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.106  ; 3.106  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.171  ; 3.171  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 4.832  ; 4.832  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 4.544  ; 4.544  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.422  ; 3.422  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.132 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.940  ; 3.940  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.679  ; 3.679  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.439  ; 3.439  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 3.678  ; 3.678  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.132 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.142  ; 5.142  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.825  ; 5.825  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.523  ; 5.523  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.520  ; 5.520  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.279  ; 5.279  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.670  ; 5.670  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.478  ; 5.478  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.403  ; 5.403  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.227  ; 5.227  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.258  ; 5.258  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.142  ; 5.142  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.151  ; 5.151  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.210  ; 5.210  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 7.111  ; 7.111  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 6.783  ; 6.783  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 6.463  ; 6.463  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; 6.480  ; 6.480  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 5.006  ; 5.006  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.307  ; 5.307  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.296  ; 5.296  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.331  ; 5.331  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.329  ; 5.329  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.348  ; 5.348  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.305  ; 5.305  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.006  ; 5.006  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.391  ; 5.391  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.303  ; 5.303  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.062  ; 5.062  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.195  ; 5.195  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.606  ; 5.606  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.600  ; 5.600  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.629  ; 5.629  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.346  ; 5.346  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.674  ; 5.674  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; CLOCK_50   ; 6.005  ; 6.005  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 6.280  ; 6.280  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; CLOCK_50   ; 5.974  ; 5.974  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 6.277  ; 6.277  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; GPIO_1[*]      ; CLOCK_50   ; 6.314  ; 6.314  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 6.314  ; 6.314  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 6.633  ; 6.633  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 8.075  ; 8.075  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.669  ; 5.669  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 5.669  ; 5.669  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 7.090  ; 7.090  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 7.088  ; 7.088  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 7.107  ; 7.107  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 7.092  ; 7.092  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 7.098  ; 7.098  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 7.048  ; 7.048  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 6.807  ; 6.807  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 6.705  ; 6.705  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 7.124  ; 7.124  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 6.771  ; 6.771  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 6.917  ; 6.917  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 6.445  ; 6.445  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 7.033  ; 7.033  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 6.531  ; 6.531  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 6.511  ; 6.511  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.177  ; 6.177  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 6.383  ; 6.383  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 4.823  ; 4.823  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.256  ; 5.256  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 6.223  ; 6.223  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 6.393  ; 6.393  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 6.099  ; 6.099  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 6.033  ; 6.033  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 6.025  ; 6.025  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 6.123  ; 6.123  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 5.810  ; 5.810  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.766  ; 5.766  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 6.024  ; 6.024  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.713  ; 5.713  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.257  ; 5.257  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.664  ; 5.664  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 5.655  ; 5.655  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 5.256  ; 5.256  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.259  ; 5.259  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 6.093  ; 6.093  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 4.741  ; 4.741  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 5.178  ; 5.178  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 4.503  ; 4.503  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 4.780  ; 4.780  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 7.184  ; 7.184  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.317  ; 5.317  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.492  ; 5.492  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.493  ; 5.493  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.483  ; 5.483  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.403  ; 5.403  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.543  ; 5.543  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.521  ; 5.521  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.465  ; 5.465  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.423  ; 5.423  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.438  ; 5.438  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.317  ; 5.317  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.603  ; 5.603  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.659  ; 5.659  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 5.654  ; 5.654  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 5.365  ; 5.365  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 6.211  ; 6.211  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 5.330  ; 5.330  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.116  ; 6.116  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.636  ; 6.636  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 6.440  ; 6.440  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 6.282  ; 6.282  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 6.490  ; 6.490  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 6.156  ; 6.156  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.673  ; 6.673  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.116  ; 6.116  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 6.902  ; 6.902  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 6.982  ; 6.982  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.358  ; 6.358  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.170  ; 6.170  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.560  ; 6.560  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 6.779  ; 6.779  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 6.800  ; 6.800  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.944  ; 6.944  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 6.547  ; 6.547  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 5.901  ; 5.901  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 5.943  ; 5.943  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 6.172  ; 6.172  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 6.001  ; 6.001  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 5.615 ;    ;    ; 5.615 ;
; SW[1]      ; LEDR[1]     ; 5.673 ;    ;    ; 5.673 ;
; SW[2]      ; LEDR[2]     ; 5.135 ;    ;    ; 5.135 ;
; SW[3]      ; LEDR[3]     ; 5.425 ;    ;    ; 5.425 ;
; SW[4]      ; LEDR[4]     ; 5.280 ;    ;    ; 5.280 ;
; SW[5]      ; LEDR[5]     ; 5.702 ;    ;    ; 5.702 ;
; SW[6]      ; LEDR[6]     ; 5.338 ;    ;    ; 5.338 ;
; SW[7]      ; LEDR[7]     ; 6.319 ;    ;    ; 6.319 ;
; SW[8]      ; LEDR[8]     ; 5.872 ;    ;    ; 5.872 ;
; SW[9]      ; LEDR[9]     ; 6.213 ;    ;    ; 6.213 ;
; SW[10]     ; LEDR[10]    ; 5.682 ;    ;    ; 5.682 ;
; SW[11]     ; LEDR[11]    ; 5.640 ;    ;    ; 5.640 ;
; SW[12]     ; LEDR[12]    ; 5.696 ;    ;    ; 5.696 ;
; SW[13]     ; LEDR[13]    ; 9.602 ;    ;    ; 9.602 ;
; SW[14]     ; LEDR[14]    ; 9.636 ;    ;    ; 9.636 ;
; SW[15]     ; LEDR[15]    ; 9.408 ;    ;    ; 9.408 ;
; SW[16]     ; LEDR[16]    ; 9.788 ;    ;    ; 9.788 ;
; SW[17]     ; LEDR[17]    ; 9.594 ;    ;    ; 9.594 ;
; UART_RXD   ; UART_TXD    ; 8.016 ;    ;    ; 8.016 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 5.615 ;    ;    ; 5.615 ;
; SW[1]      ; LEDR[1]     ; 5.673 ;    ;    ; 5.673 ;
; SW[2]      ; LEDR[2]     ; 5.135 ;    ;    ; 5.135 ;
; SW[3]      ; LEDR[3]     ; 5.425 ;    ;    ; 5.425 ;
; SW[4]      ; LEDR[4]     ; 5.280 ;    ;    ; 5.280 ;
; SW[5]      ; LEDR[5]     ; 5.702 ;    ;    ; 5.702 ;
; SW[6]      ; LEDR[6]     ; 5.338 ;    ;    ; 5.338 ;
; SW[7]      ; LEDR[7]     ; 6.319 ;    ;    ; 6.319 ;
; SW[8]      ; LEDR[8]     ; 5.872 ;    ;    ; 5.872 ;
; SW[9]      ; LEDR[9]     ; 6.213 ;    ;    ; 6.213 ;
; SW[10]     ; LEDR[10]    ; 5.682 ;    ;    ; 5.682 ;
; SW[11]     ; LEDR[11]    ; 5.640 ;    ;    ; 5.640 ;
; SW[12]     ; LEDR[12]    ; 5.696 ;    ;    ; 5.696 ;
; SW[13]     ; LEDR[13]    ; 9.602 ;    ;    ; 9.602 ;
; SW[14]     ; LEDR[14]    ; 9.636 ;    ;    ; 9.636 ;
; SW[15]     ; LEDR[15]    ; 9.408 ;    ;    ; 9.408 ;
; SW[16]     ; LEDR[16]    ; 9.788 ;    ;    ; 9.788 ;
; SW[17]     ; LEDR[17]    ; 9.594 ;    ;    ; 9.594 ;
; UART_RXD   ; UART_TXD    ; 8.016 ;    ;    ; 8.016 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------+
; Output Enable Times                                                                       ;
+--------------+------------+--------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.815  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.815  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.845  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.845  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.124  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.124  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.124  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.124  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.171  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.141  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.171  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.171  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.172  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.172  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.182  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.182  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.159  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 9.313  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.096 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 9.918  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.862  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.842  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 9.816  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 10.032 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 10.032 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 9.589  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.594  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.594  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 9.594  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 9.594  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.336  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.336  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 9.326  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 9.313  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 5.476  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.476  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.506  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.506  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.785  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.785  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.785  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.785  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.832  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.802  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.832  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.832  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.833  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.833  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.843  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.843  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.820  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                              ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.815 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.815 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.845 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.845 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.124 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.124 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.124 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.124 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.171 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.141 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.171 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.171 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.172 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.172 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.182 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.182 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.159 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.992 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.775 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.597 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.541 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.521 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.495 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.711 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.711 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.268 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.273 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.273 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.273 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.273 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.015 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.015 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.005 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.992 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 5.476 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.476 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.506 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.506 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.785 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.785 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.785 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.785 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.832 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.802 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.832 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.832 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.833 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.833 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.843 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.843 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.820 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.815     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.815     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.845     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.845     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.124     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.124     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.124     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.124     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.171     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.141     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.171     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.171     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.172     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.172     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.182     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.182     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.159     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 9.313     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.096    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 9.918     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.862     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.842     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 9.816     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 10.032    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 10.032    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 9.589     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.594     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.594     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 9.594     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 9.594     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.336     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.336     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 9.326     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 9.313     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 5.476     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.476     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.506     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.506     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.785     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.785     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.785     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.785     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.832     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.802     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.832     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.832     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.833     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.833     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.843     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.843     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.820     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.815     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.815     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.845     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.845     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.124     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.124     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.124     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.124     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.171     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.141     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.171     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.171     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.172     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.172     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.182     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.182     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.159     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.992     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.775     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.597     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.541     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.521     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.495     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.711     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.711     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.268     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.273     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.273     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.273     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.273     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.015     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.015     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.005     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.992     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 5.476     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.476     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.506     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.506     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.785     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.785     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.785     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.785     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.832     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.802     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.832     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.832     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.833     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.833     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.843     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.843     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.820     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[0] ; 6.489  ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 7.543  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 15.718 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 0.215 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 0.215 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; 3.329  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 17.451 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[1] ; 0.922 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 1.551 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; 2.620  ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 7.873  ; 0.000         ;
; CLOCK_50                         ; 10.000 ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 6.489 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.001      ; 0.544      ;
; 6.491 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.001      ; 0.542      ;
; 6.493 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.001      ; 0.540      ;
; 6.495 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.001      ; 0.538      ;
; 6.497 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.001      ; 0.536      ;
; 6.617 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.001      ; 0.416      ;
; 9.504 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.528      ;
; 9.508 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                               ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.524      ;
; 9.590 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                              ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.442      ;
; 9.618 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.414      ;
; 9.620 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.412      ;
; 9.634 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.398      ;
; 9.635 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.397      ;
; 9.639 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.393      ;
; 9.665 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.367      ;
; 9.665 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.613 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[11]_OTERM51                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.011     ; 2.408      ;
; 7.613 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[14]_OTERM39                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.011     ; 2.408      ;
; 7.613 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[15]_OTERM35                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.011     ; 2.408      ;
; 7.613 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[16]_OTERM31                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.011     ; 2.408      ;
; 7.613 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[17]_OTERM27                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.011     ; 2.408      ;
; 7.613 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[18]_OTERM23                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.011     ; 2.408      ;
; 7.727 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[8]_OTERM61                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.295      ;
; 7.727 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[10]_OTERM53                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.295      ;
; 7.727 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[11]_OTERM49                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.295      ;
; 7.727 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[14]_OTERM37                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.295      ;
; 7.727 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[15]_OTERM33                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.295      ;
; 7.727 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[16]_OTERM29                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.295      ;
; 7.727 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[17]_OTERM25                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.295      ;
; 7.727 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[18]_OTERM21                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.295      ;
; 7.727 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[19]_OTERM17                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.295      ;
; 7.731 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[11]_OTERM51                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.007     ; 2.294      ;
; 7.731 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[14]_OTERM39                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.007     ; 2.294      ;
; 7.731 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[15]_OTERM35                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.007     ; 2.294      ;
; 7.731 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[16]_OTERM31                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.007     ; 2.294      ;
; 7.731 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[17]_OTERM27                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.007     ; 2.294      ;
; 7.731 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[18]_OTERM23                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.007     ; 2.294      ;
; 7.739 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[8]_OTERM63                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.008     ; 2.285      ;
; 7.739 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[9]_OTERM59                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.008     ; 2.285      ;
; 7.739 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[10]_OTERM55                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.008     ; 2.285      ;
; 7.739 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[12]_OTERM47                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.008     ; 2.285      ;
; 7.739 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[19]_OTERM19                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.008     ; 2.285      ;
; 7.739 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[22]_OTERM15                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.008     ; 2.285      ;
; 7.739 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[20]_OTERM11                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.008     ; 2.285      ;
; 7.739 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[21]_OTERM7                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.008     ; 2.285      ;
; 7.750 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[21]_OTERM1                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 2.276      ;
; 7.750 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[21]_OTERM5                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 2.276      ;
; 7.750 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[9]_OTERM57                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 2.276      ;
; 7.750 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[12]_OTERM45                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 2.276      ;
; 7.750 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[13]_OTERM41                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 2.276      ;
; 7.750 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[13]_OTERM43                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 2.276      ;
; 7.750 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[22]_OTERM13                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 2.276      ;
; 7.750 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[20]_OTERM9                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 2.276      ;
; 7.750 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[21]_OTERM3                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 2.276      ;
; 7.790 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR2_ADDR[18]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 2.229      ;
; 7.790 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR2_ADDR[15]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 2.229      ;
; 7.790 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR2_ADDR[19]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 2.229      ;
; 7.790 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR2_ADDR[16]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 2.229      ;
; 7.790 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR2_ADDR[17]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 2.229      ;
; 7.790 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR2_ADDR[12]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 2.229      ;
; 7.790 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR2_ADDR[13]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 2.229      ;
; 7.790 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR2_ADDR[14]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 2.229      ;
; 7.790 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR2_ADDR[11]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 2.229      ;
; 7.790 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR2_ADDR[10]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 2.229      ;
; 7.790 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 2.229      ;
; 7.816 ; Sdram_Control_4Port:u7|ST[5]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[11]_OTERM51                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 2.217      ;
; 7.816 ; Sdram_Control_4Port:u7|ST[2]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[11]_OTERM51                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 2.217      ;
; 7.816 ; Sdram_Control_4Port:u7|ST[5]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[14]_OTERM39                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 2.217      ;
; 7.816 ; Sdram_Control_4Port:u7|ST[2]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[14]_OTERM39                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 2.217      ;
; 7.816 ; Sdram_Control_4Port:u7|ST[5]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[15]_OTERM35                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 2.217      ;
; 7.816 ; Sdram_Control_4Port:u7|ST[2]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[15]_OTERM35                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 2.217      ;
; 7.816 ; Sdram_Control_4Port:u7|ST[5]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[16]_OTERM31                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 2.217      ;
; 7.816 ; Sdram_Control_4Port:u7|ST[2]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[16]_OTERM31                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 2.217      ;
; 7.816 ; Sdram_Control_4Port:u7|ST[5]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[17]_OTERM27                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 2.217      ;
; 7.816 ; Sdram_Control_4Port:u7|ST[2]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[17]_OTERM27                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 2.217      ;
; 7.816 ; Sdram_Control_4Port:u7|ST[5]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[18]_OTERM23                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 2.217      ;
; 7.816 ; Sdram_Control_4Port:u7|ST[2]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[18]_OTERM23                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 2.217      ;
; 7.830 ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[11]_OTERM51                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 2.203      ;
; 7.830 ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[14]_OTERM39                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 2.203      ;
; 7.830 ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[15]_OTERM35                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 2.203      ;
; 7.830 ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[16]_OTERM31                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 2.203      ;
; 7.830 ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[17]_OTERM27                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 2.203      ;
; 7.830 ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[18]_OTERM23                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 2.203      ;
; 7.832 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mRD                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.007     ; 2.193      ;
; 7.841 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.181      ;
; 7.841 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rRD2_ADDR[19]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.181      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                            ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 15.718 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_we_reg        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.049     ; 4.265      ;
; 15.718 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg0  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.049     ; 4.265      ;
; 15.718 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg1  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.049     ; 4.265      ;
; 15.718 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg2  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.049     ; 4.265      ;
; 15.718 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg3  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.049     ; 4.265      ;
; 15.718 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg4  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.049     ; 4.265      ;
; 15.718 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg5  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.049     ; 4.265      ;
; 15.718 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg6  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.049     ; 4.265      ;
; 15.718 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg7  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.049     ; 4.265      ;
; 15.718 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg8  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.049     ; 4.265      ;
; 15.718 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg9  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.049     ; 4.265      ;
; 15.718 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg10 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.049     ; 4.265      ;
; 15.718 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a18~porta_address_reg11 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.049     ; 4.265      ;
; 15.758 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a4~porta_we_reg         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.096     ; 4.178      ;
; 15.758 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a4~porta_address_reg0   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.096     ; 4.178      ;
; 15.758 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a4~porta_address_reg1   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.096     ; 4.178      ;
; 15.758 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a4~porta_address_reg2   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.096     ; 4.178      ;
; 15.758 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a4~porta_address_reg3   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.096     ; 4.178      ;
; 15.758 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a4~porta_address_reg4   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.096     ; 4.178      ;
; 15.758 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a4~porta_address_reg5   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.096     ; 4.178      ;
; 15.758 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a4~porta_address_reg6   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.096     ; 4.178      ;
; 15.758 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a4~porta_address_reg7   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.096     ; 4.178      ;
; 15.758 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a4~porta_address_reg8   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.096     ; 4.178      ;
; 15.758 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a4~porta_address_reg9   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.096     ; 4.178      ;
; 15.758 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a4~porta_address_reg10  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.096     ; 4.178      ;
; 15.758 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a4~porta_address_reg11  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.096     ; 4.178      ;
; 15.785 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_we_reg         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.107     ; 4.140      ;
; 15.785 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg0   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.107     ; 4.140      ;
; 15.785 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg1   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.107     ; 4.140      ;
; 15.785 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg2   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.107     ; 4.140      ;
; 15.785 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg3   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.107     ; 4.140      ;
; 15.785 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg4   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.107     ; 4.140      ;
; 15.785 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg5   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.107     ; 4.140      ;
; 15.785 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg6   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.107     ; 4.140      ;
; 15.785 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg7   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.107     ; 4.140      ;
; 15.785 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg8   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.107     ; 4.140      ;
; 15.785 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg9   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.107     ; 4.140      ;
; 15.785 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg10  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.107     ; 4.140      ;
; 15.785 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg11  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.107     ; 4.140      ;
; 15.803 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a1~porta_we_reg         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.042     ; 4.187      ;
; 15.803 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a1~porta_address_reg0   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.042     ; 4.187      ;
; 15.803 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a1~porta_address_reg1   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.042     ; 4.187      ;
; 15.803 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a1~porta_address_reg2   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.042     ; 4.187      ;
; 15.803 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a1~porta_address_reg3   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.042     ; 4.187      ;
; 15.803 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a1~porta_address_reg4   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.042     ; 4.187      ;
; 15.803 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a1~porta_address_reg5   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.042     ; 4.187      ;
; 15.803 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a1~porta_address_reg6   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.042     ; 4.187      ;
; 15.803 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a1~porta_address_reg7   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.042     ; 4.187      ;
; 15.803 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a1~porta_address_reg8   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.042     ; 4.187      ;
; 15.803 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a1~porta_address_reg9   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.042     ; 4.187      ;
; 15.803 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a1~porta_address_reg10  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.042     ; 4.187      ;
; 15.803 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a1~porta_address_reg11  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.042     ; 4.187      ;
; 15.832 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a29~porta_we_reg        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 4.136      ;
; 15.832 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a29~porta_address_reg0  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 4.136      ;
; 15.832 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a29~porta_address_reg1  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 4.136      ;
; 15.832 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a29~porta_address_reg2  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 4.136      ;
; 15.832 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a29~porta_address_reg3  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 4.136      ;
; 15.832 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a29~porta_address_reg4  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 4.136      ;
; 15.832 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a29~porta_address_reg5  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 4.136      ;
; 15.832 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a29~porta_address_reg6  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 4.136      ;
; 15.832 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a29~porta_address_reg7  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 4.136      ;
; 15.832 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a29~porta_address_reg8  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 4.136      ;
; 15.832 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a29~porta_address_reg9  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 4.136      ;
; 15.832 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a29~porta_address_reg10 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 4.136      ;
; 15.832 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a29~porta_address_reg11 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 4.136      ;
; 15.841 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a19~porta_we_reg        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[19]            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.058     ; 4.133      ;
; 15.841 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a19~porta_address_reg0  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[19]            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.058     ; 4.133      ;
; 15.841 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a19~porta_address_reg1  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[19]            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.058     ; 4.133      ;
; 15.841 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a19~porta_address_reg2  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[19]            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.058     ; 4.133      ;
; 15.841 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a19~porta_address_reg3  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[19]            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.058     ; 4.133      ;
; 15.841 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a19~porta_address_reg4  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[19]            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.058     ; 4.133      ;
; 15.841 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a19~porta_address_reg5  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[19]            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.058     ; 4.133      ;
; 15.841 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a19~porta_address_reg6  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[19]            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.058     ; 4.133      ;
; 15.841 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a19~porta_address_reg7  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[19]            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.058     ; 4.133      ;
; 15.841 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a19~porta_address_reg8  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[19]            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.058     ; 4.133      ;
; 15.841 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a19~porta_address_reg9  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[19]            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.058     ; 4.133      ;
; 15.841 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a19~porta_address_reg10 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[19]            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.058     ; 4.133      ;
; 15.841 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a19~porta_address_reg11 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[19]            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.058     ; 4.133      ;
; 15.901 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a7~porta_we_reg         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.097     ; 4.034      ;
; 15.901 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a7~porta_address_reg0   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.097     ; 4.034      ;
; 15.901 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a7~porta_address_reg1   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.097     ; 4.034      ;
; 15.901 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a7~porta_address_reg2   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.097     ; 4.034      ;
; 15.901 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a7~porta_address_reg3   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.097     ; 4.034      ;
; 15.901 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a7~porta_address_reg4   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.097     ; 4.034      ;
; 15.901 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a7~porta_address_reg5   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.097     ; 4.034      ;
; 15.901 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a7~porta_address_reg6   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.097     ; 4.034      ;
; 15.901 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a7~porta_address_reg7   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.097     ; 4.034      ;
; 15.901 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a7~porta_address_reg8   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.097     ; 4.034      ;
; 15.901 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a7~porta_address_reg9   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.097     ; 4.034      ;
; 15.901 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a7~porta_address_reg10  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.097     ; 4.034      ;
; 15.901 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a7~porta_address_reg11  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.097     ; 4.034      ;
; 15.908 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a6~porta_we_reg         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.093     ; 4.031      ;
; 15.908 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a6~porta_address_reg0   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.093     ; 4.031      ;
; 15.908 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a6~porta_address_reg1   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.093     ; 4.031      ;
; 15.908 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a6~porta_address_reg2   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.093     ; 4.031      ;
; 15.908 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a6~porta_address_reg3   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.093     ; 4.031      ;
; 15.908 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a6~porta_address_reg4   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.093     ; 4.031      ;
; 15.908 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a6~porta_address_reg5   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.093     ; 4.031      ;
; 15.908 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a6~porta_address_reg6   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.093     ; 4.031      ;
; 15.908 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a6~porta_address_reg7   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.093     ; 4.031      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.245 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.260 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.412      ;
; 0.262 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.414      ;
; 0.290 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                              ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.442      ;
; 0.372 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                               ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.376 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 3.263 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 0.416      ;
; 3.383 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 0.536      ;
; 3.385 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 0.538      ;
; 3.387 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 0.540      ;
; 3.389 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 0.542      ;
; 3.391 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 0.544      ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                               ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u2|Cont[0]                                                                                                                                                                                                                                                                                                                                                                                              ; Reset_Delay:u2|Cont[0]                                                                                                                                                                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_valid                                                                                                                                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_valid                                                                                                                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_ci_multi_clk_en                                                                                                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_ci_multi_clk_en                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[5]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[5]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[2]                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[2]                                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[0]                                                                                                                                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[0]                                                                                                                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|d_write                                                                                                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|d_write                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_16bit_512k_0_avalon_slave_0                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_16bit_512k_0_avalon_slave_0                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_ci_multi_start                                                                                                                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_ci_multi_start                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_pending                                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_pending                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|timeout_occurred                                                                                                                                                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|timeout_occurred                                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_16bit_512k_0_avalon_slave_0                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_16bit_512k_0_avalon_slave_0                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1                                                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|ac                                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|ac                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                                                                                                                                                                                               ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_reg_firsttransfer                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_reg_firsttransfer                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[2]                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[2]                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[1]                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[1]                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[3]                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[3]                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[22]                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[22]                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out                                                                                                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out                                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[18]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[18]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[19]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[19]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[16]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[16]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[13]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[13]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[12]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[12]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[21]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[21]                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[9]                                                                                                                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[9]                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[1]                                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[1]                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_sdram_0_s1                                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_sdram_0_s1                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[10]                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[10]                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[13]                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[13]                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[23]                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[23]                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[26]                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[26]                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[31]                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[31]                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[3]                                                                                                                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[3]                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                            ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                            ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                           ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                             ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Write                                                                                                                                 ; Sdram_Control_4Port:u7|Write                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                            ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                 ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                            ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|CMD[1]                                                                                                                                ; Sdram_Control_4Port:u7|CMD[1]                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[20]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|BA[0]                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[21]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.388      ;
; 0.238 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u7|command:command1|rw_shift[1]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u7|control_interface:control1|LOAD_MODE                                                                                                  ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u7|ST[1]                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[13]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[5]                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin|xor0_OTERM85                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[12]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[4]                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; Sdram_Control_4Port:u7|command:command1|command_done                                                                                                         ; Sdram_Control_4Port:u7|command:command1|rp_done                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.401      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.005     ; 1.698      ;
; 3.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.703      ;
; 4.214 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.818      ;
; 4.214 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.818      ;
; 4.214 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.818      ;
; 4.214 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.818      ;
; 4.214 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.818      ;
; 4.214 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.818      ;
; 4.214 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.818      ;
; 4.214 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.818      ;
; 4.214 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.818      ;
; 4.216 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 0.814      ;
; 4.216 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 0.814      ;
; 4.216 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 0.814      ;
; 4.216 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 0.814      ;
; 4.216 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 0.814      ;
; 4.216 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 0.814      ;
; 4.216 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 0.814      ;
; 4.216 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 0.814      ;
; 4.216 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 0.814      ;
; 4.216 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 0.814      ;
; 4.296 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.736      ;
; 4.296 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.736      ;
; 4.296 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.736      ;
; 4.296 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.736      ;
; 4.296 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.736      ;
; 4.296 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.736      ;
; 4.297 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.735      ;
; 4.297 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.735      ;
; 4.297 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.735      ;
; 4.297 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.735      ;
; 4.297 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.735      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.035      ; 1.988      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.035      ; 1.988      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.035      ; 1.988      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.035      ; 1.988      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.035      ; 1.988      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.035      ; 1.988      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.035      ; 1.988      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.043      ; 1.996      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.043      ; 1.996      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.043      ; 1.996      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.043      ; 1.996      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.043      ; 1.996      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.043      ; 1.996      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.043      ; 1.996      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.039      ; 1.992      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.039      ; 1.992      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.039      ; 1.992      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.039      ; 1.992      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.039      ; 1.992      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.039      ; 1.992      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.039      ; 1.992      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.039      ; 1.992      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.039      ; 1.992      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 1.994      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 1.994      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 1.994      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 1.994      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 1.994      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 1.994      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 1.994      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 1.994      ;
; 8.046 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 1.994      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 1.694      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.011     ; 1.692      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 1.694      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 1.694      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.008     ; 1.695      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 1.701      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16_OTERM67                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.016     ; 1.687      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM71                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 1.694      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16_OTERM65                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.017     ; 1.686      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.004     ; 1.699      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.008     ; 1.695      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 1.697      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.004     ; 1.699      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.011     ; 1.692      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 1.694      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 1.694      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 1.694      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 1.701      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 1.694      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 1.694      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 1.694      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 1.694      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 1.694      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 1.694      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 1.694      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 1.694      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 1.694      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 1.694      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 1.694      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 1.694      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.003     ; 1.700      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.005     ; 1.698      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 1.697      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 1.697      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 1.697      ;
; 8.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.006     ; 1.697      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'unew|altpll_component|pll|clk[1]'                                                                                                                                      ;
+--------+---------------------------------+------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 17.451 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.607      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.601      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.601      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.601      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.601      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.601      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.601      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.601      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.601      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.601      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.601      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.601      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.601      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.601      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.601      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.601      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.601      ;
; 17.463 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.595      ;
; 17.469 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.589      ;
; 17.469 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.589      ;
; 17.469 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.589      ;
; 17.469 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.589      ;
; 17.469 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.589      ;
; 17.469 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.589      ;
; 17.469 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.589      ;
; 17.469 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.589      ;
; 17.469 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.589      ;
; 17.469 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.589      ;
; 17.469 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.589      ;
; 17.469 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.589      ;
; 17.469 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.589      ;
; 17.469 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.589      ;
; 17.469 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.589      ;
; 17.469 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.589      ;
; 17.510 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.548      ;
; 17.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.542      ;
; 17.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.542      ;
; 17.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.542      ;
; 17.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.542      ;
; 17.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.542      ;
; 17.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.542      ;
; 17.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.542      ;
; 17.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.542      ;
; 17.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.542      ;
; 17.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.542      ;
; 17.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.542      ;
; 17.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.542      ;
; 17.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.542      ;
; 17.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.542      ;
; 17.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.542      ;
; 17.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.542      ;
; 17.596 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.461      ;
; 17.597 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.461      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.455      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.455      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.455      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.455      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.455      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.455      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.455      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.455      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.455      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.455      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.455      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.455      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.455      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.455      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.455      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.455      ;
; 17.603 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.455      ;
; 17.603 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.455      ;
; 17.603 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.455      ;
; 17.603 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.455      ;
; 17.603 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.455      ;
; 17.603 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.455      ;
; 17.603 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.455      ;
; 17.603 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.455      ;
; 17.603 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.455      ;
; 17.603 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.455      ;
; 17.603 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.455      ;
; 17.603 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.455      ;
; 17.603 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.455      ;
; 17.603 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.455      ;
; 17.603 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.455      ;
; 17.603 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 2.455      ;
; 17.670 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.387      ;
; 17.676 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.381      ;
; 17.676 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.381      ;
; 17.676 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.381      ;
; 17.676 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.381      ;
; 17.676 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.381      ;
; 17.676 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.381      ;
; 17.676 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.381      ;
; 17.676 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.381      ;
; 17.676 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.381      ;
; 17.676 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.381      ;
; 17.676 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.381      ;
; 17.676 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.381      ;
; 17.676 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.381      ;
; 17.676 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 2.381      ;
+--------+---------------------------------+------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.922 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.097      ;
; 0.922 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.097      ;
; 0.922 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.097      ;
; 0.922 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.097      ;
; 0.922 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.097      ;
; 0.922 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.097      ;
; 0.922 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.097      ;
; 0.922 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.097      ;
; 0.922 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.097      ;
; 0.922 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.097      ;
; 0.922 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.097      ;
; 0.922 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.097      ;
; 0.922 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.097      ;
; 0.922 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.097      ;
; 0.922 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.097      ;
; 0.922 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.097      ;
; 0.928 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.103      ;
; 0.977 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a0                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.165      ;
; 0.977 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a1                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.165      ;
; 0.977 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a2                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.165      ;
; 0.977 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a3                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.165      ;
; 0.980 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a0                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.168      ;
; 0.980 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a1                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.168      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a0                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a1                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a2                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a3                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a4                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a5                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a6                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a7                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a8                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a9                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a10                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a11                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a12                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a13                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a14                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a15                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a16                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a17                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a18                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a19                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a20                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a22                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a23                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a24                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a25                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a26                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a27                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a40                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a41                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a42                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a43                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a44                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a45                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a46                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a47                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 0.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a48                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.175      ;
; 1.049 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.224      ;
; 1.049 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.224      ;
; 1.049 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.224      ;
; 1.049 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.224      ;
; 1.049 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.224      ;
; 1.049 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.224      ;
; 1.049 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.224      ;
; 1.049 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.224      ;
; 1.049 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.224      ;
; 1.049 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.224      ;
; 1.049 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.224      ;
; 1.049 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.224      ;
; 1.049 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.224      ;
; 1.049 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.224      ;
; 1.049 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.224      ;
; 1.049 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.224      ;
; 1.055 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 1.230      ;
; 1.095 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.285      ;
; 1.095 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.285      ;
; 1.095 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.285      ;
; 1.096 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a0                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.279      ;
; 1.096 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a1                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.279      ;
; 1.096 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a2                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.279      ;
; 1.096 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a3                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.279      ;
; 1.096 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a4                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.279      ;
; 1.096 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a5                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.279      ;
; 1.097 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 1.288      ;
; 1.097 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 1.288      ;
; 1.097 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 1.288      ;
; 1.098 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a0                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.282      ;
; 1.098 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a1                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.282      ;
; 1.098 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a2                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.282      ;
; 1.098 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a3                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.282      ;
; 1.098 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a4                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.282      ;
; 1.098 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a5                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.282      ;
; 1.098 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a6                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.282      ;
; 1.098 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a7                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.282      ;
; 1.098 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a8                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.282      ;
; 1.099 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.289      ;
; 1.099 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.289      ;
; 1.099 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.289      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.694      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.692      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.694      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.694      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.695      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 1.701      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16_OTERM67                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.016     ; 1.687      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM71                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.694      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16_OTERM65                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.017     ; 1.686      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.699      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.695      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.697      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.699      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.692      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.694      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.694      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.694      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 1.701      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.694      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.694      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.694      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.694      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.694      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.694      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.694      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.694      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.694      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.694      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.694      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.694      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.700      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 1.698      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.697      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.697      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.697      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.697      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 1.698      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.697      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 1.698      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 1.698      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 1.698      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 1.698      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 1.698      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 1.698      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 1.698      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 1.698      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 1.698      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.695      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.692      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.690      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.024     ; 1.679      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.692      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.690      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.690      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.690      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.024     ; 1.679      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.024     ; 1.679      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.697      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.697      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 1.689      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 1.689      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.699      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.699      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.699      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 1.701      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.702      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.699      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.702      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.702      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.697      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.697      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 1.689      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.016     ; 1.687      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.016     ; 1.687      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.016     ; 1.687      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 1.689      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.699      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.702      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.697      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.697      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.690      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.690      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 1.689      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 1.689      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 1.689      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 1.689      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.016     ; 1.687      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.697      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.697      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.685      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 1.689      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor6_OTERM79                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 1.689      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin|xor6_OTERM77                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.688      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.688      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.691      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 1.689      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.697      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.697      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 1.689      ;
; 1.551 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 1.689      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl|clk            ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl|clk            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode|clk             ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode|clk             ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl|clk           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl|clk           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                     ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg7  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 0.830 ; 0.830 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 0.827 ; 0.827 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 0.842 ; 0.842 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 0.842 ; 0.842 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 0.852 ; 0.852 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 0.852 ; 0.852 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 0.818 ; 0.818 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; KEY[*]       ; CLOCK_50   ; 5.556 ; 5.556 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; 5.556 ; 5.556 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.998 ; 4.998 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.825 ; 4.825 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.740 ; 4.740 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.883 ; 4.883 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.767 ; 4.767 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.551 ; 4.551 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.587 ; 4.587 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.998 ; 4.998 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.292 ; 4.292 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.600 ; 4.600 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.405 ; 4.405 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.352 ; 4.352 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.148 ; 4.148 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.290 ; 4.290 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.283 ; 4.283 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.999 ; 3.999 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.127 ; 4.127 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; 1.376 ; 1.376 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; 1.376 ; 1.376 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 1.567 ; 1.567 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.384 ; 1.384 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.483 ; 1.483 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.410 ; 1.410 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.401 ; 1.401 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.297 ; 1.297 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.334 ; 1.334 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.177 ; 1.177 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.308 ; 1.308 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.519 ; 1.519 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.567 ; 1.567 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.393 ; 1.393 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.372 ; 1.372 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.434 ; 1.434 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.471 ; 1.471 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; KEY[*]       ; CLOCK_50   ; -3.902 ; -3.902 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; -3.902 ; -3.902 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.402 ; -3.402 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -3.636 ; -3.636 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -3.628 ; -3.628 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -3.593 ; -3.593 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -3.622 ; -3.622 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.454 ; -3.454 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.600 ; -3.600 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.967 ; -3.967 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.458 ; -3.458 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.540 ; -3.540 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.547 ; -3.547 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.501 ; -3.501 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.559 ; -3.559 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.526 ; -3.526 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.473 ; -3.473 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -3.402 ; -3.402 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -3.557 ; -3.557 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; -0.902 ; -0.902 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; -0.902 ; -0.902 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -1.047 ; -1.047 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.264 ; -1.264 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.047 ; -1.047 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.363 ; -1.363 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.290 ; -1.290 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.281 ; -1.281 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.177 ; -1.177 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.214 ; -1.214 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.057 ; -1.057 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.188 ; -1.188 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.399 ; -1.399 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.447 ; -1.447 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.273 ; -1.273 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.252 ; -1.252 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.314 ; -1.314 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.351 ; -1.351 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 0.447  ; 0.447  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 0.426  ; 0.426  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 0.439  ; 0.439  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 0.447  ; 0.447  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 0.337  ; 0.337  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -0.055 ; -0.055 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -0.091 ; -0.091 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -0.089 ; -0.089 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 0.321  ; 0.321  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 0.340  ; 0.340  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 0.336  ; 0.336  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 0.347  ; 0.347  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 0.375  ; 0.375  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 0.784  ; 0.784  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 0.664  ; 0.664  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 0.806  ; 0.806  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.846 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 0.357  ; 0.357  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 0.521  ; 0.521  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 0.727  ; 0.727  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 0.350  ; 0.350  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 0.729  ; 0.729  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.846 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.773  ; 2.773  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.773  ; 2.773  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.636  ; 2.636  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.640  ; 2.640  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.561  ; 2.561  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.725  ; 2.725  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.640  ; 2.640  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.587  ; 2.587  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.523  ; 2.523  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.556  ; 2.556  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.489  ; 2.489  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.499  ; 2.499  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.526  ; 2.526  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.314  ; 3.314  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.087  ; 3.087  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.133  ; 3.133  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.028  ; 3.028  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.829  ; 2.829  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.727  ; 2.727  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.858  ; 2.858  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.858  ; 2.858  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.847  ; 2.847  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.696  ; 2.696  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.743  ; 2.743  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.704  ; 2.704  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.712  ; 2.712  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.818  ; 2.818  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.873  ; 2.873  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.028  ; 3.028  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.021  ; 3.021  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.019  ; 3.019  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.876  ; 2.876  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.998  ; 2.998  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; GPIO_1[*]      ; CLOCK_50   ; 3.920  ; 3.920  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 3.160  ; 3.160  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 3.288  ; 3.288  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 3.920  ; 3.920  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.178  ; 5.178  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.617  ; 4.617  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 4.939  ; 4.939  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 5.095  ; 5.095  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 5.178  ; 5.178  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.924  ; 4.924  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.975  ; 4.975  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 5.056  ; 5.056  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 5.026  ; 5.026  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.979  ; 4.979  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 5.050  ; 5.050  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.984  ; 4.984  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.994  ; 4.994  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 4.921  ; 4.921  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 4.932  ; 4.932  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.545  ; 4.545  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 4.961  ; 4.961  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 4.808  ; 4.808  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 4.782  ; 4.782  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.958  ; 3.958  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.519  ; 3.519  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.512  ; 3.512  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.482  ; 3.482  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.519  ; 3.519  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.211  ; 3.211  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.126  ; 3.126  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.079  ; 3.079  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.086  ; 3.086  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.341  ; 3.341  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.314  ; 3.314  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.104  ; 3.104  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.292  ; 3.292  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.093  ; 3.093  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.107  ; 3.107  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.103  ; 3.103  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.113  ; 3.113  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.224  ; 3.224  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 4.390  ; 4.390  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 4.353  ; 4.353  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 4.395  ; 4.395  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 4.386  ; 4.386  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 3.638  ; 3.638  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.747  ; 2.747  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.658  ; 2.658  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.662  ; 2.662  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.655  ; 2.655  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.633  ; 2.633  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.691  ; 2.691  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.667  ; 2.667  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.644  ; 2.644  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.613  ; 2.613  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.636  ; 2.636  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.590  ; 2.590  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.724  ; 2.724  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.747  ; 2.747  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.827  ; 2.827  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.707  ; 2.707  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.022  ; 3.022  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.651  ; 2.651  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.666  ; 3.666  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.285  ; 3.285  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.506  ; 3.506  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.392  ; 3.392  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.330  ; 3.330  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.383  ; 3.383  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.293  ; 3.293  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.535  ; 3.535  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.595  ; 3.595  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.666  ; 3.666  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.569  ; 3.569  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.584  ; 3.584  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.653  ; 3.653  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.649  ; 3.649  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.977  ; 2.977  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.940  ; 2.940  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; -0.273 ; -0.273 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -0.273 ; -0.273 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -0.258 ; -0.258 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -0.254 ; -0.254 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -0.043 ; -0.043 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -0.112 ; -0.112 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -0.146 ; -0.146 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -0.146 ; -0.146 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 0.051  ; 0.051  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -0.044 ; -0.044 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 0.072  ; 0.072  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -0.040 ; -0.040 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -0.005 ; -0.005 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 0.784  ; 0.784  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 0.664  ; 0.664  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 0.123  ; 0.123  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.846 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 0.353  ; 0.353  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 0.251  ; 0.251  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 0.131  ; 0.131  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 0.219  ; 0.219  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 0.133  ; 0.133  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.846 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.489  ; 2.489  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.773  ; 2.773  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.636  ; 2.636  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.640  ; 2.640  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.561  ; 2.561  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.725  ; 2.725  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.640  ; 2.640  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.587  ; 2.587  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.523  ; 2.523  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.556  ; 2.556  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.489  ; 2.489  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.499  ; 2.499  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.526  ; 2.526  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.314  ; 3.314  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.087  ; 3.087  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.133  ; 3.133  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.465  ; 2.465  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.567  ; 2.567  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.579  ; 2.579  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.594  ; 2.594  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.595  ; 2.595  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.570  ; 2.570  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.465  ; 2.465  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.578  ; 2.578  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.481  ; 2.481  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.531  ; 2.531  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.727  ; 2.727  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.721  ; 2.721  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.748  ; 2.748  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.604  ; 2.604  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.759  ; 2.759  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.019  ; 3.019  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.876  ; 2.876  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.998  ; 2.998  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; GPIO_1[*]      ; CLOCK_50   ; 3.160  ; 3.160  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 3.160  ; 3.160  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 3.288  ; 3.288  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 3.920  ; 3.920  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.857  ; 2.857  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 2.857  ; 2.857  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.492  ; 3.492  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.455  ; 3.455  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.476  ; 3.476  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.333  ; 3.333  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.288  ; 3.288  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.536  ; 3.536  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.309  ; 3.309  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.412  ; 3.412  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.182  ; 3.182  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.212  ; 3.212  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.228  ; 3.228  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.054  ; 3.054  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.133  ; 3.133  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 2.414  ; 2.414  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.614  ; 2.614  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.078  ; 3.078  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.194  ; 3.194  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.014  ; 3.014  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.994  ; 2.994  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.973  ; 2.973  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.001  ; 3.001  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.854  ; 2.854  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.843  ; 2.843  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.975  ; 2.975  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.828  ; 2.828  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.622  ; 2.622  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.798  ; 2.798  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.792  ; 2.792  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.615  ; 2.615  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.614  ; 2.614  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.973  ; 2.973  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 2.398  ; 2.398  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 2.581  ; 2.581  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 2.288  ; 2.288  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 2.409  ; 2.409  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 3.638  ; 3.638  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.590  ; 2.590  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.658  ; 2.658  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.662  ; 2.662  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.655  ; 2.655  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.633  ; 2.633  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.691  ; 2.691  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.667  ; 2.667  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.644  ; 2.644  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.613  ; 2.613  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.636  ; 2.636  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.590  ; 2.590  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.724  ; 2.724  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.747  ; 2.747  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.827  ; 2.827  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.707  ; 2.707  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.022  ; 3.022  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.651  ; 2.651  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.998  ; 2.998  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.202  ; 3.202  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.149  ; 3.149  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.054  ; 3.054  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.157  ; 3.157  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.998  ; 2.998  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.219  ; 3.219  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.012  ; 3.012  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.350  ; 3.350  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.368  ; 3.368  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.127  ; 3.127  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.022  ; 3.022  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.193  ; 3.193  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.266  ; 3.266  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.278  ; 3.278  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.358  ; 3.358  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.178  ; 3.178  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.977  ; 2.977  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.940  ; 2.940  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 2.995 ;    ;    ; 2.995 ;
; SW[1]      ; LEDR[1]     ; 3.023 ;    ;    ; 3.023 ;
; SW[2]      ; LEDR[2]     ; 2.794 ;    ;    ; 2.794 ;
; SW[3]      ; LEDR[3]     ; 2.915 ;    ;    ; 2.915 ;
; SW[4]      ; LEDR[4]     ; 2.842 ;    ;    ; 2.842 ;
; SW[5]      ; LEDR[5]     ; 3.060 ;    ;    ; 3.060 ;
; SW[6]      ; LEDR[6]     ; 2.870 ;    ;    ; 2.870 ;
; SW[7]      ; LEDR[7]     ; 3.468 ;    ;    ; 3.468 ;
; SW[8]      ; LEDR[8]     ; 3.211 ;    ;    ; 3.211 ;
; SW[9]      ; LEDR[9]     ; 3.384 ;    ;    ; 3.384 ;
; SW[10]     ; LEDR[10]    ; 3.099 ;    ;    ; 3.099 ;
; SW[11]     ; LEDR[11]    ; 3.066 ;    ;    ; 3.066 ;
; SW[12]     ; LEDR[12]    ; 3.108 ;    ;    ; 3.108 ;
; SW[13]     ; LEDR[13]    ; 5.496 ;    ;    ; 5.496 ;
; SW[14]     ; LEDR[14]    ; 5.528 ;    ;    ; 5.528 ;
; SW[15]     ; LEDR[15]    ; 5.447 ;    ;    ; 5.447 ;
; SW[16]     ; LEDR[16]    ; 5.585 ;    ;    ; 5.585 ;
; SW[17]     ; LEDR[17]    ; 5.505 ;    ;    ; 5.505 ;
; UART_RXD   ; UART_TXD    ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 2.995 ;    ;    ; 2.995 ;
; SW[1]      ; LEDR[1]     ; 3.023 ;    ;    ; 3.023 ;
; SW[2]      ; LEDR[2]     ; 2.794 ;    ;    ; 2.794 ;
; SW[3]      ; LEDR[3]     ; 2.915 ;    ;    ; 2.915 ;
; SW[4]      ; LEDR[4]     ; 2.842 ;    ;    ; 2.842 ;
; SW[5]      ; LEDR[5]     ; 3.060 ;    ;    ; 3.060 ;
; SW[6]      ; LEDR[6]     ; 2.870 ;    ;    ; 2.870 ;
; SW[7]      ; LEDR[7]     ; 3.468 ;    ;    ; 3.468 ;
; SW[8]      ; LEDR[8]     ; 3.211 ;    ;    ; 3.211 ;
; SW[9]      ; LEDR[9]     ; 3.384 ;    ;    ; 3.384 ;
; SW[10]     ; LEDR[10]    ; 3.099 ;    ;    ; 3.099 ;
; SW[11]     ; LEDR[11]    ; 3.066 ;    ;    ; 3.066 ;
; SW[12]     ; LEDR[12]    ; 3.108 ;    ;    ; 3.108 ;
; SW[13]     ; LEDR[13]    ; 5.496 ;    ;    ; 5.496 ;
; SW[14]     ; LEDR[14]    ; 5.528 ;    ;    ; 5.528 ;
; SW[15]     ; LEDR[15]    ; 5.447 ;    ;    ; 5.447 ;
; SW[16]     ; LEDR[16]    ; 5.585 ;    ;    ; 5.585 ;
; SW[17]     ; LEDR[17]    ; 5.505 ;    ;    ; 5.505 ;
; UART_RXD   ; UART_TXD    ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------+
; Output Enable Times                                                                      ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.771 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.771 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.801 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.801 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.917 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.917 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.917 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.917 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.962 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.932 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.962 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.962 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.963 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.963 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.973 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.973 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.949 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.469 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.846 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.781 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.743 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.723 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.696 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.782 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.782 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.597 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.614 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.614 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.614 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.614 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.489 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.489 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.479 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.469 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.625 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.625 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.655 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.655 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.771 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.771 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.771 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.771 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.816 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.786 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.816 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.816 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.817 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.817 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.827 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.827 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.803 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                              ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.771 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.771 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.801 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.801 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.917 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.917 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.917 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.917 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.962 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.932 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.962 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.962 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.963 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.963 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.973 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.973 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.949 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.492 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.869 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.804 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.766 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.746 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.719 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.805 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.805 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.620 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.637 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.637 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.637 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.637 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.512 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.512 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.502 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.492 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.625 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.625 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.655 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.655 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.771 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.771 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.771 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.771 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.816 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.786 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.816 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.816 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.817 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.817 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.827 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.827 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.803 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.771     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.771     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.801     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.801     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.917     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.917     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.917     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.917     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.962     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.932     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.962     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.962     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.963     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.963     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.973     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.973     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.949     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.469     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.846     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.781     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.743     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.723     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.696     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.782     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.782     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.597     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.614     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.614     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.614     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.614     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.489     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.489     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.479     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.469     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.625     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.625     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.655     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.655     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.771     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.771     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.771     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.771     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.816     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.786     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.816     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.816     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.817     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.817     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.827     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.827     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.803     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.771     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.771     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.801     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.801     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.917     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.917     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.917     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.917     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.962     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.932     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.962     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.962     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.963     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.963     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.973     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.973     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.949     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.492     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.869     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.804     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.766     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.746     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.719     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.805     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.805     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.620     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.637     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.637     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.637     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.637     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.512     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.512     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.502     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.492     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.625     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.625     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.655     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.655     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.771     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.771     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.771     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.771     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.816     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.786     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.816     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.816     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.817     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.817     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.827     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.827     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.803     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+-----------------------------------+--------+-------+----------+---------+---------------------+
; Clock                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; 5.134  ; 0.215 ; 2.204    ; 0.922   ; 2.620               ;
;  CLOCK_50                         ; N/A    ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  altera_reserved_tck              ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  unew|altpll_component|pll|clk[0] ; 5.920  ; 0.215 ; N/A      ; N/A     ; 4.000               ;
;  unew|altpll_component|pll|clk[1] ; 11.469 ; 0.215 ; 14.534   ; 0.922   ; 7.873               ;
;  unew|altpll_component|pll|clk[2] ; 5.134  ; 0.215 ; 2.204    ; 1.551   ; 2.620               ;
; Design-wide TNS                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  unew|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  unew|altpll_component|pll|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  unew|altpll_component|pll|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------+
; Setup Times                                                                                 ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.192  ; 1.192  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.162  ; 1.162  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.192  ; 1.192  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.192  ; 1.192  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.188  ; 1.188  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.158  ; 1.158  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.188  ; 1.188  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.188  ; 1.188  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.173  ; 1.173  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.173  ; 1.173  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.183  ; 1.183  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.183  ; 1.183  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.149  ; 1.149  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; KEY[*]       ; CLOCK_50   ; 10.047 ; 10.047 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; 10.047 ; 10.047 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 9.291  ; 9.291  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 8.879  ; 8.879  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 8.690  ; 8.690  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 8.942  ; 8.942  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 8.770  ; 8.770  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 8.286  ; 8.286  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 8.421  ; 8.421  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 9.291  ; 9.291  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.835  ; 7.835  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 8.380  ; 8.380  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 8.004  ; 8.004  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.839  ; 7.839  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.397  ; 7.397  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.763  ; 7.763  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.696  ; 7.696  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.118  ; 7.118  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.387  ; 7.387  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; 2.674  ; 2.674  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; 2.674  ; 2.674  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.799  ; 2.799  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.543  ; 2.543  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.099  ; 2.099  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.660  ; 2.660  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.552  ; 2.552  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.533  ; 2.533  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.394  ; 2.394  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.501  ; 2.501  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.097  ; 2.097  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.406  ; 2.406  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.799  ; 2.799  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.777  ; 2.777  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.593  ; 2.593  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.481  ; 2.481  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.585  ; 2.585  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.724  ; 2.724  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; KEY[*]       ; CLOCK_50   ; -3.902 ; -3.902 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; -3.902 ; -3.902 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.402 ; -3.402 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -3.636 ; -3.636 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -3.628 ; -3.628 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -3.593 ; -3.593 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -3.622 ; -3.622 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.454 ; -3.454 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.600 ; -3.600 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.967 ; -3.967 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.458 ; -3.458 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.540 ; -3.540 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.547 ; -3.547 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.501 ; -3.501 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.559 ; -3.559 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.526 ; -3.526 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.473 ; -3.473 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -3.402 ; -3.402 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -3.557 ; -3.557 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; -0.902 ; -0.902 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; -0.902 ; -0.902 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -1.047 ; -1.047 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.264 ; -1.264 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.047 ; -1.047 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.363 ; -1.363 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.290 ; -1.290 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.281 ; -1.281 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.177 ; -1.177 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.214 ; -1.214 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.057 ; -1.057 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.188 ; -1.188 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.399 ; -1.399 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.447 ; -1.447 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.273 ; -1.273 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.252 ; -1.252 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.314 ; -1.314 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.351 ; -1.351 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.272  ; 4.272  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.253  ; 4.253  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.272  ; 4.272  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.271  ; 4.271  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.940  ; 3.940  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.116  ; 3.116  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.074  ; 3.074  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.078  ; 3.078  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.969  ; 3.969  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.960  ; 3.960  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.950  ; 3.950  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.962  ; 3.962  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.018  ; 4.018  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 4.832  ; 4.832  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 4.544  ; 4.544  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.005  ; 5.005  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.132 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.958  ; 3.958  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 4.319  ; 4.319  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.844  ; 4.844  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 3.970  ; 3.970  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.838  ; 4.838  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.132 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.825  ; 5.825  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.825  ; 5.825  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.523  ; 5.523  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.520  ; 5.520  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.279  ; 5.279  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.670  ; 5.670  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.478  ; 5.478  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.403  ; 5.403  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.227  ; 5.227  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.258  ; 5.258  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.142  ; 5.142  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.151  ; 5.151  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.210  ; 5.210  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 7.111  ; 7.111  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 6.783  ; 6.783  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 6.463  ; 6.463  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; 6.480  ; 6.480  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.272  ; 6.272  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.905  ; 5.905  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.643  ; 5.643  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.933  ; 5.933  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.950  ; 5.950  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.935  ; 5.935  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.606  ; 5.606  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.645  ; 5.645  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.549  ; 5.549  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.634  ; 5.634  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.059  ; 6.059  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.808  ; 5.808  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.953  ; 5.953  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 6.106  ; 6.106  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 6.271  ; 6.271  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.104  ; 6.104  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 6.272  ; 6.272  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; CLOCK_50   ; 6.005  ; 6.005  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 6.280  ; 6.280  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; CLOCK_50   ; 5.974  ; 5.974  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 6.277  ; 6.277  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; GPIO_1[*]      ; CLOCK_50   ; 8.075  ; 8.075  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 6.314  ; 6.314  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 6.633  ; 6.633  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 8.075  ; 8.075  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 10.899 ; 10.899 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 9.579  ; 9.579  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 10.339 ; 10.339 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 10.736 ; 10.736 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 10.899 ; 10.899 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 10.323 ; 10.323 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 10.377 ; 10.377 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 10.531 ; 10.531 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 10.522 ; 10.522 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 10.464 ; 10.464 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 10.551 ; 10.551 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 10.474 ; 10.474 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 10.436 ; 10.436 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 10.330 ; 10.330 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 10.320 ; 10.320 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 9.499  ; 9.499  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 10.439 ; 10.439 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.082 ; 10.082 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 10.016 ; 10.016 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 8.162  ; 8.162  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 7.104  ; 7.104  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 7.093  ; 7.093  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 7.086  ; 7.086  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 7.104  ; 7.104  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 6.518  ; 6.518  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 6.348  ; 6.348  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 6.295  ; 6.295  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 6.301  ; 6.301  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 6.789  ; 6.789  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 6.818  ; 6.818  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 6.321  ; 6.321  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 6.666  ; 6.666  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 6.251  ; 6.251  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 6.270  ; 6.270  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 6.268  ; 6.268  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 6.281  ; 6.281  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 6.607  ; 6.607  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 9.200  ; 9.200  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 9.087  ; 9.087  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 9.200  ; 9.200  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 9.101  ; 9.101  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 7.184  ; 7.184  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.659  ; 5.659  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.492  ; 5.492  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.493  ; 5.493  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.483  ; 5.483  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.403  ; 5.403  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.543  ; 5.543  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.521  ; 5.521  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.465  ; 5.465  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.423  ; 5.423  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.438  ; 5.438  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.317  ; 5.317  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.603  ; 5.603  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.659  ; 5.659  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 5.654  ; 5.654  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 5.365  ; 5.365  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 6.211  ; 6.211  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 5.330  ; 5.330  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.633  ; 7.633  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.859  ; 6.859  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 7.239  ; 7.239  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 7.065  ; 7.065  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 6.924  ; 6.924  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 7.062  ; 7.062  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 7.312  ; 7.312  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.797  ; 6.797  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 7.326  ; 7.326  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 7.169  ; 7.169  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 7.423  ; 7.423  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 7.158  ; 7.158  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 7.633  ; 7.633  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 7.456  ; 7.456  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 7.472  ; 7.472  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 7.589  ; 7.589  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 7.616  ; 7.616  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 5.901  ; 5.901  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 5.943  ; 5.943  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 6.172  ; 6.172  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 6.001  ; 6.001  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; -0.273 ; -0.273 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -0.273 ; -0.273 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -0.258 ; -0.258 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -0.254 ; -0.254 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -0.043 ; -0.043 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -0.112 ; -0.112 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -0.146 ; -0.146 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -0.146 ; -0.146 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 0.051  ; 0.051  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -0.044 ; -0.044 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 0.072  ; 0.072  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -0.040 ; -0.040 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -0.005 ; -0.005 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 0.784  ; 0.784  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 0.664  ; 0.664  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 0.123  ; 0.123  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.846 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 0.353  ; 0.353  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 0.251  ; 0.251  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 0.131  ; 0.131  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 0.219  ; 0.219  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 0.133  ; 0.133  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.846 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.489  ; 2.489  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.773  ; 2.773  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.636  ; 2.636  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.640  ; 2.640  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.561  ; 2.561  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.725  ; 2.725  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.640  ; 2.640  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.587  ; 2.587  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.523  ; 2.523  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.556  ; 2.556  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.489  ; 2.489  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.499  ; 2.499  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.526  ; 2.526  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.314  ; 3.314  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.087  ; 3.087  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.133  ; 3.133  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.465  ; 2.465  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.567  ; 2.567  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.579  ; 2.579  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.594  ; 2.594  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.595  ; 2.595  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.570  ; 2.570  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.465  ; 2.465  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.578  ; 2.578  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.481  ; 2.481  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.531  ; 2.531  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.727  ; 2.727  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.721  ; 2.721  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.748  ; 2.748  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.604  ; 2.604  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.759  ; 2.759  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.019  ; 3.019  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.876  ; 2.876  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.998  ; 2.998  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; GPIO_1[*]      ; CLOCK_50   ; 3.160  ; 3.160  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 3.160  ; 3.160  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 3.288  ; 3.288  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 3.920  ; 3.920  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.857  ; 2.857  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 2.857  ; 2.857  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.492  ; 3.492  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.455  ; 3.455  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.476  ; 3.476  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.333  ; 3.333  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.288  ; 3.288  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.536  ; 3.536  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.309  ; 3.309  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.412  ; 3.412  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.182  ; 3.182  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.212  ; 3.212  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.228  ; 3.228  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.054  ; 3.054  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.133  ; 3.133  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 2.414  ; 2.414  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.614  ; 2.614  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.078  ; 3.078  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.194  ; 3.194  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.014  ; 3.014  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.994  ; 2.994  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.973  ; 2.973  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.001  ; 3.001  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.854  ; 2.854  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.843  ; 2.843  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.975  ; 2.975  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.828  ; 2.828  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.622  ; 2.622  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.798  ; 2.798  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.792  ; 2.792  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.615  ; 2.615  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.614  ; 2.614  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.973  ; 2.973  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 2.398  ; 2.398  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 2.581  ; 2.581  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 2.288  ; 2.288  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 2.409  ; 2.409  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 3.638  ; 3.638  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.590  ; 2.590  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.658  ; 2.658  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.662  ; 2.662  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.655  ; 2.655  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.633  ; 2.633  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.691  ; 2.691  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.667  ; 2.667  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.644  ; 2.644  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.613  ; 2.613  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.636  ; 2.636  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.590  ; 2.590  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.724  ; 2.724  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.747  ; 2.747  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.827  ; 2.827  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.707  ; 2.707  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.022  ; 3.022  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.651  ; 2.651  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.998  ; 2.998  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.202  ; 3.202  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.149  ; 3.149  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.054  ; 3.054  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.157  ; 3.157  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.998  ; 2.998  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.219  ; 3.219  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.012  ; 3.012  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.350  ; 3.350  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.368  ; 3.368  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.127  ; 3.127  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.022  ; 3.022  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.193  ; 3.193  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.266  ; 3.266  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.278  ; 3.278  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.358  ; 3.358  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.178  ; 3.178  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.977  ; 2.977  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.940  ; 2.940  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 5.615 ;    ;    ; 5.615 ;
; SW[1]      ; LEDR[1]     ; 5.673 ;    ;    ; 5.673 ;
; SW[2]      ; LEDR[2]     ; 5.135 ;    ;    ; 5.135 ;
; SW[3]      ; LEDR[3]     ; 5.425 ;    ;    ; 5.425 ;
; SW[4]      ; LEDR[4]     ; 5.280 ;    ;    ; 5.280 ;
; SW[5]      ; LEDR[5]     ; 5.702 ;    ;    ; 5.702 ;
; SW[6]      ; LEDR[6]     ; 5.338 ;    ;    ; 5.338 ;
; SW[7]      ; LEDR[7]     ; 6.319 ;    ;    ; 6.319 ;
; SW[8]      ; LEDR[8]     ; 5.872 ;    ;    ; 5.872 ;
; SW[9]      ; LEDR[9]     ; 6.213 ;    ;    ; 6.213 ;
; SW[10]     ; LEDR[10]    ; 5.682 ;    ;    ; 5.682 ;
; SW[11]     ; LEDR[11]    ; 5.640 ;    ;    ; 5.640 ;
; SW[12]     ; LEDR[12]    ; 5.696 ;    ;    ; 5.696 ;
; SW[13]     ; LEDR[13]    ; 9.602 ;    ;    ; 9.602 ;
; SW[14]     ; LEDR[14]    ; 9.636 ;    ;    ; 9.636 ;
; SW[15]     ; LEDR[15]    ; 9.408 ;    ;    ; 9.408 ;
; SW[16]     ; LEDR[16]    ; 9.788 ;    ;    ; 9.788 ;
; SW[17]     ; LEDR[17]    ; 9.594 ;    ;    ; 9.594 ;
; UART_RXD   ; UART_TXD    ; 8.016 ;    ;    ; 8.016 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 2.995 ;    ;    ; 2.995 ;
; SW[1]      ; LEDR[1]     ; 3.023 ;    ;    ; 3.023 ;
; SW[2]      ; LEDR[2]     ; 2.794 ;    ;    ; 2.794 ;
; SW[3]      ; LEDR[3]     ; 2.915 ;    ;    ; 2.915 ;
; SW[4]      ; LEDR[4]     ; 2.842 ;    ;    ; 2.842 ;
; SW[5]      ; LEDR[5]     ; 3.060 ;    ;    ; 3.060 ;
; SW[6]      ; LEDR[6]     ; 2.870 ;    ;    ; 2.870 ;
; SW[7]      ; LEDR[7]     ; 3.468 ;    ;    ; 3.468 ;
; SW[8]      ; LEDR[8]     ; 3.211 ;    ;    ; 3.211 ;
; SW[9]      ; LEDR[9]     ; 3.384 ;    ;    ; 3.384 ;
; SW[10]     ; LEDR[10]    ; 3.099 ;    ;    ; 3.099 ;
; SW[11]     ; LEDR[11]    ; 3.066 ;    ;    ; 3.066 ;
; SW[12]     ; LEDR[12]    ; 3.108 ;    ;    ; 3.108 ;
; SW[13]     ; LEDR[13]    ; 5.496 ;    ;    ; 5.496 ;
; SW[14]     ; LEDR[14]    ; 5.528 ;    ;    ; 5.528 ;
; SW[15]     ; LEDR[15]    ; 5.447 ;    ;    ; 5.447 ;
; SW[16]     ; LEDR[16]    ; 5.585 ;    ;    ; 5.585 ;
; SW[17]     ; LEDR[17]    ; 5.505 ;    ;    ; 5.505 ;
; UART_RXD   ; UART_TXD    ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 6        ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 202244   ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 160      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10069    ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 6        ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 202244   ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 160      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10069    ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                              ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5289     ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 204      ; 0        ; 2        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0        ; 30       ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                               ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5289     ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 204      ; 0        ; 2        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0        ; 30       ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 70    ; 70   ;
; Unconstrained Input Port Paths  ; 216   ; 216  ;
; Unconstrained Output Ports      ; 198   ; 198  ;
; Unconstrained Output Port Paths ; 1596  ; 1596 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 31 02:26:34 2013
Info: Command: quartus_sta niosControl3CamOnly -c DE2_D5M
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_jtag_atlantic
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity dcfifo_m2o1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'DE2_D5M.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[0]} {unew|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[1]} {unew|altpll_component|pll|clk[1]}
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[2]} {unew|altpll_component|pll|clk[2]}
Warning: Node: GPIO_1[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Analyzing Slow Model
Info: Worst-case setup slack is 5.134
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.134         0.000 unew|altpll_component|pll|clk[2] 
    Info:     5.920         0.000 unew|altpll_component|pll|clk[0] 
    Info:    11.469         0.000 unew|altpll_component|pll|clk[1] 
Info: Worst-case hold slack is 0.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.391         0.000 unew|altpll_component|pll|clk[0] 
    Info:     0.391         0.000 unew|altpll_component|pll|clk[1] 
    Info:     0.391         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case recovery slack is 2.204
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.204         0.000 unew|altpll_component|pll|clk[2] 
    Info:    14.534         0.000 unew|altpll_component|pll|clk[1] 
Info: Worst-case removal slack is 1.732
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.732         0.000 unew|altpll_component|pll|clk[1] 
    Info:     2.566         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case minimum pulse width slack is 2.620
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.620         0.000 unew|altpll_component|pll|clk[2] 
    Info:     4.000         0.000 unew|altpll_component|pll|clk[0] 
    Info:     7.873         0.000 unew|altpll_component|pll|clk[1] 
    Info:    10.000         0.000 CLOCK_50 
    Info:    97.778         0.000 altera_reserved_tck 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning: Node: GPIO_1[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Worst-case setup slack is 6.489
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.489         0.000 unew|altpll_component|pll|clk[0] 
    Info:     7.543         0.000 unew|altpll_component|pll|clk[2] 
    Info:    15.718         0.000 unew|altpll_component|pll|clk[1] 
Info: Worst-case hold slack is 0.215
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.215         0.000 unew|altpll_component|pll|clk[0] 
    Info:     0.215         0.000 unew|altpll_component|pll|clk[1] 
    Info:     0.215         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case recovery slack is 3.329
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.329         0.000 unew|altpll_component|pll|clk[2] 
    Info:    17.451         0.000 unew|altpll_component|pll|clk[1] 
Info: Worst-case removal slack is 0.922
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.922         0.000 unew|altpll_component|pll|clk[1] 
    Info:     1.551         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case minimum pulse width slack is 2.620
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.620         0.000 unew|altpll_component|pll|clk[2] 
    Info:     4.000         0.000 unew|altpll_component|pll|clk[0] 
    Info:     7.873         0.000 unew|altpll_component|pll|clk[1] 
    Info:    10.000         0.000 CLOCK_50 
    Info:    97.778         0.000 altera_reserved_tck 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Sun Mar 31 02:27:01 2013
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:12


