// Seed: 2596666432
module module_0;
  wire id_1;
  ;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output supply1 id_2
);
  assign id_2 = -1'b0;
  module_0 modCall_1 ();
  wire id_4;
endmodule
module module_2 #(
    parameter id_2 = 32'd28
) (
    input wire id_0,
    input tri1 id_1,
    input tri _id_2,
    input supply1 id_3
    , id_6,
    input supply1 id_4
);
  logic [-1  ~^  id_2 : id_2] id_7;
  module_0 modCall_1 ();
  final $signed(87);
  ;
endmodule
