-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity jpeg2bmp_huff_make_dhuff_tb_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_xhtbl_bits_offset : IN STD_LOGIC_VECTOR (9 downto 0);
    p_dhtbl_maxcode_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_dhtbl_maxcode_ce0 : OUT STD_LOGIC;
    p_dhtbl_maxcode_we0 : OUT STD_LOGIC;
    p_dhtbl_maxcode_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_dhtbl_maxcode_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_dhtbl_maxcode_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_dhtbl_maxcode_ce1 : OUT STD_LOGIC;
    p_dhtbl_maxcode_we1 : OUT STD_LOGIC;
    p_dhtbl_maxcode_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_dhtbl_maxcode_offset : IN STD_LOGIC_VECTOR (0 downto 0);
    p_dhtbl_mincode_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_dhtbl_mincode_ce0 : OUT STD_LOGIC;
    p_dhtbl_mincode_we0 : OUT STD_LOGIC;
    p_dhtbl_mincode_d0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_dhtbl_mincode_offset : IN STD_LOGIC_VECTOR (0 downto 0);
    p_dhtbl_valptr_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_dhtbl_valptr_ce0 : OUT STD_LOGIC;
    p_dhtbl_valptr_we0 : OUT STD_LOGIC;
    p_dhtbl_valptr_d0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_dhtbl_valptr_offset : IN STD_LOGIC_VECTOR (0 downto 0);
    p_jinfo_dc_xhuff_tbl_bits_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_jinfo_dc_xhuff_tbl_bits_ce0 : OUT STD_LOGIC;
    p_jinfo_dc_xhuff_tbl_bits_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of jpeg2bmp_huff_make_dhuff_tb_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_24 : STD_LOGIC_VECTOR (6 downto 0) := "0100100";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal select_ln668_fu_239_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln668_reg_490 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln669_fu_247_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln669_reg_495 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln671_fu_255_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln671_reg_500 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln671_cast_fu_263_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln671_cast_reg_505 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln638_fu_345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln638_reg_542 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal p_load_2_reg_546 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln638_fu_351_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln638_reg_551 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal size_5_reg_561 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal p_dhtbl_maxcode_addr_reg_584 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal p_dhtbl_maxcode_load_reg_589 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal huffsize_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal huffsize_ce0 : STD_LOGIC;
    signal huffsize_we0 : STD_LOGIC;
    signal huffsize_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal huffsize_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal huffcode_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal huffcode_ce0 : STD_LOGIC;
    signal huffcode_we0 : STD_LOGIC;
    signal huffcode_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal huffcode_ce1 : STD_LOGIC;
    signal huffcode_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_ap_start : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_ap_done : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_ap_idle : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_ap_ready : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_huffsize_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_huffsize_ce0 : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_huffsize_we0 : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_huffsize_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_ap_start : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_ap_done : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_ap_idle : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_ap_ready : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffcode_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffcode_ce0 : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffcode_we0 : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffcode_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffsize_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffsize_ce0 : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_code_4_out : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_code_4_out_ap_vld : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_add_ln651_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_add_ln651_out_ap_vld : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffsize_load_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffsize_load_out_ap_vld : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_ap_start : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_ap_done : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_ap_idle : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_ap_ready : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_p_out_ap_vld : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_ap_start : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_ap_done : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_ap_idle : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_ap_ready : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_ce0 : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_we0 : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_ce1 : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_we1 : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_mincode_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_mincode_ce0 : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_mincode_we0 : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_mincode_d0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_valptr_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_valptr_ce0 : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_valptr_we0 : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_valptr_d0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_huffcode_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_huffcode_ce0 : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_huffcode_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_huffcode_ce1 : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_ml_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_ml_out_ap_vld : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_jinfo_dc_xhuff_tbl_bits_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_jinfo_dc_xhuff_tbl_bits_ce0 : STD_LOGIC;
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal huffsize_load_loc_fu_86 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal icmp_ln654_fu_407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal code_fu_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal p_cast3_fu_317_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln637_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln643_fu_322_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln676_fu_435_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_74 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln637_2_fu_369_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal p_fu_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal add_ln637_fu_358_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal size_4_fu_106 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal p_2_fu_114 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal add_ln676_fu_440_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_290_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_cast_fu_298_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_fu_302_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_307_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln638_2_fu_341_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln638_fu_337_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln676_fu_426_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln676_1_fu_430_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component jpeg2bmp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln638 : IN STD_LOGIC_VECTOR (31 downto 0);
        add_ln638 : IN STD_LOGIC_VECTOR (8 downto 0);
        huffsize_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        huffsize_ce0 : OUT STD_LOGIC;
        huffsize_we0 : OUT STD_LOGIC;
        huffsize_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        i : IN STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component jpeg2bmp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln650 : IN STD_LOGIC_VECTOR (31 downto 0);
        code : IN STD_LOGIC_VECTOR (31 downto 0);
        huffcode_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        huffcode_ce0 : OUT STD_LOGIC;
        huffcode_we0 : OUT STD_LOGIC;
        huffcode_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        huffsize_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        huffsize_ce0 : OUT STD_LOGIC;
        huffsize_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
        size_4 : IN STD_LOGIC_VECTOR (4 downto 0);
        code_4_out : OUT STD_LOGIC_VECTOR (30 downto 0);
        code_4_out_ap_vld : OUT STD_LOGIC;
        add_ln651_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_ln651_out_ap_vld : OUT STD_LOGIC;
        huffsize_load_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        huffsize_load_out_ap_vld : OUT STD_LOGIC );
    end component;


    component jpeg2bmp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        code_4_reload : IN STD_LOGIC_VECTOR (30 downto 0);
        zext_ln649 : IN STD_LOGIC_VECTOR (4 downto 0);
        zext_ln652 : IN STD_LOGIC_VECTOR (4 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC );
    end component;


    component jpeg2bmp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        select_ln671 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_dhtbl_maxcode_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_dhtbl_maxcode_ce0 : OUT STD_LOGIC;
        p_dhtbl_maxcode_we0 : OUT STD_LOGIC;
        p_dhtbl_maxcode_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_dhtbl_maxcode_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_dhtbl_maxcode_ce1 : OUT STD_LOGIC;
        p_dhtbl_maxcode_we1 : OUT STD_LOGIC;
        p_dhtbl_maxcode_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        select_ln669 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_dhtbl_mincode_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_dhtbl_mincode_ce0 : OUT STD_LOGIC;
        p_dhtbl_mincode_we0 : OUT STD_LOGIC;
        p_dhtbl_mincode_d0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        select_ln668 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_dhtbl_valptr_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_dhtbl_valptr_ce0 : OUT STD_LOGIC;
        p_dhtbl_valptr_we0 : OUT STD_LOGIC;
        p_dhtbl_valptr_d0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        p_xhtbl_bits_offset : IN STD_LOGIC_VECTOR (9 downto 0);
        huffcode_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        huffcode_ce0 : OUT STD_LOGIC;
        huffcode_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        huffcode_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        huffcode_ce1 : OUT STD_LOGIC;
        huffcode_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_dhtbl_ml_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_dhtbl_ml_out_ap_vld : OUT STD_LOGIC;
        p_jinfo_dc_xhuff_tbl_bits_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_jinfo_dc_xhuff_tbl_bits_ce0 : OUT STD_LOGIC;
        p_jinfo_dc_xhuff_tbl_bits_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component jpeg2bmp_huff_make_dhuff_tb_1_huffsize_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (4 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component jpeg2bmp_huff_make_dhuff_tb_1_huffcode_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    huffsize_U : component jpeg2bmp_huff_make_dhuff_tb_1_huffsize_RAM_AUTO_1R1W
    generic map (
        DataWidth => 5,
        AddressRange => 257,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => huffsize_address0,
        ce0 => huffsize_ce0,
        we0 => huffsize_we0,
        d0 => huffsize_d0,
        q0 => huffsize_q0);

    huffcode_U : component jpeg2bmp_huff_make_dhuff_tb_1_huffcode_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 257,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => huffcode_address0,
        ce0 => huffcode_ce0,
        we0 => huffcode_we0,
        d0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffcode_d0,
        q0 => huffcode_q0,
        address1 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_huffcode_address1,
        ce1 => huffcode_ce1,
        q1 => huffcode_q1);

    grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189 : component jpeg2bmp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_ap_start,
        ap_done => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_ap_done,
        ap_idle => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_ap_idle,
        ap_ready => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_ap_ready,
        sext_ln638 => p_load_2_reg_546,
        add_ln638 => add_ln638_reg_551,
        huffsize_address0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_huffsize_address0,
        huffsize_ce0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_huffsize_ce0,
        huffsize_we0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_huffsize_we0,
        huffsize_d0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_huffsize_d0,
        i => i_fu_74);

    grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197 : component jpeg2bmp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_ap_start,
        ap_done => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_ap_done,
        ap_idle => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_ap_idle,
        ap_ready => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_ap_ready,
        sext_ln650 => p_2_fu_114,
        code => code_fu_110,
        huffcode_address0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffcode_address0,
        huffcode_ce0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffcode_ce0,
        huffcode_we0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffcode_we0,
        huffcode_d0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffcode_d0,
        huffsize_address0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffsize_address0,
        huffsize_ce0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffsize_ce0,
        huffsize_q0 => huffsize_q0,
        size_4 => size_4_fu_106,
        code_4_out => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_code_4_out,
        code_4_out_ap_vld => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_code_4_out_ap_vld,
        add_ln651_out => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_add_ln651_out,
        add_ln651_out_ap_vld => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_add_ln651_out_ap_vld,
        huffsize_load_out => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffsize_load_out,
        huffsize_load_out_ap_vld => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffsize_load_out_ap_vld);

    grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209 : component jpeg2bmp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_ap_start,
        ap_done => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_ap_done,
        ap_idle => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_ap_idle,
        ap_ready => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_ap_ready,
        code_4_reload => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_code_4_out,
        zext_ln649 => size_5_reg_561,
        zext_ln652 => huffsize_load_loc_fu_86,
        p_out => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_p_out,
        p_out_ap_vld => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_p_out_ap_vld);

    grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217 : component jpeg2bmp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_ap_start,
        ap_done => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_ap_done,
        ap_idle => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_ap_idle,
        ap_ready => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_ap_ready,
        select_ln671 => select_ln671_reg_500,
        p_dhtbl_maxcode_address0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_address0,
        p_dhtbl_maxcode_ce0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_ce0,
        p_dhtbl_maxcode_we0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_we0,
        p_dhtbl_maxcode_d0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_d0,
        p_dhtbl_maxcode_address1 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_address1,
        p_dhtbl_maxcode_ce1 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_ce1,
        p_dhtbl_maxcode_we1 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_we1,
        p_dhtbl_maxcode_d1 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_d1,
        select_ln669 => select_ln669_reg_495,
        p_dhtbl_mincode_address0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_mincode_address0,
        p_dhtbl_mincode_ce0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_mincode_ce0,
        p_dhtbl_mincode_we0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_mincode_we0,
        p_dhtbl_mincode_d0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_mincode_d0,
        select_ln668 => select_ln668_reg_490,
        p_dhtbl_valptr_address0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_valptr_address0,
        p_dhtbl_valptr_ce0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_valptr_ce0,
        p_dhtbl_valptr_we0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_valptr_we0,
        p_dhtbl_valptr_d0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_valptr_d0,
        p_xhtbl_bits_offset => p_xhtbl_bits_offset,
        huffcode_address0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_huffcode_address0,
        huffcode_ce0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_huffcode_ce0,
        huffcode_q0 => huffcode_q0,
        huffcode_address1 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_huffcode_address1,
        huffcode_ce1 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_huffcode_ce1,
        huffcode_q1 => huffcode_q1,
        p_dhtbl_ml_out => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_ml_out,
        p_dhtbl_ml_out_ap_vld => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_ml_out_ap_vld,
        p_jinfo_dc_xhuff_tbl_bits_address0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_jinfo_dc_xhuff_tbl_bits_address0,
        p_jinfo_dc_xhuff_tbl_bits_ce0 => grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_jinfo_dc_xhuff_tbl_bits_ce0,
        p_jinfo_dc_xhuff_tbl_bits_q0 => p_jinfo_dc_xhuff_tbl_bits_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln638_fu_345_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_ap_ready = ap_const_logic_1)) then 
                    grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_ap_ready = ap_const_logic_1)) then 
                    grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln654_fu_407_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_ap_ready = ap_const_logic_1)) then 
                    grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln654_fu_407_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_ap_ready = ap_const_logic_1)) then 
                    grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    code_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln637_fu_284_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                code_fu_110 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_p_out_ap_vld = ap_const_logic_1))) then 
                code_fu_110 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_p_out;
            end if; 
        end if;
    end process;

    i_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_74 <= ap_const_lv5_1;
            elsif (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i_fu_74 <= add_ln637_2_fu_369_p2;
            end if; 
        end if;
    end process;

    p_2_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln637_fu_284_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_2_fu_114 <= ap_const_lv32_0;
            elsif (((icmp_ln654_fu_407_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                p_2_fu_114 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_add_ln651_out;
            end if; 
        end if;
    end process;

    p_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                p_fu_78 <= ap_const_lv32_0;
            elsif (((icmp_ln638_fu_345_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_fu_78 <= add_ln637_fu_358_p2;
            end if; 
        end if;
    end process;

    size_4_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                size_4_fu_106 <= huffsize_q0;
            elsif (((icmp_ln654_fu_407_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                size_4_fu_106 <= huffsize_load_loc_fu_86;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln638_reg_551 <= add_ln638_fu_351_p2;
                icmp_ln638_reg_542 <= icmp_ln638_fu_345_p2;
                p_load_2_reg_546 <= p_fu_78;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffsize_load_out_ap_vld = ap_const_logic_1))) then
                huffsize_load_loc_fu_86 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffsize_load_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                p_dhtbl_maxcode_addr_reg_584 <= zext_ln676_fu_435_p1(7 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                p_dhtbl_maxcode_load_reg_589 <= p_dhtbl_maxcode_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    select_ln668_reg_490(2) <= select_ln668_fu_239_p3(2);    select_ln668_reg_490(5) <= select_ln668_fu_239_p3(5);
                    select_ln669_reg_495(2) <= select_ln669_fu_247_p3(2);    select_ln669_reg_495(5) <= select_ln669_fu_247_p3(5);
                    select_ln671_cast_reg_505(2) <= select_ln671_cast_fu_263_p3(2);    select_ln671_cast_reg_505(5) <= select_ln671_cast_fu_263_p3(5);
                    select_ln671_reg_500(2) <= select_ln671_fu_255_p3(2);    select_ln671_reg_500(5) <= select_ln671_fu_255_p3(5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                size_5_reg_561 <= size_4_fu_106;
            end if;
        end if;
    end process;
    select_ln668_reg_490(1 downto 0) <= "00";
    select_ln668_reg_490(4 downto 3) <= "00";
    select_ln669_reg_495(1 downto 0) <= "00";
    select_ln669_reg_495(4 downto 3) <= "00";
    select_ln671_reg_500(1 downto 0) <= "00";
    select_ln671_reg_500(4 downto 3) <= "00";
    select_ln671_cast_reg_505(1 downto 0) <= "00";
    select_ln671_cast_reg_505(4 downto 3) <= "00";
    select_ln671_cast_reg_505(6) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_ap_done, grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_ap_done, grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state9, icmp_ln654_fu_407_p2, ap_CS_fsm_state10, ap_CS_fsm_state11, icmp_ln637_fu_284_p2, ap_block_state4_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln637_fu_284_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((icmp_ln654_fu_407_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln637_2_fu_369_p2 <= std_logic_vector(unsigned(i_fu_74) + unsigned(ap_const_lv5_1));
    add_ln637_fu_358_p2 <= std_logic_vector(unsigned(zext_ln638_fu_337_p1) + unsigned(p_fu_78));
    add_ln638_fu_351_p2 <= std_logic_vector(unsigned(zext_ln638_2_fu_341_p1) + unsigned(ap_const_lv9_1));
    add_ln676_1_fu_430_p2 <= std_logic_vector(unsigned(select_ln671_cast_reg_505) + unsigned(trunc_ln676_fu_426_p1));
    add_ln676_fu_440_p2 <= std_logic_vector(unsigned(p_dhtbl_maxcode_load_reg_589) + unsigned(ap_const_lv32_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_ap_done)
    begin
        if ((grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state11_blk_assign_proc : process(grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_ap_done)
    begin
        if ((grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_ap_done)
    begin
        if ((grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state4_on_subcall_done_assign_proc : process(icmp_ln638_reg_542, grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((icmp_ln638_reg_542 = ap_const_lv1_0) and (grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_ml_out;
    empty_fu_302_p2 <= std_logic_vector(unsigned(p_cast_fu_298_p1) + unsigned(p_xhtbl_bits_offset));
    grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_ap_start <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_ap_start_reg;
    grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_ap_start <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_ap_start_reg;
    grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_ap_start <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209_ap_start_reg;
    grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_ap_start <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_ap_start_reg;

    huffcode_address0_assign_proc : process(grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffcode_address0, grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_huffcode_address0, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            huffcode_address0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_huffcode_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            huffcode_address0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffcode_address0;
        else 
            huffcode_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    huffcode_ce0_assign_proc : process(grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffcode_ce0, grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_huffcode_ce0, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            huffcode_ce0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_huffcode_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            huffcode_ce0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffcode_ce0;
        else 
            huffcode_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    huffcode_ce1_assign_proc : process(grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_huffcode_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            huffcode_ce1 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_huffcode_ce1;
        else 
            huffcode_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    huffcode_we0_assign_proc : process(grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffcode_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            huffcode_we0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffcode_we0;
        else 
            huffcode_we0 <= ap_const_logic_0;
        end if; 
    end process;


    huffsize_address0_assign_proc : process(ap_CS_fsm_state2, icmp_ln638_reg_542, ap_CS_fsm_state5, grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_huffsize_address0, grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffsize_address0, ap_CS_fsm_state4, ap_CS_fsm_state8, zext_ln643_fu_322_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            huffsize_address0 <= ap_const_lv64_0(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            huffsize_address0 <= zext_ln643_fu_322_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            huffsize_address0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffsize_address0;
        elsif (((icmp_ln638_reg_542 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            huffsize_address0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_huffsize_address0;
        else 
            huffsize_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    huffsize_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln638_reg_542, ap_CS_fsm_state5, grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_huffsize_ce0, grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffsize_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            huffsize_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            huffsize_ce0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197_huffsize_ce0;
        elsif (((icmp_ln638_reg_542 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            huffsize_ce0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_huffsize_ce0;
        else 
            huffsize_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    huffsize_d0_assign_proc : process(ap_CS_fsm_state2, icmp_ln638_reg_542, grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_huffsize_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            huffsize_d0 <= ap_const_lv5_0;
        elsif (((icmp_ln638_reg_542 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            huffsize_d0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_huffsize_d0;
        else 
            huffsize_d0 <= "XXXXX";
        end if; 
    end process;


    huffsize_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln638_reg_542, grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_huffsize_we0, ap_CS_fsm_state4, icmp_ln637_fu_284_p2)
    begin
        if (((icmp_ln637_fu_284_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            huffsize_we0 <= ap_const_logic_1;
        elsif (((icmp_ln638_reg_542 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            huffsize_we0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189_huffsize_we0;
        else 
            huffsize_we0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln637_fu_284_p2 <= "1" when (i_fu_74 = ap_const_lv5_11) else "0";
    icmp_ln638_fu_345_p2 <= "1" when (p_jinfo_dc_xhuff_tbl_bits_q0 = ap_const_lv8_0) else "0";
    icmp_ln654_fu_407_p2 <= "1" when (huffsize_load_loc_fu_86 = ap_const_lv5_0) else "0";
    p_cast3_fu_317_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_307_p4),64));
    p_cast_fu_298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_290_p3),10));

    p_dhtbl_maxcode_address0_assign_proc : process(p_dhtbl_maxcode_addr_reg_584, ap_CS_fsm_state12, grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_address0, ap_CS_fsm_state11, zext_ln676_fu_435_p1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_dhtbl_maxcode_address0 <= p_dhtbl_maxcode_addr_reg_584;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_dhtbl_maxcode_address0 <= zext_ln676_fu_435_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_dhtbl_maxcode_address0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_address0;
        else 
            p_dhtbl_maxcode_address0 <= "XXXXXXX";
        end if; 
    end process;

    p_dhtbl_maxcode_address1 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_address1;

    p_dhtbl_maxcode_ce0_assign_proc : process(ap_CS_fsm_state12, grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_ce0, ap_CS_fsm_state11, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_dhtbl_maxcode_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_dhtbl_maxcode_ce0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_ce0;
        else 
            p_dhtbl_maxcode_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_dhtbl_maxcode_ce1_assign_proc : process(grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_dhtbl_maxcode_ce1 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_ce1;
        else 
            p_dhtbl_maxcode_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_dhtbl_maxcode_d0_assign_proc : process(grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_d0, ap_CS_fsm_state11, ap_CS_fsm_state14, add_ln676_fu_440_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_dhtbl_maxcode_d0 <= add_ln676_fu_440_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_dhtbl_maxcode_d0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_d0;
        else 
            p_dhtbl_maxcode_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    p_dhtbl_maxcode_d1 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_d1;

    p_dhtbl_maxcode_we0_assign_proc : process(grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_we0, ap_CS_fsm_state11, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_dhtbl_maxcode_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_dhtbl_maxcode_we0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_we0;
        else 
            p_dhtbl_maxcode_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_dhtbl_maxcode_we1_assign_proc : process(grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_we1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_dhtbl_maxcode_we1 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_maxcode_we1;
        else 
            p_dhtbl_maxcode_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_dhtbl_mincode_address0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_mincode_address0;
    p_dhtbl_mincode_ce0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_mincode_ce0;
    p_dhtbl_mincode_d0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_mincode_d0;
    p_dhtbl_mincode_we0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_mincode_we0;
    p_dhtbl_valptr_address0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_valptr_address0;
    p_dhtbl_valptr_ce0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_valptr_ce0;
    p_dhtbl_valptr_d0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_valptr_d0;
    p_dhtbl_valptr_we0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_valptr_we0;

    p_jinfo_dc_xhuff_tbl_bits_address0_assign_proc : process(ap_CS_fsm_state2, grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_jinfo_dc_xhuff_tbl_bits_address0, ap_CS_fsm_state11, p_cast3_fu_317_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_jinfo_dc_xhuff_tbl_bits_address0 <= p_cast3_fu_317_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_jinfo_dc_xhuff_tbl_bits_address0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_jinfo_dc_xhuff_tbl_bits_address0;
        else 
            p_jinfo_dc_xhuff_tbl_bits_address0 <= "XXXXXXXX";
        end if; 
    end process;


    p_jinfo_dc_xhuff_tbl_bits_ce0_assign_proc : process(ap_CS_fsm_state2, grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_jinfo_dc_xhuff_tbl_bits_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_jinfo_dc_xhuff_tbl_bits_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_jinfo_dc_xhuff_tbl_bits_ce0 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_jinfo_dc_xhuff_tbl_bits_ce0;
        else 
            p_jinfo_dc_xhuff_tbl_bits_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln668_fu_239_p3 <= 
        ap_const_lv6_24 when (p_dhtbl_valptr_offset(0) = '1') else 
        ap_const_lv6_0;
    select_ln669_fu_247_p3 <= 
        ap_const_lv6_24 when (p_dhtbl_mincode_offset(0) = '1') else 
        ap_const_lv6_0;
    select_ln671_cast_fu_263_p3 <= 
        ap_const_lv7_24 when (p_dhtbl_maxcode_offset(0) = '1') else 
        ap_const_lv7_0;
    select_ln671_fu_255_p3 <= 
        ap_const_lv6_24 when (p_dhtbl_maxcode_offset(0) = '1') else 
        ap_const_lv6_0;
    tmp_fu_290_p3 <= (i_fu_74 & ap_const_lv2_0);
    tmp_s_fu_307_p4 <= empty_fu_302_p2(9 downto 2);
    trunc_ln676_fu_426_p1 <= grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217_p_dhtbl_ml_out(7 - 1 downto 0);
    zext_ln638_2_fu_341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_jinfo_dc_xhuff_tbl_bits_q0),9));
    zext_ln638_fu_337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_jinfo_dc_xhuff_tbl_bits_q0),32));
    zext_ln643_fu_322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_fu_78),64));
    zext_ln676_fu_435_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln676_1_fu_430_p2),64));
end behav;
