

================================================================
== Vivado HLS Report for 'sigmoid_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_sigmoid_config7_s'
================================================================
* Date:           Thu Jan 11 15:19:10 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.896|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.89>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_V_read)" [firmware/nnet_utils/nnet_activation.h:95]   --->   Operation 4 'read' 'data_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_V = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %data_V_read_1, i10 0)" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 5 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %data_V_read_1, i32 6, i32 17)" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 6 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ret_V_cast = sext i12 %tmp to i13" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 7 'sext' 'ret_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.24ns)   --->   "%p_Result_s = icmp slt i28 %r_V, -15" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 8 'icmp' 'p_Result_s' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i18 %data_V_read_1 to i6" [firmware/nnet_utils/nnet_activation.h:95]   --->   Operation 9 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_2 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %tmp_1, i6 0)" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 10 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.02ns)   --->   "%tmp_3 = icmp eq i12 %p_Result_2, 0" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 11 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.33ns)   --->   "%ret_V = add i13 1, %ret_V_cast" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 12 'add' 'ret_V' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%p_s = select i1 %tmp_3, i13 %ret_V_cast, i13 %ret_V" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 13 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.62ns) (out node of the LUT)   --->   "%p_2 = select i1 %p_Result_s, i13 %p_s, i13 %ret_V_cast" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 14 'select' 'p_2' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i13 %p_2 to i12" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 15 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.32ns)   --->   "%index = add i13 512, %p_2" [firmware/nnet_utils/nnet_activation.h:116]   --->   Operation 16 'add' 'index' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.33ns)   --->   "%index_cast = add i12 512, %tmp_2" [firmware/nnet_utils/nnet_activation.h:116]   --->   Operation 17 'add' 'index_cast' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %index, i32 12)" [firmware/nnet_utils/nnet_activation.h:117]   --->   Operation 18 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.60ns)   --->   "%p_1 = select i1 %tmp_4, i12 0, i12 %index_cast" [firmware/nnet_utils/nnet_activation.h:117]   --->   Operation 19 'select' 'p_1' <Predicate = true> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i12 %p_1 to i10" [firmware/nnet_utils/nnet_activation.h:117]   --->   Operation 20 'trunc' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_6 = call i2 @_ssdm_op_PartSelect.i2.i12.i32.i32(i12 %p_1, i32 10, i32 11)" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 21 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.26>
ST_2 : Operation 22 [1/1] (0.48ns)   --->   "%icmp = icmp ne i2 %tmp_6, 0" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 22 'icmp' 'icmp' <Predicate = true> <Delay = 0.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.51ns)   --->   "%index_1 = select i1 %icmp, i10 -1, i10 %tmp_5" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 23 'select' 'index_1' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_8 = zext i10 %index_1 to i64" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 24 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sigmoid_table1_addr = getelementptr [1024 x i10]* @sigmoid_table1, i64 0, i64 %tmp_8" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 25 'getelementptr' 'sigmoid_table1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.26ns)   --->   "%p_Val2_s = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 26 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_activation.h:109]   --->   Operation 27 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (2.26ns)   --->   "%p_Val2_s = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 28 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%res_V_write_assign = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %p_Val2_s, i2 0)" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 29 'bitconcatenate' 'res_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "ret i12 %res_V_write_assign" [firmware/nnet_utils/nnet_activation.h:123]   --->   Operation 30 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sigmoid_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_1       (read          ) [ 0000]
r_V                 (bitconcatenate) [ 0000]
tmp                 (partselect    ) [ 0000]
ret_V_cast          (sext          ) [ 0000]
p_Result_s          (icmp          ) [ 0000]
tmp_1               (trunc         ) [ 0000]
p_Result_2          (bitconcatenate) [ 0000]
tmp_3               (icmp          ) [ 0000]
ret_V               (add           ) [ 0000]
p_s                 (select        ) [ 0000]
p_2                 (select        ) [ 0000]
tmp_2               (trunc         ) [ 0000]
index               (add           ) [ 0000]
index_cast          (add           ) [ 0000]
tmp_4               (bitselect     ) [ 0000]
p_1                 (select        ) [ 0000]
tmp_5               (trunc         ) [ 0110]
tmp_6               (partselect    ) [ 0110]
icmp                (icmp          ) [ 0000]
index_1             (select        ) [ 0000]
tmp_8               (zext          ) [ 0000]
sigmoid_table1_addr (getelementptr ) [ 0101]
StgValue_27         (specpipeline  ) [ 0000]
p_Val2_s            (load          ) [ 0000]
res_V_write_assign  (bitconcatenate) [ 0000]
StgValue_30         (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sigmoid_table1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i18.i10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="data_V_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="18" slack="0"/>
<pin id="60" dir="0" index="1" bw="18" slack="0"/>
<pin id="61" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sigmoid_table1_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="10" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="10" slack="0"/>
<pin id="68" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigmoid_table1_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="10" slack="0"/>
<pin id="73" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="r_V_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="28" slack="0"/>
<pin id="79" dir="0" index="1" bw="18" slack="0"/>
<pin id="80" dir="0" index="2" bw="1" slack="0"/>
<pin id="81" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="tmp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="12" slack="0"/>
<pin id="87" dir="0" index="1" bw="18" slack="0"/>
<pin id="88" dir="0" index="2" bw="4" slack="0"/>
<pin id="89" dir="0" index="3" bw="6" slack="0"/>
<pin id="90" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="ret_V_cast_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="12" slack="0"/>
<pin id="97" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ret_V_cast/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="p_Result_s_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="28" slack="0"/>
<pin id="101" dir="0" index="1" bw="5" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="18" slack="0"/>
<pin id="107" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="p_Result_2_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="12" slack="0"/>
<pin id="111" dir="0" index="1" bw="6" slack="0"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_3_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="12" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="ret_V_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="12" slack="0"/>
<pin id="126" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="p_s_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="12" slack="0"/>
<pin id="132" dir="0" index="2" bw="13" slack="0"/>
<pin id="133" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="p_2_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="13" slack="0"/>
<pin id="140" dir="0" index="2" bw="12" slack="0"/>
<pin id="141" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_2_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="13" slack="0"/>
<pin id="147" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="index_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="11" slack="0"/>
<pin id="151" dir="0" index="1" bw="13" slack="0"/>
<pin id="152" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="index_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="0"/>
<pin id="157" dir="0" index="1" bw="12" slack="0"/>
<pin id="158" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_cast/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_4_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="13" slack="0"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="12" slack="0"/>
<pin id="173" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_5_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="12" slack="0"/>
<pin id="179" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_6_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="0"/>
<pin id="183" dir="0" index="1" bw="12" slack="0"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="0" index="3" bw="5" slack="0"/>
<pin id="186" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="1"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="index_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="10" slack="1"/>
<pin id="200" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_1/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_8_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="res_V_write_assign_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="0" index="1" bw="10" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_V_write_assign/3 "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_5_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="1"/>
<pin id="218" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="221" class="1005" name="tmp_6_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="1"/>
<pin id="223" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="226" class="1005" name="sigmoid_table1_addr_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="1"/>
<pin id="228" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sigmoid_table1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="44" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="58" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="58" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="85" pin=3"/></net>

<net id="98"><net_src comp="85" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="77" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="58" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="95" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="117" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="95" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="123" pin="2"/><net_sink comp="129" pin=2"/></net>

<net id="142"><net_src comp="99" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="129" pin="3"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="95" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="137" pin="3"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="145" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="149" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="174"><net_src comp="161" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="155" pin="2"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="169" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="213"><net_src comp="56" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="71" pin="3"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="177" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="224"><net_src comp="181" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="229"><net_src comp="64" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="71" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sigmoid<ap_fixed<18, 6, 5, 3, 0>, ap_fixed<18, 6, 5, 3, 0>, sigmoid_config7> : data_V_read | {1 }
	Port: sigmoid<ap_fixed<18, 6, 5, 3, 0>, ap_fixed<18, 6, 5, 3, 0>, sigmoid_config7> : sigmoid_table1 | {2 3 }
  - Chain level:
	State 1
		ret_V_cast : 1
		p_Result_s : 1
		p_Result_2 : 1
		tmp_3 : 2
		ret_V : 2
		p_s : 3
		p_2 : 4
		tmp_2 : 5
		index : 5
		index_cast : 6
		tmp_4 : 6
		p_1 : 7
		tmp_5 : 8
		tmp_6 : 8
	State 2
		index_1 : 1
		tmp_8 : 2
		sigmoid_table1_addr : 3
		p_Val2_s : 4
	State 3
		res_V_write_assign : 1
		StgValue_30 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |        ret_V_fu_123       |    0    |    19   |
|    add   |        index_fu_149       |    0    |    20   |
|          |     index_cast_fu_155     |    0    |    19   |
|----------|---------------------------|---------|---------|
|          |         p_s_fu_129        |    0    |    13   |
|  select  |         p_2_fu_137        |    0    |    13   |
|          |         p_1_fu_169        |    0    |    12   |
|          |       index_1_fu_196      |    0    |    10   |
|----------|---------------------------|---------|---------|
|          |      p_Result_s_fu_99     |    0    |    18   |
|   icmp   |        tmp_3_fu_117       |    0    |    13   |
|          |        icmp_fu_191        |    0    |    8    |
|----------|---------------------------|---------|---------|
|   read   |  data_V_read_1_read_fu_58 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         r_V_fu_77         |    0    |    0    |
|bitconcatenate|     p_Result_2_fu_109     |    0    |    0    |
|          | res_V_write_assign_fu_208 |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|         tmp_fu_85         |    0    |    0    |
|          |        tmp_6_fu_181       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |      ret_V_cast_fu_95     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        tmp_1_fu_105       |    0    |    0    |
|   trunc  |        tmp_2_fu_145       |    0    |    0    |
|          |        tmp_5_fu_177       |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|        tmp_4_fu_161       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |        tmp_8_fu_203       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   145   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|sigmoid_table1_addr_reg_226|   10   |
|       tmp_5_reg_216       |   10   |
|       tmp_6_reg_221       |    2   |
+---------------------------+--------+
|           Total           |   22   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||   0.85  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   145  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   22   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   22   |   154  |
+-----------+--------+--------+--------+
