
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126730                       # Number of seconds simulated
sim_ticks                                126729833615                       # Number of ticks simulated
final_tick                               1268365169246                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 180170                       # Simulator instruction rate (inst/s)
host_op_rate                                   230735                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4884952                       # Simulator tick rate (ticks/s)
host_mem_usage                               16931768                       # Number of bytes of host memory used
host_seconds                                 25942.90                       # Real time elapsed on the host
sim_insts                                  4674124512                       # Number of instructions simulated
sim_ops                                    5985935764                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1847680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2743552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       702336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1253248                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6553600                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2065024                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2065024                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14435                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        21434                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5487                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9791                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 51200                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16133                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16133                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14140                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14579677                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13130                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21648825                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14140                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5541994                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        12120                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9889132                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                51713159                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14140                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13130                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14140                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        12120                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              53531                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16294695                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16294695                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16294695                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14140                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14579677                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13130                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21648825                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14140                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5541994                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        12120                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9889132                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               68007854                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               152136656                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22313015                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19554449                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1739449                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11037555                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10775371                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552855                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54039                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117657840                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124020632                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22313015                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12328226                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25237341                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5696085                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2140971                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13408828                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1093068                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148982601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123745260     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1269579      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2329384      1.56%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1944983      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3568452      2.40%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3864828      2.59%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844949      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          662446      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10752720      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148982601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146664                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.815192                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116716584                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3275264                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25024195                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25280                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3941270                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399433                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139992148                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3941270                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117187699                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1625527                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       798387                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24566830                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       862881                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139012596                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89449                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       526693                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184612606                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630758323                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630758323                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35716395                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19863                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9942                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2717824                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23141815                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4493625                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81864                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1002749                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137402292                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19864                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129070819                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103470                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22848783                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49039746                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148982601                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866348                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477748                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95250980     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21897215     14.70%     78.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10984774      7.37%     86.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7198451      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7507476      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3882635      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1743562      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435812      0.29%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        81696      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148982601                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         323146     59.63%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138094     25.48%     85.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80698     14.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101897671     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081941      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21620941     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4460345      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129070819                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.848387                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             541938                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004199                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407769643                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160271250                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126146925                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129612757                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241486                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4211744                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140270                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3941270                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1114188                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        52023                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137422156                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49250                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23141815                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4493625                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9942                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34131                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          187                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       836975                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1037934                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1874909                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127685743                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21286352                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1385072                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25746480                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19666868                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4460128                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.839283                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126260880                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126146925                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72857841                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173026426                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.829169                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421079                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23811516                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1744219                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145041331                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783305                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659472                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102836619     70.90%     70.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16385561     11.30%     82.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11836063      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2646396      1.82%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014469      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1069314      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4455713      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901578      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1895618      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145041331                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1895618                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280568818                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278787575                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41631                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3154055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.521366                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.521366                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.657304                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.657304                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590656492                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165731532                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146798431                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               152136656                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24862310                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20147335                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2155382                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10240536                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9559908                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2660263                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96121                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108550410                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             136832244                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24862310                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12220171                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29898096                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6994222                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3702365                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12666647                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1740079                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    146941585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.136965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.551144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117043489     79.65%     79.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2799999      1.91%     81.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2150943      1.46%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5263035      3.58%     86.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1197361      0.81%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1706911      1.16%     88.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1289086      0.88%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          808136      0.55%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14682625      9.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    146941585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.163421                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.899404                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107265287                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5373215                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29439227                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       117353                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4746498                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4291385                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44227                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     165067744                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83851                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4746498                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108173176                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1483410                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2322377                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28638773                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1577346                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     163365570                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        23597                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        289591                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       642822                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       187869                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    229523323                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    760882450                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    760882450                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181282204                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48241119                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39799                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22242                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5311179                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15768767                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7694138                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       129286                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1705322                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         160514716                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39779                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149133771                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       203235                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29236287                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63280995                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4663                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    146941585                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.014919                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.563401                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84459734     57.48%     57.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26265697     17.87%     75.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12282286      8.36%     83.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8981975      6.11%     89.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7992262      5.44%     95.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3172878      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3141076      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       487733      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       157944      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    146941585                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         598428     68.83%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        120336     13.84%     82.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       150635     17.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125166646     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2243521      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17557      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14088043      9.45%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7618004      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149133771                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.980262                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             869399                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005830                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    446281761                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    189791229                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145385985                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150003170                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368226                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3839533                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1077                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          447                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       233978                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4746498                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         911213                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98881                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    160554495                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        52893                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15768767                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7694138                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22221                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         86200                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          447                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1174368                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1225599                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2399967                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146451702                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13537518                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2682069                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21153742                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20807271                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7616224                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.962633                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145575849                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145385985                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87225793                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        241539514                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.955628                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361124                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106198409                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130419789                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30137102                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35116                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2159011                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142195087                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.917189                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.691047                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88691238     62.37%     62.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25035330     17.61%     79.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11034381      7.76%     87.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5782944      4.07%     91.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4603602      3.24%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1656792      1.17%     96.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1403580      0.99%     97.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1050743      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2936477      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142195087                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106198409                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130419789                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19389394                       # Number of memory references committed
system.switch_cpus1.commit.loads             11929234                       # Number of loads committed
system.switch_cpus1.commit.membars              17558                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18738399                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117512941                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2654855                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2936477                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           299815501                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          325860534                       # The number of ROB writes
system.switch_cpus1.timesIdled                  74419                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5195071                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106198409                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130419789                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106198409                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.432570                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.432570                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.698046                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.698046                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       660387450                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      202528016                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      154428393                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35116                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               152136656                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25436236                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20627726                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2169767                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10369379                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9783625                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2736291                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       100145                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    111085627                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             139103950                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25436236                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12519916                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30614693                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7072384                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2917499                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12975799                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1704632                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    149492733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.138902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.542950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       118878040     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2154684      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3945930      2.64%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3579580      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2282262      1.53%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1859415      1.24%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1082649      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1131139      0.76%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14579034      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    149492733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167193                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.914336                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       109954719                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4393907                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         30219549                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        51713                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4872844                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4399516                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2055                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     168338326                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        15954                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4872844                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       110840838                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1166371                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1966757                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29365093                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1280828                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     166464566                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        245038                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       552115                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    235468095                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    775171462                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    775171462                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    186382400                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        49085695                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36703                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18352                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4595243                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15779707                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7829780                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        90659                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1752021                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         163318447                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36704                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151751825                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       170357                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28653020                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     62934240                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    149492733                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015112                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560509                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85930996     57.48%     57.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26157747     17.50%     74.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13751325      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7954121      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8803517      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3262792      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2900668      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       555507      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       176060      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    149492733                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         606707     68.77%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        125865     14.27%     83.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       149660     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127790027     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2147755      1.42%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18351      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14005492      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7790200      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151751825                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.997470                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             882232                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005814                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    454048972                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    192008399                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148426298                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152634057                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       293655                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3629595                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       132964                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4872844                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         752158                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       116391                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    163355152                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65838                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15779707                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7829780                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18352                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        101102                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1210859                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1213109                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2423968                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149252383                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13451491                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2499442                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21241288                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21238951                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7789797                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.981042                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148561711                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148426298                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86605701                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        243238475                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.975612                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356053                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108549049                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133655581                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29700001                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36704                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2195242                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    144619889                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924185                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694364                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89641350     61.98%     61.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25470295     17.61%     79.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12651807      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4299817      2.97%     91.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5301739      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1855444      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1307554      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1082343      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3009540      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    144619889                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108549049                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133655581                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19846928                       # Number of memory references committed
system.switch_cpus2.commit.loads             12150112                       # Number of loads committed
system.switch_cpus2.commit.membars              18352                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19291942                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        120413225                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2756689                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3009540                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           304965931                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          331584197                       # The number of ROB writes
system.switch_cpus2.timesIdled                  46056                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2643923                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108549049                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133655581                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108549049                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.401548                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.401548                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.713497                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.713497                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       672042100                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      207755464                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      156851597                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36704                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               152136656                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23385825                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19278686                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2086164                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9643214                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8979421                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2453107                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        92214                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    113928158                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             128445775                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23385825                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11432528                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26855496                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6176129                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3870133                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13218579                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1726974                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    148708851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.060577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.480791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       121853355     81.94%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1400866      0.94%     82.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1985724      1.34%     84.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2592199      1.74%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2908848      1.96%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2161301      1.45%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1248901      0.84%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1828328      1.23%     91.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12729329      8.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    148708851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.153716                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.844279                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       112673325                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5543879                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26375291                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        61524                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4054831                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3734919                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     154993267                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4054831                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       113456711                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1116986                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3029299                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25656432                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1394591                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     153957439                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1051                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        281052                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       576832                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          837                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    214688593                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    719275696                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    719275696                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175413723                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        39274852                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        40671                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23547                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4213307                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14626155                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7600073                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       125475                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1653367                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         149620772                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40645                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        140018115                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26956                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21531615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     50797841                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6397                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    148708851                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.941559                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.503634                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     89449772     60.15%     60.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23875054     16.05%     76.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13225204      8.89%     85.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8520204      5.73%     90.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7823547      5.26%     96.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3117871      2.10%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1894000      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       541094      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       262105      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    148708851                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          66999     22.66%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         98808     33.42%     56.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       129807     43.91%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    117552825     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2136604      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17124      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12768912      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7542650      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     140018115                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.920344                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             295614                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002111                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    429067646                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    171193378                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    137346377                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     140313729                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       341013                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3050602                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          123                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          346                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       181134                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          211                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4054831                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         857213                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       114225                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    149661417                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1441569                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14626155                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7600073                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23521                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         87118                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          346                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1228168                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1175387                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2403555                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    138126497                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12595637                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1891613                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20136858                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19357295                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7541221                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.907911                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             137346612                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            137346377                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         80454963                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        218543631                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.902783                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368141                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102733635                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126263308                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23407596                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2120349                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    144654020                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.872864                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.680930                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     93469514     64.62%     64.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24610191     17.01%     81.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9668537      6.68%     88.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4972329      3.44%     91.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4339147      3.00%     94.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2084970      1.44%     96.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1803300      1.25%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       850438      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2855594      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    144654020                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102733635                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126263308                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18994489                       # Number of memory references committed
system.switch_cpus3.commit.loads             11575550                       # Number of loads committed
system.switch_cpus3.commit.membars              17124                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18109843                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113808460                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2576325                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2855594                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           291469330                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          303396695                       # The number of ROB writes
system.switch_cpus3.timesIdled                  48073                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3427805                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102733635                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126263308                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102733635                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.480885                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.480885                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.675272                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.675272                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       622407933                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      190552770                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      145187447                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34248                       # number of misc regfile writes
system.l20.replacements                         14449                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          213177                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22641                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.415529                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          185.257124                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.549126                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5146.712999                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2853.480751                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.022614                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000799                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.628261                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.348325                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35072                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35072                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9347                       # number of Writeback hits
system.l20.Writeback_hits::total                 9347                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35072                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35072                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35072                       # number of overall hits
system.l20.overall_hits::total                  35072                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14435                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14449                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14435                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14449                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14435                       # number of overall misses
system.l20.overall_misses::total                14449                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4066956                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4298055370                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4302122326                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4066956                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4298055370                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4302122326                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4066956                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4298055370                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4302122326                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49507                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49521                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9347                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9347                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49507                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49521                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49507                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49521                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.291575                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.291775                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.291575                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.291775                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.291575                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.291775                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 290496.857143                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 297752.363699                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 297745.333656                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 290496.857143                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 297752.363699                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 297745.333656                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 290496.857143                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 297752.363699                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 297745.333656                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2282                       # number of writebacks
system.l20.writebacks::total                     2282                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14435                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14449                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14435                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14449                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14435                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14449                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3171486                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3375801378                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3378972864                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3171486                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3375801378                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3378972864                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3171486                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3375801378                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3378972864                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.291575                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.291775                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.291575                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.291775                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.291575                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.291775                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 226534.714286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 233862.236093                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 233855.136272                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 226534.714286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 233862.236093                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 233855.136272                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 226534.714286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 233862.236093                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 233855.136272                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         21447                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          770239                       # Total number of references to valid blocks.
system.l21.sampled_refs                         29639                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.987348                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          201.382873                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.600823                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3578.178166                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4404.838138                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024583                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000928                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.436789                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.537700                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        56148                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  56148                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           20799                       # number of Writeback hits
system.l21.Writeback_hits::total                20799                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        56148                       # number of demand (read+write) hits
system.l21.demand_hits::total                   56148                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        56148                       # number of overall hits
system.l21.overall_hits::total                  56148                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        21434                       # number of ReadReq misses
system.l21.ReadReq_misses::total                21447                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        21434                       # number of demand (read+write) misses
system.l21.demand_misses::total                 21447                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        21434                       # number of overall misses
system.l21.overall_misses::total                21447                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4736203                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   7257196033                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     7261932236                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4736203                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   7257196033                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      7261932236                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4736203                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   7257196033                       # number of overall miss cycles
system.l21.overall_miss_latency::total     7261932236                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        77582                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              77595                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        20799                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            20799                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        77582                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               77595                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        77582                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              77595                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.276275                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.276397                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.276275                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.276397                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.276275                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.276397                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 364323.307692                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 338583.373752                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 338598.975894                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 364323.307692                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 338583.373752                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 338598.975894                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 364323.307692                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 338583.373752                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 338598.975894                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3672                       # number of writebacks
system.l21.writebacks::total                     3672                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        21434                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           21447                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        21434                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            21447                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        21434                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           21447                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3903973                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5886534846                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5890438819                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3903973                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5886534846                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5890438819                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3903973                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5886534846                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5890438819                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.276275                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.276397                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.276275                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.276397                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.276275                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.276397                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 300305.615385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 274635.385182                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 274650.945074                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 300305.615385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 274635.385182                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 274650.945074                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 300305.615385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 274635.385182                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 274650.945074                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          5502                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          390647                       # Total number of references to valid blocks.
system.l22.sampled_refs                         13694                       # Sample count of references to valid blocks.
system.l22.avg_refs                         28.526873                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          261.992452                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.891622                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2579.884712                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5338.231213                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.031982                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001452                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.314927                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.651640                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        36696                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  36696                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11115                       # number of Writeback hits
system.l22.Writeback_hits::total                11115                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        36696                       # number of demand (read+write) hits
system.l22.demand_hits::total                   36696                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        36696                       # number of overall hits
system.l22.overall_hits::total                  36696                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         5487                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 5501                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         5487                       # number of demand (read+write) misses
system.l22.demand_misses::total                  5501                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         5487                       # number of overall misses
system.l22.overall_misses::total                 5501                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4111898                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1691427939                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1695539837                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4111898                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1691427939                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1695539837                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4111898                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1691427939                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1695539837                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        42183                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              42197                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11115                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11115                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        42183                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               42197                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        42183                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              42197                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.130076                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.130365                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.130076                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.130365                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.130076                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.130365                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       293707                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 308260.969382                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 308223.929649                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       293707                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 308260.969382                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 308223.929649                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       293707                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 308260.969382                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 308223.929649                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3690                       # number of writebacks
system.l22.writebacks::total                     3690                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         5487                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            5501                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         5487                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             5501                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         5487                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            5501                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3217236                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1340821159                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1344038395                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3217236                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1340821159                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1344038395                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3217236                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1340821159                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1344038395                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.130076                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.130365                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.130076                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.130365                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.130076                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.130365                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 229802.571429                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 244363.251139                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 244326.194328                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 229802.571429                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 244363.251139                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 244326.194328                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 229802.571429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 244363.251139                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 244326.194328                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          9805                       # number of replacements
system.l23.tagsinuse                      8191.995878                       # Cycle average of tags in use
system.l23.total_refs                          601658                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17997                       # Sample count of references to valid blocks.
system.l23.avg_refs                         33.431016                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          336.636029                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.883515                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  4022.492276                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3824.984059                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.041093                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000962                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.491027                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.466917                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        43884                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  43884                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           26095                       # number of Writeback hits
system.l23.Writeback_hits::total                26095                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        43884                       # number of demand (read+write) hits
system.l23.demand_hits::total                   43884                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        43884                       # number of overall hits
system.l23.overall_hits::total                  43884                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           12                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         9790                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 9802                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           12                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         9791                       # number of demand (read+write) misses
system.l23.demand_misses::total                  9803                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           12                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         9791                       # number of overall misses
system.l23.overall_misses::total                 9803                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4019884                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   3239999357                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     3244019241                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       195950                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       195950                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4019884                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   3240195307                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      3244215191                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4019884                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   3240195307                       # number of overall miss cycles
system.l23.overall_miss_latency::total     3244215191                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           12                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53674                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53686                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        26095                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            26095                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           12                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53675                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53687                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           12                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53675                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53687                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.182397                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.182580                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.182413                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.182595                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.182413                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.182595                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 334990.333333                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 330949.883248                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 330954.829729                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       195950                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       195950                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 334990.333333                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 330936.095087                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 330941.057941                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 334990.333333                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 330936.095087                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 330941.057941                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                6489                       # number of writebacks
system.l23.writebacks::total                     6489                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         9790                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            9802                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         9791                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             9803                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         9791                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            9803                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3253165                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2614247353                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2617500518                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       132150                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       132150                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3253165                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2614379503                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2617632668                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3253165                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2614379503                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2617632668                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.182397                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.182580                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.182413                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.182595                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.182413                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.182595                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 271097.083333                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 267032.416037                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 267037.392165                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       132150                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       132150                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 271097.083333                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 267018.639873                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 267023.632357                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 271097.083333                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 267018.639873                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 267023.632357                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.982461                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013440925                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873273.428835                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.982461                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022408                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866959                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13408811                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13408811                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13408811                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13408811                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13408811                       # number of overall hits
system.cpu0.icache.overall_hits::total       13408811                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5181308                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5181308                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5181308                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5181308                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5181308                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5181308                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13408828                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13408828                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13408828                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13408828                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13408828                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13408828                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 304782.823529                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 304782.823529                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 304782.823529                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 304782.823529                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 304782.823529                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 304782.823529                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4183156                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4183156                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4183156                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4183156                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4183156                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4183156                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 298796.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 298796.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 298796.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 298796.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 298796.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 298796.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49507                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245038067                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49763                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4924.101581                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.319634                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.680366                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825467                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174533                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19255296                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19255296                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23588788                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23588788                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23588788                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23588788                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       186238                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       186238                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       186238                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        186238                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       186238                       # number of overall misses
system.cpu0.dcache.overall_misses::total       186238                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  30748499812                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30748499812                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  30748499812                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30748499812                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  30748499812                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30748499812                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19441534                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19441534                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23775026                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23775026                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23775026                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23775026                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009579                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009579                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007833                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007833                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007833                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007833                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 165103.253965                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 165103.253965                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 165103.253965                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 165103.253965                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 165103.253965                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 165103.253965                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9347                       # number of writebacks
system.cpu0.dcache.writebacks::total             9347                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       136731                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       136731                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       136731                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       136731                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       136731                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       136731                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49507                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49507                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49507                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49507                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49507                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49507                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6702839154                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6702839154                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6702839154                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6702839154                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6702839154                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6702839154                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 135391.745693                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 135391.745693                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 135391.745693                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 135391.745693                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 135391.745693                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 135391.745693                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996953                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099640042                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2217016.213710                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996953                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12666628                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12666628                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12666628                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12666628                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12666628                       # number of overall hits
system.cpu1.icache.overall_hits::total       12666628                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6316569                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6316569                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6316569                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6316569                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6316569                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6316569                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12666647                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12666647                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12666647                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12666647                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12666647                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12666647                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       332451                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       332451                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       332451                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       332451                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       332451                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       332451                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4844103                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4844103                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4844103                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4844103                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4844103                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4844103                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 372623.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 372623.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 372623.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 372623.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 372623.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 372623.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 77582                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193849101                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 77838                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2490.417290                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.242511                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.757489                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899385                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100615                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10183875                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10183875                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7425045                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7425045                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21939                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21939                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17558                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17558                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17608920                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17608920                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17608920                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17608920                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       194513                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       194513                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       194513                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        194513                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       194513                       # number of overall misses
system.cpu1.dcache.overall_misses::total       194513                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  30143362622                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  30143362622                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  30143362622                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  30143362622                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  30143362622                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  30143362622                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10378388                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10378388                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7425045                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7425045                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17558                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17558                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17803433                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17803433                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17803433                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17803433                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018742                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018742                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010926                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010926                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010926                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010926                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 154968.370351                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 154968.370351                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 154968.370351                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 154968.370351                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 154968.370351                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 154968.370351                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20799                       # number of writebacks
system.cpu1.dcache.writebacks::total            20799                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       116931                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       116931                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       116931                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       116931                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       116931                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       116931                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        77582                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        77582                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        77582                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        77582                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        77582                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        77582                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  11104961754                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11104961754                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11104961754                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11104961754                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  11104961754                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11104961754                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007475                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007475                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004358                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004358                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004358                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004358                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143138.379444                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 143138.379444                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 143138.379444                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 143138.379444                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 143138.379444                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 143138.379444                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997211                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1097615468                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2370659.758099                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997211                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12975784                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12975784                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12975784                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12975784                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12975784                       # number of overall hits
system.cpu2.icache.overall_hits::total       12975784                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4600379                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4600379                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4600379                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4600379                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4600379                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4600379                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12975799                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12975799                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12975799                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12975799                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12975799                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12975799                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 306691.933333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 306691.933333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 306691.933333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 306691.933333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 306691.933333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 306691.933333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4228098                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4228098                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4228098                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4228098                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4228098                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4228098                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       302007                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       302007                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       302007                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       302007                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       302007                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       302007                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 42183                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               182371231                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 42439                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4297.255614                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.655607                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.344393                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908811                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091189                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10117390                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10117390                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7660695                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7660695                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18352                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18352                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18352                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18352                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17778085                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17778085                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17778085                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17778085                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       127938                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       127938                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       127938                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        127938                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       127938                       # number of overall misses
system.cpu2.dcache.overall_misses::total       127938                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  16037936469                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  16037936469                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  16037936469                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16037936469                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  16037936469                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16037936469                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10245328                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10245328                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7660695                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7660695                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18352                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18352                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17906023                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17906023                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17906023                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17906023                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012487                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012487                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007145                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007145                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007145                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007145                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 125357.098509                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 125357.098509                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 125357.098509                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 125357.098509                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 125357.098509                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 125357.098509                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11115                       # number of writebacks
system.cpu2.dcache.writebacks::total            11115                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        85755                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        85755                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85755                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85755                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85755                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85755                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        42183                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42183                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        42183                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        42183                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        42183                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        42183                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4124273737                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4124273737                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4124273737                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4124273737                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4124273737                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4124273737                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 97770.991561                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 97770.991561                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 97770.991561                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 97770.991561                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 97770.991561                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 97770.991561                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               494.997310                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1098271759                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218730.826263                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    11.997310                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019226                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13218564                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13218564                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13218564                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13218564                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13218564                       # number of overall hits
system.cpu3.icache.overall_hits::total       13218564                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5072433                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5072433                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5072433                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5072433                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5072433                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5072433                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13218579                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13218579                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13218579                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13218579                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13218579                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13218579                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 338162.200000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 338162.200000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 338162.200000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 338162.200000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 338162.200000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 338162.200000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4119484                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4119484                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4119484                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4119484                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4119484                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4119484                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 343290.333333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 343290.333333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 343290.333333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 343290.333333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 343290.333333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 343290.333333                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53675                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185877083                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53931                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3446.572157                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.716004                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.283996                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912953                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087047                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9380207                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9380207                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7380460                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7380460                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18113                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18113                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17124                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17124                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16760667                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16760667                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16760667                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16760667                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       155714                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       155714                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3247                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3247                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       158961                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        158961                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       158961                       # number of overall misses
system.cpu3.dcache.overall_misses::total       158961                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  21708248670                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  21708248670                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    830501581                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    830501581                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  22538750251                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  22538750251                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  22538750251                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  22538750251                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9535921                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9535921                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7383707                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7383707                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17124                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17124                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16919628                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16919628                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16919628                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16919628                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016329                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016329                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000440                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000440                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009395                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009395                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009395                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009395                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 139411.027075                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 139411.027075                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 255775.048044                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 255775.048044                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 141787.924403                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 141787.924403                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 141787.924403                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 141787.924403                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      3094424                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 238032.615385                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        26095                       # number of writebacks
system.cpu3.dcache.writebacks::total            26095                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       102040                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       102040                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3246                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3246                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       105286                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       105286                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       105286                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       105286                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53674                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53674                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53675                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53675                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53675                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53675                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6194511880                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6194511880                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       204250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       204250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6194716130                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6194716130                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6194716130                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6194716130                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005629                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005629                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003172                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003172                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003172                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003172                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 115409.916906                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115409.916906                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       204250                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       204250                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 115411.572054                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 115411.572054                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 115411.572054                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 115411.572054                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
