Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 00b9524592fb46e696f0aa13c5629cc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI4_Lite_top_tb_behav xil_defaultlib.AXI4_Lite_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.M_AXI4_Lite
Compiling module xil_defaultlib.S_AXI4_Lite
Compiling module xil_defaultlib.AXI4_Lite_top
Compiling module xil_defaultlib.AXI4_Lite_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI4_Lite_top_tb_behav
