LIBRARY ieee;
use IEEE.STD_LOGIC_1164.ALL;

component counter_4bit
  PORT (
    clk, reset, enable : IN STD_LOGIC;
    q : OUT STD_LOGIC_VECTOR(3 downto 0)
  );
end component;