
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117355                       # Number of seconds simulated
sim_ticks                                117355110838                       # Number of ticks simulated
final_tick                               1170024128903                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  73444                       # Simulator instruction rate (inst/s)
host_op_rate                                    92672                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3920104                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889004                       # Number of bytes of host memory used
host_seconds                                 29936.73                       # Real time elapsed on the host
sim_insts                                  2198669729                       # Number of instructions simulated
sim_ops                                    2774296257                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2299264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       814848                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3117568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       967936                       # Number of bytes written to this memory
system.physmem.bytes_written::total            967936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17963                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6366                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24356                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7562                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7562                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14179                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     19592364                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15270                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6943439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                26565251                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14179                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15270                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29449                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8247924                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8247924                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8247924                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14179                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     19592364                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15270                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6943439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               34813175                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140882487                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23414836                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18973153                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2028124                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9431939                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8992308                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2503803                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90293                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102120470                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128880758                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23414836                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11496111                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28158129                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6582053                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2944556                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11917569                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1637604                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137732059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.142468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.556441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109573930     79.56%     79.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2647884      1.92%     81.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2021312      1.47%     82.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4958354      3.60%     86.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1116144      0.81%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1601052      1.16%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1212619      0.88%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          762738      0.55%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13838026     10.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137732059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.166201                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.914810                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100928814                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4499953                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27725176                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110779                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4467335                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4042893                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41575                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155471118                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        78198                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4467335                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101782642                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1267593                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1787293                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26972918                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1454276                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153880739                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        19089                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        267333                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       601621                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       155489                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216195114                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    716720240                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    716720240                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45499604                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37436                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20902                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4964528                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14841297                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7247840                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       123110                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1608583                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151157561                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37422                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140430023                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       188662                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27564644                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59648386                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4354                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137732059                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.019588                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.565902                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     78930058     57.31%     57.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24701569     17.93%     75.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11545227      8.38%     83.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8464339      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7532980      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2990482      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2960039      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458501      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148864      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137732059                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         563905     68.75%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        114029     13.90%     82.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142338     17.35%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117864882     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111404      1.50%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13257919      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7179284      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140430023                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.996788                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             820272                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005841                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419601039                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178760048                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136900098                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141250295                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       344504                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3607329                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          983                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          422                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       222067                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4467335                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         786434                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91055                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151194983                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48256                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14841297                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7247840                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20888                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79609                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          422                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1103777                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1155681                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2259458                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137902745                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12741787                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2527278                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19919323                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19587221                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7177536                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.978849                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137079888                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136900098                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82107349                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227456121                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.971733                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360981                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28386874                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2031318                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133264724                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.921545                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694152                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82897834     62.21%     62.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23561052     17.68%     79.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10385260      7.79%     87.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5445046      4.09%     91.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4335845      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1562170      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1321265      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989111      0.74%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2767141      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133264724                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2767141                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281693892                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          306860169                       # The number of ROB writes
system.switch_cpus0.timesIdled                  69288                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3150428                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.408825                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.408825                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.709811                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.709811                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621833804                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190686209                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145452263                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140882487                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23602373                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19142607                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2013616                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9774035                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9087365                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2541256                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93310                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103149851                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129052299                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23602373                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11628621                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28407903                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6553686                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2713441                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12049509                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1584223                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138785528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.138121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.542117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       110377625     79.53%     79.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2002936      1.44%     80.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3661445      2.64%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3322062      2.39%     86.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2113865      1.52%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1731788      1.25%     88.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1004555      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1048965      0.76%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13522287      9.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138785528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167532                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.916028                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102104496                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4076757                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28043194                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        46976                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4514101                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4080970                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156202028                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4514101                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       102923749                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1056791                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1857632                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27252242                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1181009                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154462448                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        222041                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       511219                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    218510575                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    719267225                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    719267225                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173038800                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45471718                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34076                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17038                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4246222                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14636255                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7265639                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83461                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1624164                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         151534107                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34076                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140847938                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       159355                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26510771                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58153277                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    138785528                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.014860                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560334                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     79784020     57.49%     57.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24286568     17.50%     74.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12766945      9.20%     84.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7377320      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8172100      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3026444      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2692531      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       517086      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       162514      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138785528                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         564263     68.87%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        116086     14.17%     83.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       139001     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118610536     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1993205      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17038      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12998525      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7228634      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140847938                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.999755                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             819350                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005817                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    421460107                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178079167                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137757498                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141667288                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       271367                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3355792                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       119525                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4514101                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         686779                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       103979                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    151568183                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62160                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14636255                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7265639                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17038                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         90062                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          213                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1127346                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1124455                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2251801                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138521733                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12483811                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2326203                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19712105                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19712750                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7228294                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.983243                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137882993                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137757498                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80386951                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        225738233                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.977818                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356107                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100777066                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124086406                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27482190                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34076                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2038941                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134271427                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924146                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694277                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83228325     61.99%     61.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23645692     17.61%     79.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11746583      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3995227      2.98%     91.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4919420      3.66%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1724480      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1213300      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1005213      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2793187      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134271427                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100777066                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124086406                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18426576                       # Number of memory references committed
system.switch_cpus1.commit.loads             11280462                       # Number of loads committed
system.switch_cpus1.commit.membars              17038                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17910574                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111792381                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2559345                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2793187                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           283046836                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          307651514                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42083                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2096959                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100777066                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124086406                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100777066                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.397962                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.397962                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.715327                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.715327                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       623728504                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192840855                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145523303                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34076                       # number of misc regfile writes
system.l2.replacements                          24357                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                          1046182                       # Total number of references to valid blocks.
system.l2.sampled_refs                          40741                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.678849                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           252.656943                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.916971                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4396.933408                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.746819                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2364.511255                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4960.715626                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4391.518977                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015421                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000544                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.268368                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000534                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.144318                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.302778                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.268037                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        55163                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        32672                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   87835                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            29552                       # number of Writeback hits
system.l2.Writeback_hits::total                 29552                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        55163                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        32672                       # number of demand (read+write) hits
system.l2.demand_hits::total                    87835                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        55163                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        32672                       # number of overall hits
system.l2.overall_hits::total                   87835                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        17963                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         6366                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 24356                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        17963                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         6366                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24356                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        17963                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         6366                       # number of overall misses
system.l2.overall_misses::total                 24356                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2407898                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3510856148                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2450367                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1305606687                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4821321100                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2407898                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3510856148                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2450367                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1305606687                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4821321100                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2407898                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3510856148                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2450367                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1305606687                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4821321100                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73126                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39038                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              112191                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        29552                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             29552                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73126                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39038                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112191                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73126                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39038                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112191                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.245645                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.163072                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.217094                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.245645                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.163072                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.217094                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.245645                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.163072                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.217094                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 185222.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 195449.320715                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 175026.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 205090.588596                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 197952.089834                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 185222.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 195449.320715                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 175026.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 205090.588596                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 197952.089834                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 185222.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 195449.320715                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 175026.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 205090.588596                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 197952.089834                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7562                       # number of writebacks
system.l2.writebacks::total                      7562                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        17963                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         6366                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            24356                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        17963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         6366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24356                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        17963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         6366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24356                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1647995                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2464187881                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1635165                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    934861124                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3402332165                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1647995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2464187881                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1635165                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    934861124                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3402332165                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1647995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2464187881                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1635165                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    934861124                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3402332165                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.245645                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.163072                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.217094                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.245645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.163072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.217094                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.245645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.163072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.217094                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 126768.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 137181.310527                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 116797.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146852.202953                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 139691.745976                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 126768.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 137181.310527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 116797.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 146852.202953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 139691.745976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 126768.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 137181.310527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 116797.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 146852.202953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 139691.745976                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996343                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011925170                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040171.713710                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996343                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11917553                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11917553                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11917553                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11917553                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11917553                       # number of overall hits
system.cpu0.icache.overall_hits::total       11917553                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3119597                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3119597                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3119597                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3119597                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3119597                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3119597                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11917569                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11917569                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11917569                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11917569                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11917569                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11917569                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 194974.812500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 194974.812500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 194974.812500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 194974.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 194974.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 194974.812500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2515798                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2515798                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2515798                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2515798                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2515798                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2515798                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 193522.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 193522.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 193522.923077                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 193522.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 193522.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 193522.923077                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73126                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179584001                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73382                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2447.248658                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.513375                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.486625                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900443                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099557                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9593602                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9593602                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20676                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20676                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16586307                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16586307                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16586307                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16586307                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       175885                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       175885                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       175885                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        175885                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       175885                       # number of overall misses
system.cpu0.dcache.overall_misses::total       175885                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  19657280784                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  19657280784                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19657280784                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19657280784                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19657280784                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19657280784                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9769487                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9769487                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16762192                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16762192                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16762192                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16762192                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018004                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018004                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010493                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010493                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010493                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010493                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111762.121750                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111762.121750                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111762.121750                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111762.121750                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111762.121750                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111762.121750                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19457                       # number of writebacks
system.cpu0.dcache.writebacks::total            19457                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       102759                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       102759                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102759                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102759                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102759                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102759                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73126                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73126                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73126                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73126                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73126                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73126                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7273912407                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7273912407                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7273912407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7273912407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7273912407                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7273912407                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007485                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007485                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004363                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004363                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004363                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004363                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 99470.946134                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99470.946134                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 99470.946134                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99470.946134                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 99470.946134                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99470.946134                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997456                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009949801                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181317.064795                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997456                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12049492                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12049492                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12049492                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12049492                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12049492                       # number of overall hits
system.cpu1.icache.overall_hits::total       12049492                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3104757                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3104757                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3104757                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3104757                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3104757                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3104757                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12049509                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12049509                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12049509                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12049509                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12049509                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12049509                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 182632.764706                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 182632.764706                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 182632.764706                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 182632.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 182632.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 182632.764706                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2566767                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2566767                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2566767                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2566767                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2566767                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2566767                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 183340.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 183340.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 183340.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 183340.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 183340.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 183340.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39038                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167864490                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39294                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4272.013284                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.741408                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.258592                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905240                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094760                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9390126                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9390126                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7112590                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7112590                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17038                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17038                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17038                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17038                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16502716                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16502716                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16502716                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16502716                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       118269                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       118269                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       118269                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        118269                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       118269                       # number of overall misses
system.cpu1.dcache.overall_misses::total       118269                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13190281615                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13190281615                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13190281615                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13190281615                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13190281615                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13190281615                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9508395                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9508395                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7112590                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7112590                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17038                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17038                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16620985                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16620985                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16620985                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16620985                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012438                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012438                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007116                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007116                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007116                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007116                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 111527.802002                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111527.802002                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 111527.802002                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111527.802002                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 111527.802002                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111527.802002                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10095                       # number of writebacks
system.cpu1.dcache.writebacks::total            10095                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79231                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79231                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79231                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79231                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79231                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79231                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39038                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39038                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39038                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39038                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39038                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39038                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3487833463                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3487833463                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3487833463                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3487833463                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3487833463                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3487833463                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004106                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004106                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002349                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002349                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002349                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002349                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89344.573569                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89344.573569                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89344.573569                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89344.573569                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89344.573569                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89344.573569                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
