[{"DBLP title": "Trusted Hardware: Can It Be Trustworthy?", "DBLP authors": ["Cynthia E. Irvine", "Karl N. Levitt"], "year": 2007, "MAG papers": [{"PaperId": 2121603762, "PaperTitle": "trusted hardware can it be trustworthy", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["national science foundation", "naval postgraduate school"]}], "source": "ES"}, {"DBLP title": "Trusted Design in FPGAs.", "DBLP authors": ["Steven Trimberger"], "year": 2007, "MAG papers": [{"PaperId": 2134267152, "PaperTitle": "trusted design in fpgas", "Year": 2007, "CitationCount": 65, "EstimatedCitation": 104, "Affiliations": ["xilinx"]}], "source": "ES"}, {"DBLP title": "Physical Unclonable Functions for Device Authentication and Secret Key Generation.", "DBLP authors": ["G. Edward Suh", "Srinivas Devadas"], "year": 2007, "MAG papers": [{"PaperId": 2116374153, "PaperTitle": "physical unclonable functions for device authentication and secret key generation", "Year": 2007, "CitationCount": 1110, "EstimatedCitation": 1614, "Affiliations": ["massachusetts institute of technology", "cornell university"]}], "source": "ES"}, {"DBLP title": "Side-Channel Attack Pitfalls.", "DBLP authors": ["Kris Tiri"], "year": 2007, "MAG papers": [{"PaperId": 2162805750, "PaperTitle": "side channel attack pitfalls", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 55, "Affiliations": ["intel"]}], "source": "ES"}, {"DBLP title": "System-Level Design Flow Based on a Functional Reference for HW and SW.", "DBLP authors": ["Walter H. Tibboel", "V\u00edctor Reyes", "Martin Klompstra", "Dennis Alders"], "year": 2007, "MAG papers": [{"PaperId": 2140755459, "PaperTitle": "system level design flow based on a functional reference for hw and sw", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["nxp semiconductors", "nxp semiconductors", "nxp semiconductors", "nxp semiconductors"]}], "source": "ES"}, {"DBLP title": "Model-driven Validation of SystemC Designs.", "DBLP authors": ["Hiren D. Patel", "Sandeep K. Shukla"], "year": 2007, "MAG papers": [{"PaperId": 2165082676, "PaperTitle": "model driven validation of systemc designs", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Language Extensions to SystemC: Process Control Constructs.", "DBLP authors": ["Bishnupriya Bhattacharya", "John Rose", "Stuart Swan"], "year": 2007, "MAG papers": [{"PaperId": 2140195933, "PaperTitle": "language extensions to systemc process control constructs", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["cadence design systems", "cadence design systems", "cadence design systems"]}], "source": "ES"}, {"DBLP title": "Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264.", "DBLP authors": ["Kai Huang", "Sang-Il Han", "Katalin Popovici", "Lisane B. de Brisolara", "Xavier Guerin", "Lei Li", "Xiaolang Yan", "Soo-Ik Chae", "Luigi Carro", "Ahmed Amine Jerraya"], "year": 2007, "MAG papers": [{"PaperId": 2114435074, "PaperTitle": "simulink based mpsoc design flow case study of motion jpeg and h 264", "Year": 2007, "CitationCount": 45, "EstimatedCitation": 69, "Affiliations": ["seoul national university", null, "zhejiang university", "zhejiang university", "zhejiang university", null, "universidade federal do rio grande do sul", null, "universidade federal do rio grande do sul", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Design of Rotary Clock Based Circuits.", "DBLP authors": ["Zhengtao Yu", "Xun Liu"], "year": 2007, "MAG papers": [{"PaperId": 2144402314, "PaperTitle": "design of rotary clock based circuits", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["north carolina state university", "north carolina state university"]}], "source": "ES"}, {"DBLP title": "Escape Routing For Dense Pin Clusters In Integrated Circuits.", "DBLP authors": ["Muhammet Mustafa Ozdal"], "year": 2007, "MAG papers": [{"PaperId": 2116159333, "PaperTitle": "escape routing for dense pin clusters in integrated circuits", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["intel"]}], "source": "ES"}, {"DBLP title": "TROY: Track Router with Yield-driven Wire Planning.", "DBLP authors": ["Minsik Cho", "Hua Xiang", "Ruchir Puri", "David Z. Pan"], "year": 2007, "MAG papers": [{"PaperId": 2142350374, "PaperTitle": "troy track router with yield driven wire planning", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["university of texas at austin", "ibm", "university of texas at austin", "ibm"]}], "source": "ES"}, {"DBLP title": "IPR: An Integrated Placement and Routing Algorithm.", "DBLP authors": ["Min Pan", "Chris C. N. Chu"], "year": 2007, "MAG papers": [{"PaperId": 2097452558, "PaperTitle": "ipr an integrated placement and routing algorithm", "Year": 2007, "CitationCount": 57, "EstimatedCitation": 74, "Affiliations": ["cadence design systems", "cadence design systems"]}], "source": "ES"}, {"DBLP title": "An Effective Guidance Strategy for Abstraction-Guided Simulation.", "DBLP authors": ["Flavio M. de Paula", "Alan J. Hu"], "year": 2007, "MAG papers": [{"PaperId": 2143208164, "PaperTitle": "an effective guidance strategy for abstraction guided simulation", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": ["university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Leveraging Semi-Formal and Sequential Equivalence Techniques for Multimedia SOC Performance Validation.", "DBLP authors": ["Lovleen Bhatia", "Jayesh Gaur", "Praveen Tiwari", "Raj S. Mitra", "Sunil H. Matange"], "year": 2007, "MAG papers": [{"PaperId": 2172003873, "PaperTitle": "leveraging semi formal and sequential equivalence techniques for multimedia soc performance validation", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["texas instruments", "texas instruments", "texas instruments", "texas instruments", "texas instruments"]}], "source": "ES"}, {"DBLP title": "Synthesizing SVA Local Variables for Formal Verification.", "DBLP authors": ["Jiang Long", "Andrew Seawright"], "year": 2007, "MAG papers": [{"PaperId": 2150220499, "PaperTitle": "synthesizing sva local variables for formal verification", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["mentor graphics", "mentor graphics"]}], "source": "ES"}, {"DBLP title": "Fine-Grained Sleep Transistor Sizing Algorithm for Leakage Power Minimization.", "DBLP authors": ["De-Shiuan Chiou", "Da-Cheng Juan", "Yu-Ting Chen", "Shih-Chieh Chang"], "year": 2007, "MAG papers": [{"PaperId": 2139515940, "PaperTitle": "fine grained sleep transistor sizing algorithm for leakage power minimization", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Width-dependent Statistical Leakage Modeling for Random Dopant Induced Threshold Voltage Shift.", "DBLP authors": ["Jie Gu", "Sachin S. Sapatnekar", "Chris H. Kim"], "year": 2007, "MAG papers": [{"PaperId": 2099433793, "PaperTitle": "width dependent statistical leakage modeling for random dopant induced threshold voltage shift", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of minnesota", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Modeling and Estimation of Full-Chip Leakage Current Considering Within-Die Correlation.", "DBLP authors": ["Khaled R. Heloue", "Navid Azizi", "Farid N. Najm"], "year": 2007, "MAG papers": [{"PaperId": 2148575734, "PaperTitle": "modeling and estimation of full chip leakage current considering within die correlation", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["university of toronto", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Statistical Analysis of Full-Chip Leakage Power Considering Junction Tunneling Leakage.", "DBLP authors": ["Tao Li", "Zhiping Yu"], "year": 2007, "MAG papers": [{"PaperId": 2126079204, "PaperTitle": "statistical analysis of full chip leakage power considering junction tunneling leakage", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Skewed Flip-Flop Transformation for Minimizing Leakage in Sequential Circuits.", "DBLP authors": ["Jun Seomun", "Jaehyun Kim", "Youngsoo Shin"], "year": 2007, "MAG papers": [{"PaperId": 2131533117, "PaperTitle": "skewed flip flop transformation for minimizing leakage in sequential circuits", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "DBLP authors": ["\u00dcmit Y. Ogras", "Radu Marculescu", "Puru Choudhary", "Diana Marculescu"], "year": 2007, "MAG papers": [{"PaperId": 2135933214, "PaperTitle": "voltage frequency island partitioning for gals based networks on chip", "Year": 2007, "CitationCount": 120, "EstimatedCitation": 194, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Introducing the SuperGT Network-on-Chip; SuperGT QoS: more than just GT.", "DBLP authors": ["Th\u00e9odore Marescaux", "Henk Corporaal"], "year": 2007, "MAG papers": [{"PaperId": 2084781012, "PaperTitle": "introducing the supergt network on chip supergt qos more than just gt", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["eindhoven university of technology", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Layered Switching for Networks on Chip.", "DBLP authors": ["Zhonghai Lu", "Ming Liu", "Axel Jantsch"], "year": 2007, "MAG papers": [{"PaperId": 2126701595, "PaperTitle": "layered switching for networks on chip", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["royal institute of technology", "royal institute of technology", "royal institute of technology"]}], "source": "ES"}, {"DBLP title": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "DBLP authors": ["Lap-Fai Leung", "Chi-Ying Tsui"], "year": 2007, "MAG papers": [{"PaperId": 2139156814, "PaperTitle": "energy aware synthesis of networks on chip implemented with voltage islands", "Year": 2007, "CitationCount": 46, "EstimatedCitation": 70, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "The Case for Low-Power Photonic Networks on Chip.", "DBLP authors": ["Assaf Shacham", "Keren Bergman", "Luca P. Carloni"], "year": 2007, "MAG papers": [{"PaperId": 2100568203, "PaperTitle": "the case for low power photonic networks on chip", "Year": 2007, "CitationCount": 78, "EstimatedCitation": 99, "Affiliations": ["columbia university", "columbia university", "columbia university"]}], "source": "ES"}, {"DBLP title": "Interdependent Latch Setup/Hold Time Characterization via Euler-Newton Curve Tracing on State-Transition Equations.", "DBLP authors": ["Shweta Srivastava", "Jaijeet S. Roychowdhury"], "year": 2007, "MAG papers": [{"PaperId": 2102630853, "PaperTitle": "interdependent latch setup hold time characterization via euler newton curve tracing on state transition equations", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "PV-PPV: Parameter Variability Aware, Automatically Extracted, Nonlinear Time-Shifted Oscillator Macromodels.", "DBLP authors": ["Zhichun Wang", "Xiaolue Lai", "Jaijeet S. Roychowdhury"], "year": 2007, "MAG papers": [{"PaperId": 2112436573, "PaperTitle": "pv ppv parameter variability aware automatically extracted nonlinear time shifted oscillator macromodels", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of minnesota", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Accurate Waveform Modeling using Singular Value Decomposition with Applications to Timing Analysis.", "DBLP authors": ["Anand Ramalingam", "Ashish Kumar Singh", "Sani R. Nassif", "Michael Orshansky", "David Z. Pan"], "year": 2007, "MAG papers": [{"PaperId": 2143719514, "PaperTitle": "accurate waveform modeling using singular value decomposition with applications to timing analysis", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Simulating Improbable Events.", "DBLP authors": ["Suwen Yang", "Mark R. Greenstreet"], "year": 2007, "MAG papers": [{"PaperId": 2102749815, "PaperTitle": "simulating improbable events", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "SBPOR: Second-Order Balanced Truncation for Passive Order Reduction of RLC Circuits.", "DBLP authors": ["Boyuan Yan", "Sheldon X.-D. Tan", "Pu Liu", "Bruce McGaughy"], "year": 2007, "MAG papers": [{"PaperId": 2120589713, "PaperTitle": "sbpor second order balanced truncation for passive order reduction of rlc circuits", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of california riverside", "university of california riverside", "university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise.", "DBLP authors": ["Min Zhao", "Rajendran Panda", "Ben Reschke", "Yuhong Fu", "Trudi Mewett", "Sri Chandrasekaran", "Savithri Sundareswaran", "Shu Yan"], "year": 2007, "MAG papers": [{"PaperId": 2123570627, "PaperTitle": "on chip decoupling capacitance and p g wire co optimization for dynamic noise", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["freescale semiconductor", "freescale semiconductor", "freescale semiconductor", "freescale semiconductor", null, "freescale semiconductor", "freescale semiconductor", "freescale semiconductor"]}], "source": "ES"}, {"DBLP title": "Optimal Selection of Voltage Regulator Modules in a Power Delivery Network.", "DBLP authors": ["Behnam Amelifard", "Massoud Pedram"], "year": 2007, "MAG papers": [{"PaperId": 2152960661, "PaperTitle": "optimal selection of voltage regulator modules in a power delivery network", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Top-k Aggressors Sets in Delay Noise Analysis.", "DBLP authors": ["Ravikishore Gandikota", "Kaviraj Chopra", "David T. Blaauw", "Dennis Sylvester", "Murat R. Becer"], "year": 2007, "MAG papers": [{"PaperId": 2142305419, "PaperTitle": "top k aggressors sets in delay noise analysis", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan", null]}], "source": "ES"}, {"DBLP title": "A New Twisted Differential Line Structure in Global Bus Design.", "DBLP authors": ["Zhanyuan Jiang", "Shiyan Hu", "Weiping Shi"], "year": 2007, "MAG papers": [{"PaperId": 2169345501, "PaperTitle": "a new twisted differential line structure in global bus design", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["texas a m university", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Effects of Coupling Capacitance and Inductance on Delay Uncertainty and Clock Skew.", "DBLP authors": ["Abinash Roy", "Noha H. Mahmoud", "Masud H. Chowdhury"], "year": 2007, "MAG papers": [{"PaperId": 2152211921, "PaperTitle": "effects of coupling capacitance and inductance on delay uncertainty and clock skew", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["university of illinois at chicago", "university of illinois at chicago", "university of illinois at chicago"]}], "source": "ES"}, {"DBLP title": "Formal Techniques for SystemC Verification; Position Paper.", "DBLP authors": ["Moshe Y. Vardi"], "year": 2007, "MAG papers": [{"PaperId": 2009831560, "PaperTitle": "formal techniques for systemc verification position paper", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["rice university"]}], "source": "ES"}, {"DBLP title": "Design for Verification in System-level Models and RTL.", "DBLP authors": ["Anmol Mathur", "Venkat Krishnaswamy"], "year": 2007, "MAG papers": [{"PaperId": 2126705550, "PaperTitle": "design for verification in system level models and rtl", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Verification Methodologies in a TLM-to-RTL Design Flow.", "DBLP authors": ["Atsushi Kasuya", "Tesh Tesfaye"], "year": 2007, "MAG papers": [{"PaperId": 2021625097, "PaperTitle": "verification methodologies in a tlm to rtl design flow", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Memory Modeling in ESL-RTL Equivalence Checking.", "DBLP authors": ["Alfred K\u00f6lbl", "Jerry R. Burch", "Carl Pixley"], "year": 2007, "MAG papers": [{"PaperId": 2170821802, "PaperTitle": "memory modeling in esl rtl equivalence checking", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["synopsys", "synopsys", "synopsys"]}], "source": "ES"}, {"DBLP title": "Endurance Enhancement of Flash-Memory Storage, Systems: An Efficient Static Wear Leveling Design.", "DBLP authors": ["Yuan-Hao Chang", "Jen-Wei Hsieh", "Tei-Wei Kuo"], "year": 2007, "MAG papers": [{"PaperId": 2099294040, "PaperTitle": "endurance enhancement of flash memory storage systems an efficient static wear leveling design", "Year": 2007, "CitationCount": 165, "EstimatedCitation": 234, "Affiliations": ["national chiayi university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "A System For Coarse Grained Memory Protection In Tiny Embedded Processors.", "DBLP authors": ["Ram Kumar", "Akhilesh Singhania", "Andrew Castner", "Eddie Kohler", "Mani B. Srivastava"], "year": 2007, "MAG papers": [{"PaperId": 2120746231, "PaperTitle": "a system for coarse grained memory protection in tiny embedded processors", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Reducing Off-Chip Memory Access Costs Using Data Recomputation in Embedded Chip Multi-processors.", "DBLP authors": ["Hakduran Koc", "Mahmut T. Kandemir", "Ehat Ercanli", "Ozcan Ozturk"], "year": 2007, "MAG papers": [{"PaperId": 2114214456, "PaperTitle": "reducing off chip memory access costs using data recomputation in embedded chip multi processors", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["pennsylvania state university", "syracuse university", "pennsylvania state university", "syracuse university"]}], "source": "ES"}, {"DBLP title": "A Memory-Conscious Code Parallelization Scheme.", "DBLP authors": ["Liping Xue", "Ozcan Ozturk", "Mahmut T. Kandemir"], "year": 2007, "MAG papers": [{"PaperId": 2150323338, "PaperTitle": "a memory conscious code parallelization scheme", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "university of delaware"]}], "source": "ES"}, {"DBLP title": "A Self-Tuning Configurable Cache.", "DBLP authors": ["Ann Gordon-Ross", "Frank Vahid"], "year": 2007, "MAG papers": [{"PaperId": 2141103990, "PaperTitle": "a self tuning configurable cache", "Year": 2007, "CitationCount": 56, "EstimatedCitation": 85, "Affiliations": ["university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Comparative Analysis of Conventional and Statistical Design Techniques.", "DBLP authors": ["Steven M. Burns", "Mahesh Ketkar", "Noel Menezes", "Keith A. Bowman", "James Tschanz", "Vivek De"], "year": 2007, "MAG papers": [{"PaperId": 2109173886, "PaperTitle": "comparative analysis of conventional and statistical design techniques", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["intel", "intel", "intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Fast Second-Order Statistical Static Timing Analysis Using Parameter Dimension Reduction.", "DBLP authors": ["Zhuo Feng", "Peng Li", "Yaping Zhan"], "year": 2007, "MAG papers": [{"PaperId": 2147742057, "PaperTitle": "fast second order statistical static timing analysis using parameter dimension reduction", "Year": 2007, "CitationCount": 36, "EstimatedCitation": 50, "Affiliations": ["texas a m university", "texas a m university", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Non-Linear Statistical Static Timing Analysis for Non-Gaussian Variation Sources.", "DBLP authors": ["Lerong Cheng", "Jinjun Xiong", "Lei He"], "year": 2007, "MAG papers": [{"PaperId": 2104785869, "PaperTitle": "non linear statistical static timing analysis for non gaussian variation sources", "Year": 2007, "CitationCount": 59, "EstimatedCitation": 90, "Affiliations": ["ibm", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Beyond Low-Order Statistical Response Surfaces: Latent Variable Regression for Efficient, Highly Nonlinear Fitting.", "DBLP authors": ["Amith Singhee", "Rob A. Rutenbar"], "year": 2007, "MAG papers": [{"PaperId": 2137626494, "PaperTitle": "beyond low order statistical response surfaces latent variable regression for efficient highly nonlinear fitting", "Year": 2007, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": ["carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Period Optimization for Hard Real-time Distributed Automotive Systems.", "DBLP authors": ["Abhijit Davare", "Qi Zhu", "Marco Di Natale", "Claudio Pinello", "Sri Kanajan", "Alberto L. Sangiovanni-Vincentelli"], "year": 2007, "MAG papers": [{"PaperId": 2137435720, "PaperTitle": "period optimization for hard real time distributed automotive systems", "Year": 2007, "CitationCount": 86, "EstimatedCitation": 134, "Affiliations": ["university of california berkeley", "general motors", "general motors", "lawrence berkeley national laboratory", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Performance Analysis of FlexRay-based ECU Networks.", "DBLP authors": ["Andrei Hagiescu", "Unmesh D. Bordoloi", "Samarjit Chakraborty", "Prahladavaradan Sampath", "P. Vignesh V. Ganesan", "S. Ramesh"], "year": 2007, "MAG papers": [{"PaperId": 2159675308, "PaperTitle": "performance analysis of flexray based ecu networks", "Year": 2007, "CitationCount": 64, "EstimatedCitation": 97, "Affiliations": [null, null, null, "national university of singapore", "national university of singapore", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "Experimental Jitter Analysis in a FlexCAN Based Drive-by-Wire Automotive Application.", "DBLP authors": ["Juan R. Pimentel", "Jason Paskvan"], "year": 2007, "MAG papers": [{"PaperId": 2143541701, "PaperTitle": "experimental jitter analysis in a flexcan based drive by wire automotive application", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["kettering university", "mentor graphics"]}], "source": "ES"}, {"DBLP title": "Optimization of Static Task and Bus Access Schedules for Time-Triggered Distributed Embedded Systems with Model-Checking.", "DBLP authors": ["Zonghua Gu", "Xiuqiang He", "Mingxuan Yuan"], "year": 2007, "MAG papers": [{"PaperId": 2119237467, "PaperTitle": "optimization of static task and bus access schedules for time triggered distributed embedded systems with model checking", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "NanoMap: An Integrated Design Optimization Flow for a Hybrid Nanotube/CMOS Dynamically Reconfigurable Architecture.", "DBLP authors": ["Wei Zhang", "Li Shang", "Niraj K. Jha"], "year": 2007, "MAG papers": [{"PaperId": 2117675956, "PaperTitle": "nanomap an integrated design optimization flow for a hybrid nanotube cmos dynamically reconfigurable architecture", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["princeton university", "queen s university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Design and Analysis of Hybrid NEMS-CMOS Circuits for Ultra Low-Power Applications.", "DBLP authors": ["Hamed F. Dadgour", "Kaustav Banerjee"], "year": 2007, "MAG papers": [{"PaperId": 2110475419, "PaperTitle": "design and analysis of hybrid nems cmos circuits for ultra low power applications", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 64, "Affiliations": ["university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Towards An Ultra-Low-Power Architecture Using Single-Electron Tunneling Transistors.", "DBLP authors": ["Changyun Zhu", "Zhenyu (Peter) Gu", "Li Shang", "Robert P. Dick", "Robert G. Knobel"], "year": 2007, "MAG papers": [{"PaperId": 2098189603, "PaperTitle": "towards an ultra low power architecture using single electron tunneling transistors", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["queen s university", "northwestern university", "northwestern university", "queen s university", "queen s university"]}], "source": "ES"}, {"DBLP title": "GlitchMap: An FPGA Technology Mapper for Low Power Considering Glitches.", "DBLP authors": ["Lei Cheng", "Deming Chen", "Martin D. F. Wong"], "year": 2007, "MAG papers": [{"PaperId": 2123040618, "PaperTitle": "glitchmap an fpga technology mapper for low power considering glitches", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits.", "DBLP authors": ["Tomasz S. Czajkowski", "Stephen Dean Brown"], "year": 2007, "MAG papers": [{"PaperId": 2128264388, "PaperTitle": "using negative edge triggered ffs to reduce glitching power in fpga circuits", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Single-Event-Upset (SEU) Awareness in FPGA Routing.", "DBLP authors": ["Shahin Golshan", "Elaheh Bozorgzadeh"], "year": 2007, "MAG papers": [{"PaperId": 2131044255, "PaperTitle": "single event upset seu awareness in fpga routing", "Year": 2007, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": ["university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Enhancing FPGA Performance for Arithmetic Circuits.", "DBLP authors": ["Philip Brisk", "Ajay K. Verma", "Paolo Ienne", "Hadi Parandeh-Afshar"], "year": 2007, "MAG papers": [{"PaperId": 2091205352, "PaperTitle": "enhancing fpga performance for arithmetic circuits", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Fast Min-Cost Buffer Insertion under Process Variations.", "DBLP authors": ["Ruiming Chen", "Hai Zhou"], "year": 2007, "MAG papers": [{"PaperId": 2014144678, "PaperTitle": "fast min cost buffer insertion under process variations", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "Exact Combinatorial Optimization Methods for Physical Design of Regular Logic Bricks.", "DBLP authors": ["Brian Taylor", "Larry T. Pileggi"], "year": 2007, "MAG papers": [{"PaperId": 2138876803, "PaperTitle": "exact combinatorial optimization methods for physical design of regular logic bricks", "Year": 2007, "CitationCount": 94, "EstimatedCitation": 148, "Affiliations": ["carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Concurrent Wire Spreading, Widening, and Filling.", "DBLP authors": ["Olivier Rizzo", "Hanno Melzner"], "year": 2007, "MAG papers": [{"PaperId": 2139968172, "PaperTitle": "concurrent wire spreading widening and filling", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["infineon technologies", "infineon technologies"]}], "source": "ES"}, {"DBLP title": "Modeling Litho-Constrained Design Layout.", "DBLP authors": ["Min-Chun Tsai", "Daniel Zhang", "Zongwu Tang"], "year": 2007, "MAG papers": [{"PaperId": 2120732539, "PaperTitle": "modeling litho constrained design layout", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["synopsys", "synopsys", "synopsys"]}], "source": "ES"}, {"DBLP title": "Characterization and Estimation of Circuit Reliability Degradation under NBTI using On-Line IDDQ Measurement.", "DBLP authors": ["Kunhyuk Kang", "Keejong Kim", "Ahmad E. Islam", "Muhammad Ashraful Alam", "Kaushik Roy"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "The Impact of NBTI on the Performance of Combinational and Sequential Circuits.", "DBLP authors": ["Wenping Wang", "Shengqi Yang", "Sarvesh Bhardwaj", "Rakesh Vattikonda", "Sarma B. K. Vrudhula", "Frank Liu", "Yu Cao"], "year": 2007, "MAG papers": [{"PaperId": 2103792078, "PaperTitle": "the impact of nbti on the performance of combinational and sequential circuits", "Year": 2007, "CitationCount": 177, "EstimatedCitation": 255, "Affiliations": ["arizona state university", "arizona state university", "ibm", "arizona state university", "arizona state university", "peking university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "NBTI-Aware Synthesis of Digital Circuits.", "DBLP authors": ["Sanjay V. Kumar", "Chris H. Kim", "Sachin S. Sapatnekar"], "year": 2007, "MAG papers": [{"PaperId": 2164178706, "PaperTitle": "nbti aware synthesis of digital circuits", "Year": 2007, "CitationCount": 151, "EstimatedCitation": 243, "Affiliations": ["university of minnesota", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Modeling Safe Operating Area in Hardware Description Languages.", "DBLP authors": ["Leonid B. Goldgeisser", "Ernst Christen", "Zhichao Deng"], "year": 2007, "MAG papers": [{"PaperId": 2107606561, "PaperTitle": "modeling safe operating area in hardware description languages", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["synopsys", "synopsys", "synopsys"]}], "source": "ES"}, {"DBLP title": "Design-Silicon Timing Correlation A Data Mining Perspective.", "DBLP authors": ["Li-C. Wang", "Pouria Bastani", "Magdy S. Abadir"], "year": 2007, "MAG papers": [{"PaperId": 2120719803, "PaperTitle": "design silicon timing correlation a data mining perspective", "Year": 2007, "CitationCount": 34, "EstimatedCitation": 55, "Affiliations": ["freescale semiconductor", "university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Silicon Speedpath Measurement and Feedback into EDA flows.", "DBLP authors": ["Kip Killpack", "Chandramouli V. Kashyap", "Eli Chiprout"], "year": 2007, "MAG papers": [{"PaperId": 2167480374, "PaperTitle": "silicon speedpath measurement and feedback into eda flows", "Year": 2007, "CitationCount": 50, "EstimatedCitation": 62, "Affiliations": ["intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Characterizing Process Variation in Nanometer CMOS.", "DBLP authors": ["Kanak Agarwal", "Sani R. Nassif"], "year": 2007, "MAG papers": [{"PaperId": 2129267471, "PaperTitle": "characterizing process variation in nanometer cmos", "Year": 2007, "CitationCount": 109, "EstimatedCitation": 149, "Affiliations": ["ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "On-Chip Measurements Complementary to Design Flow for Integrity in SoCs.", "DBLP authors": ["Makoto Nagata"], "year": 2007, "MAG papers": [{"PaperId": 1978343054, "PaperTitle": "on chip measurements complementary to design flow for integrity in socs", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["kobe university"]}], "source": "ES"}, {"DBLP title": "Progressive Decomposition: A Heuristic to Structure Arithmetic Circuits.", "DBLP authors": ["Ajay K. Verma", "Philip Brisk", "Paolo Ienne"], "year": 2007, "MAG papers": [{"PaperId": 2151101009, "PaperTitle": "progressive decomposition a heuristic to structure arithmetic circuits", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Topology-Based Optimization of Maximal Sustainable Throughput in a Latency-Insensitive System.", "DBLP authors": ["Rebecca L. Collins", "Luca P. Carloni"], "year": 2007, "MAG papers": [{"PaperId": 2129458345, "PaperTitle": "topology based optimization of maximal sustainable throughput in a latency insensitive system", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["columbia university", "columbia university"]}], "source": "ES"}, {"DBLP title": "Synchronous Elastic Circuits with Early Evaluation and Token Counterflow.", "DBLP authors": ["Jordi Cortadella", "Michael Kishinevsky"], "year": 2007, "MAG papers": [{"PaperId": 2009461940, "PaperTitle": "synchronous elastic circuits with early evaluation and token counterflow", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 66, "Affiliations": ["polytechnic university of catalonia", "intel"]}], "source": "ES"}, {"DBLP title": "Optimization of Area in Digital FIR Filters using Gate-Level Metrics.", "DBLP authors": ["Levent Aksoy", "Eduardo A. C. da Costa", "Paulo F. Flores", "Jos\u00e9 C. Monteiro"], "year": 2007, "MAG papers": [{"PaperId": 2134126310, "PaperTitle": "optimization of area in digital fir filters using gate level metrics", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["inesc id", "inesc id", "istanbul technical university", "universidade catolica de pelotas"]}], "source": "ES"}, {"DBLP title": "Parameter Finding Methods for Oscillators with a Specified Oscillation Frequency.", "DBLP authors": ["Igor Vytyaz", "David C. Lee", "Suihua Lu", "Amit Mehrotra", "Un-Ku Moon", "Kartikeya Mayaram"], "year": 2007, "MAG papers": [{"PaperId": 2121261238, "PaperTitle": "parameter finding methods for oscillators with a specified oscillation frequency", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of california berkeley", "oregon state university", "oregon state university", "oregon state university", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Modeling Simultaneous Switching Noise-Induced Jitter for System-on-Chip Phase-Locked Loops.", "DBLP authors": ["Henry H. Y. Chan", "Zeljko Zilic"], "year": 2007, "MAG papers": [{"PaperId": 2163880998, "PaperTitle": "modeling simultaneous switching noise induced jitter for system on chip phase locked loops", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["mcgill university", "mcgill university"]}], "source": "ES"}, {"DBLP title": "Accelerating Harmonic Balance Simulation Using Efficient Parallelizable Hierarchical Preconditioning.", "DBLP authors": ["Wei Dong", "Peng Li"], "year": 2007, "MAG papers": [{"PaperId": 2124179087, "PaperTitle": "accelerating harmonic balance simulation using efficient parallelizable hierarchical preconditioning", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Fast, Non-Monte-Carlo Estimation of Transient Performance Variation Due to Device Mismatch.", "DBLP authors": ["Jaeha Kim", "Kevin D. Jones", "Mark A. Horowitz"], "year": 2007, "MAG papers": [{"PaperId": 2161672754, "PaperTitle": "fast non monte carlo estimation of transient performance variation due to device mismatch", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["rambus", "rambus", "rambus"]}], "source": "ES"}, {"DBLP title": "MP-trees: A Packing-Based Macro Placement Algorithm for Mixed-Size Designs.", "DBLP authors": ["Tung-Chieh Chen", "Ping-Hung Yuh", "Yao-Wen Chang", "Fwu-Juh Huang", "Denny Liu"], "year": 2007, "MAG papers": [{"PaperId": 2114796612, "PaperTitle": "mp trees a packing based macro placement algorithm for mixed size designs", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["national taiwan university", "mediatek", "mediatek", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "RQL: Global Placement via Relaxed Quadratic Spreading and Linearization.", "DBLP authors": ["Natarajan Viswanathan", "Gi-Joon Nam", "Charles J. Alpert", "Paul Villarrubia", "Haoxing Ren", "Chris C. N. Chu"], "year": 2007, "MAG papers": [{"PaperId": 2088553275, "PaperTitle": "rql global placement via relaxed quadratic spreading and linearization", "Year": 2007, "CitationCount": 55, "EstimatedCitation": 78, "Affiliations": ["ibm", "ibm", "iowa state university", "ibm", "ibm", "iowa state university"]}], "source": "ES"}, {"DBLP title": "Improving Voltage Assignment by Outlier Detection and Incremental Placement.", "DBLP authors": ["Huaizhi Wu", "Martin D. F. Wong"], "year": 2007, "MAG papers": [{"PaperId": 2146554181, "PaperTitle": "improving voltage assignment by outlier detection and incremental placement", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["university of illinois at urbana champaign", null]}], "source": "ES"}, {"DBLP title": "Analog Placement Based on Novel Symmetry-Island Formulation.", "DBLP authors": ["Mark Po-Hung Lin", "Shyh-Chang Lin"], "year": 2007, "MAG papers": [{"PaperId": 2117754533, "PaperTitle": "analog placement based on novel symmetry island formulation", "Year": 2007, "CitationCount": 42, "EstimatedCitation": 67, "Affiliations": ["national taiwan university", null]}], "source": "ES"}, {"DBLP title": "Modeling the Function Cache for Worst-Case Execution Time Analysis.", "DBLP authors": ["Raimund Kirner", "Martin Schoeberl"], "year": 2007, "MAG papers": [{"PaperId": 2102681500, "PaperTitle": "modeling the function cache for worst case execution time analysis", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["vienna university of technology", "vienna university of technology"]}], "source": "ES"}, {"DBLP title": "An Embedded Multi-resolution AMBA Trace Analyzer for Microprocessor-based SoC Integration.", "DBLP authors": ["Chung-Fu Kao", "Ing-Jer Huang", "Chi-Hung Lin"], "year": 2007, "MAG papers": [{"PaperId": 2147036755, "PaperTitle": "an embedded multi resolution amba trace analyzer for microprocessor based soc integration", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["national sun yat sen university", "national sun yat sen university", "national sun yat sen university"]}], "source": "ES"}, {"DBLP title": "Hardware Support for Secure Processing in Embedded Systems.", "DBLP authors": ["Shufu Mao", "Tilman Wolf"], "year": 2007, "MAG papers": [{"PaperId": 2139090828, "PaperTitle": "hardware support for secure processing in embedded systems", "Year": 2007, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": ["university of massachusetts amherst", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "RIJID: Random Code Injection to Mask Power Analysis based Side Channel Attacks.", "DBLP authors": ["Jude Angelo Ambrose", "Roshan G. Ragel", "Sri Parameswaran"], "year": 2007, "MAG papers": [{"PaperId": 2136347482, "PaperTitle": "rijid random code injection to mask power analysis based side channel attacks", "Year": 2007, "CitationCount": 53, "EstimatedCitation": 62, "Affiliations": ["university of new south wales", "university of new south wales", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "Compact State Machines for High Performance Pattern Matching.", "DBLP authors": ["Piti Piyachon", "Yan Luo"], "year": 2007, "MAG papers": [{"PaperId": 2019229329, "PaperTitle": "compact state machines for high performance pattern matching", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of massachusetts lowell", "university of massachusetts lowell"]}], "source": "ES"}, {"DBLP title": "Confidence Scalable Post-Silicon Statistical Delay Prediction under Process Variations.", "DBLP authors": ["Qunzeng Liu", "Sachin S. Sapatnekar"], "year": 2007, "MAG papers": [{"PaperId": 2123465516, "PaperTitle": "confidence scalable post silicon statistical delay prediction under process variations", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Statistical Framework for Technology-Model-Product Co-Design and Convergence.", "DBLP authors": ["Choongyeun Cho", "Daeik D. Kim", "Jonghae Kim", "Jean-Olivier Plouchart", "Robert Trzcinski"], "year": 2007, "MAG papers": [{"PaperId": 2128178703, "PaperTitle": "statistical framework for technology model product co design and convergence", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Extraction of Statistical Timing Profiles Using Test Data.", "DBLP authors": ["Ying-Yen Chen", "Jing-Jia Liou"], "year": 2007, "MAG papers": [{"PaperId": 2153594093, "PaperTitle": "extraction of statistical timing profiles using test data", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "An Analysis of Timing Violations Due to Spatially Distributed Thermal Effects in Global Wires.", "DBLP authors": ["Krishnan Sundaresan", "Nihar R. Mahapatra"], "year": 2007, "MAG papers": [{"PaperId": 2172033327, "PaperTitle": "an analysis of timing violations due to spatially distributed thermal effects in global wires", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["michigan state university", "sun microsystems"]}], "source": "ES"}, {"DBLP title": "Scan Test Planning for Power Reduction.", "DBLP authors": ["Michael E. Imhof", "Christian G. Zoellin", "Hans-Joachim Wunderlich", "Nicolas M\u00e4ding", "Jens Leenstra"], "year": 2007, "MAG papers": [{"PaperId": 2149681958, "PaperTitle": "scan test planning for power reduction", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": [null, null, null, "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Critical-Path-Aware X-Filling for Effective IR-Drop Reduction in At-Speed Scan Testing.", "DBLP authors": ["Xiaoqing Wen", "Kohei Miyase", "Tatsuya Suzuki", "Seiji Kajihara", "Yuji Ohsumi", "Kewal K. Saluja"], "year": 2007, "MAG papers": [{"PaperId": 2132565185, "PaperTitle": "critical path aware x filling for effective ir drop reduction in at speed scan testing", "Year": 2007, "CitationCount": 52, "EstimatedCitation": 71, "Affiliations": [null, "kyushu institute of technology", "kyushu institute of technology", "kyushu institute of technology", "kyushu institute of technology", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design.", "DBLP authors": ["Nisar Ahmed", "Mohammad Tehranipoor", "Vinay Jayaram"], "year": 2007, "MAG papers": [{"PaperId": 2170506040, "PaperTitle": "transition delay fault test pattern generation considering supply voltage noise in a soc design", "Year": 2007, "CitationCount": 52, "EstimatedCitation": 86, "Affiliations": ["texas instruments", "university of connecticut", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "New Test Data Decompressor for Low Power Applications.", "DBLP authors": ["Grzegorz Mrugalski", "Janusz Rajski", "Dariusz Czysz", "Jerzy Tyszer"], "year": 2007, "MAG papers": [{"PaperId": 2169854732, "PaperTitle": "new test data decompressor for low power applications", "Year": 2007, "CitationCount": 51, "EstimatedCitation": 81, "Affiliations": ["poznan university of technology", "mentor graphics", "poznan university of technology", "mentor graphics"]}], "source": "ES"}, {"DBLP title": "Automotive Software Integration.", "DBLP authors": ["Razvan Racu", "Arne Hamann", "Rolf Ernst", "Kai Richter"], "year": 2007, "MAG papers": [{"PaperId": 2118431976, "PaperTitle": "automotive software integration", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Virtual Platforms and Timing Analysis: Status, Challenges and Future Directions.", "DBLP authors": ["Marco Di Natale"], "year": 2007, "MAG papers": [{"PaperId": 2126238876, "PaperTitle": "virtual platforms and timing analysis status challenges and future directions", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["general motors"]}], "source": "ES"}, {"DBLP title": "Computer-aided Architecture Design & Optimized Implementation of Distributed Automotive EE Systems.", "DBLP authors": ["Antal Rajnak", "Ajay Kumar"], "year": 2007, "MAG papers": [{"PaperId": 2085529457, "PaperTitle": "computer aided architecture design optimized implementation of distributed automotive ee systems", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["mentor graphics", "mentor graphics"]}], "source": "ES"}, {"DBLP title": "Interconnects in the Third Dimension: Design Challenges for 3D ICs.", "DBLP authors": ["Kerry Bernstein", "Paul Andry", "Jerome Cann", "Philip G. Emma", "David Greenberg", "Wilfried Haensch", "Mike Ignatowski", "Steven J. Koester", "John Magerlein", "Ruchir Puri", "Albert M. Young"], "year": 2007, "MAG papers": [{"PaperId": 2152472834, "PaperTitle": "interconnects in the third dimension design challenges for 3d ics", "Year": 2007, "CitationCount": 156, "EstimatedCitation": 272, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Performance Modeling and Optimization for Single- and Multi-Wall Carbon Nanotube Interconnects.", "DBLP authors": ["Azad Naeemi", "Reza Sarvari", "James D. Meindl"], "year": 2007, "MAG papers": [{"PaperId": 2170926125, "PaperTitle": "performance modeling and optimization for single and multi wall carbon nanotube interconnects", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "CAD Implications of New Interconnect Technologies.", "DBLP authors": ["Louis Scheffer"], "year": 2007, "MAG papers": [{"PaperId": 2136708534, "PaperTitle": "cad implications of new interconnect technologies", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["cadence design systems"]}], "source": "ES"}, {"DBLP title": "Alembic: An Efficient Algorithm for CNF Preprocessing.", "DBLP authors": ["HyoJung Han", "Fabio Somenzi"], "year": 2007, "MAG papers": [{"PaperId": 2141245565, "PaperTitle": "alembic an efficient algorithm for cnf preprocessing", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of colorado boulder", "university of colorado boulder"]}], "source": "ES"}, {"DBLP title": "EHSAT: An Efficient RTL Satisfiability Solver Using an Extended DPLL Procedure.", "DBLP authors": ["Shujun Deng", "Jinian Bian", "Weimin Wu", "Xiaoqing Yang", "Yanni Zhao"], "year": 2007, "MAG papers": [{"PaperId": 2113616717, "PaperTitle": "ehsat an efficient rtl satisfiability solver using an extended dpll procedure", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "On-The-Fly Resolve Trace Minimization.", "DBLP authors": ["Ohad Shacham", "Karen Yorav"], "year": 2007, "MAG papers": [{"PaperId": 2124349615, "PaperTitle": "on the fly resolve trace minimization", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "On Resolution Proofs for Combinational Equivalence.", "DBLP authors": ["Satrajit Chatterjee", "Alan Mishchenko", "Robert K. Brayton", "Andreas Kuehlmann"], "year": 2007, "MAG papers": [{"PaperId": 2097136089, "PaperTitle": "on resolution proofs for combinational equivalence", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of california berkeley", "lawrence berkeley national laboratory", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "An Integer Linear Programming Based Routing Algorithm for Flip-Chip Design.", "DBLP authors": ["Jia-Wei Fang", "Chin-Hsiung Hsu", "Yao-Wen Chang"], "year": 2007, "MAG papers": [{"PaperId": 2120532032, "PaperTitle": "an integer linear programming based routing algorithm for flip chip design", "Year": 2007, "CitationCount": 49, "EstimatedCitation": 75, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Computationally Efficient Power Integrity Simulation for System-on-Package Applications.", "DBLP authors": ["Krishna Bharath", "Ege Engin", "Madhavan Swaminathan", "Kazuhide Uriu", "Toru Yamada"], "year": 2007, "MAG papers": [{"PaperId": 2143124110, "PaperTitle": "computationally efficient power integrity simulation for system on package applications", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["georgia institute of technology", "panasonic", "panasonic", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Off-chip Decoupling Capacitor Allocation for Chip Package Co-Design.", "DBLP authors": ["Hao Yu", "Chunta Chu", "Lei He"], "year": 2007, "MAG papers": [{"PaperId": 2000533296, "PaperTitle": "off chip decoupling capacitor allocation for chip package co design", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of california berkeley", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Scalability of 3D-Integrated Arithmetic Units in High-Performance Microprocessors.", "DBLP authors": ["Kiran Puttaswamy", "Gabriel H. Loh"], "year": 2007, "MAG papers": [{"PaperId": 2106240397, "PaperTitle": "scalability of 3d integrated arithmetic units in high performance microprocessors", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Placement of 3D ICs with Thermal and Interlayer Via Considerations.", "DBLP authors": ["Brent Goplen", "Sachin S. Sapatnekar"], "year": 2007, "MAG papers": [{"PaperId": 2129664231, "PaperTitle": "placement of 3d ics with thermal and interlayer via considerations", "Year": 2007, "CitationCount": 81, "EstimatedCitation": 127, "Affiliations": ["ibm", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Synthesizing Stochasticity in Biochemical Systems.", "DBLP authors": ["Brian Fett", "Jehoshua Bruck", "Marc D. Riedel"], "year": 2007, "MAG papers": [{"PaperId": 2143075476, "PaperTitle": "synthesizing stochasticity in biochemical systems", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["university of minnesota", "california institute of technology", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Instruction Splitting for Efficient Code Compression.", "DBLP authors": ["Talal Bonny", "J\u00f6rg Henkel"], "year": 2007, "MAG papers": [{"PaperId": 2012509783, "PaperTitle": "instruction splitting for efficient code compression", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "An Embedded Coherent-Multithreading Multimedia Processor and Its Programming Model.", "DBLP authors": ["Jui-Chin Chu", "Wei-Chun Ku", "Shu-Hsuan Chou", "Tien-Fu Chen", "Jiun-In Guo"], "year": 2007, "MAG papers": [{"PaperId": 2137197158, "PaperTitle": "an embedded coherent multithreading multimedia processor and its programming model", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Efficient Computation of Buffer Capacities for Cyclo-Static Dataflow Graphs.", "DBLP authors": ["Maarten Wiggers", "Marco Bekooij", "Gerard J. M. Smit"], "year": 2007, "MAG papers": [{"PaperId": 1591839765, "PaperTitle": "efficient computation of buffer capacities for cyclo static dataflow graphs", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null]}, {"PaperId": 2149281234, "PaperTitle": "efficient computation of buffer capacities for cyclo static dataflow graphs", "Year": 2007, "CitationCount": 83, "EstimatedCitation": 111, "Affiliations": ["university of twente", "nxp semiconductors", "university of twente"]}], "source": "ES"}, {"DBLP title": "Energy-Aware Scheduling for Real-Time Multiprocessor Systems with Uncertain Task Execution Time.", "DBLP authors": ["Changjiu Xian", "Yung-Hsiang Lu", "Zhiyuan Li"], "year": 2007, "MAG papers": [{"PaperId": 2119733170, "PaperTitle": "energy aware scheduling for real time multiprocessor systems with uncertain task execution time", "Year": 2007, "CitationCount": 95, "EstimatedCitation": 138, "Affiliations": ["purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "A Robust Protocol for Concurrent On-Line Test (COLT) of NoC-based Systems-on-a-Chip.", "DBLP authors": ["Praveen Bhojwani", "Rabi N. Mahapatra"], "year": 2007, "MAG papers": [{"PaperId": 2140048897, "PaperTitle": "a robust protocol for concurrent on line test colt of noc based systems on a chip", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "SOC Test Architecture Optimization for Signal Integrity Faults on Core-External Interconnects.", "DBLP authors": ["Qiang Xu", "Yubin Zhang", "Krishnendu Chakrabarty"], "year": 2007, "MAG papers": [{"PaperId": 2101071988, "PaperTitle": "soc test architecture optimization for signal integrity faults on core external interconnects", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", "duke university"]}], "source": "ES"}, {"DBLP title": "A DFT Method for Time Expansion Model at Register Transfer Level.", "DBLP authors": ["Hiroyuki Iwata", "Tomokazu Yoneda", "Hideo Fujiwara"], "year": 2007, "MAG papers": [{"PaperId": 2107152169, "PaperTitle": "a dft method for time expansion model at register transfer level", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["nara institute of science and technology", "nara institute of science and technology", "nara institute of science and technology"]}], "source": "ES"}, {"DBLP title": "Test Generation in the Presence of Timing Exceptions and Constraints.", "DBLP authors": ["Dhiraj Goswami", "Kun-Han Tsai", "Mark Kassab", "Janusz Rajski"], "year": 2007, "MAG papers": [{"PaperId": 2143817030, "PaperTitle": "test generation in the presence of timing exceptions and constraints", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["mentor graphics", "mentor graphics", "mentor graphics", "mentor graphics"]}], "source": "ES"}, {"DBLP title": "Analysis and Optimization of Sleep Modes in Subthreshold Circuit Design.", "DBLP authors": ["Mingoo Seok", "Scott Hanson", "Dennis Sylvester", "David T. Blaauw"], "year": 2007, "MAG papers": [{"PaperId": 2099115487, "PaperTitle": "analysis and optimization of sleep modes in subthreshold circuit design", "Year": 2007, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Nanometer Device Scaling in Subthreshold Circuits.", "DBLP authors": ["Scott Hanson", "Mingoo Seok", "Dennis Sylvester", "David T. Blaauw"], "year": 2007, "MAG papers": [{"PaperId": 2129439881, "PaperTitle": "nanometer device scaling in subthreshold circuits", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Efficient Modeling Techniques for Dynamic Voltage Drop Analysis.", "DBLP authors": ["Hedi Harizi", "Robert HauBler", "Markus Olbrich", "Erich Barke"], "year": 2007, "MAG papers": [{"PaperId": 2144272826, "PaperTitle": "efficient modeling techniques for dynamic voltage drop analysis", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["leibniz university of hanover", "leibniz university of hanover", "leibniz university of hanover", "qimonda"]}], "source": "ES"}, {"DBLP title": "On Estimating Impact of Loading Effect on Leakage Current in Sub-65nm Scaled CMOS Circuits Based on Newton-Raphson Method.", "DBLP authors": ["Ashesh Rastogi", "Wei Chen", "Sandip Kundu"], "year": 2007, "MAG papers": [{"PaperId": 1972445333, "PaperTitle": "on estimating impact of loading effect on leakage current in sub 65nm scaled cmos circuits based on newton raphson method", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of massachusetts amherst", "university of massachusetts amherst", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "Energy-Aware Data Compression for Multi-Level Cell (MLC) Flash Memory.", "DBLP authors": ["Yongsoo Joo", "Youngjin Cho", "Donghwa Shin", "Naehyuck Chang"], "year": 2007, "MAG papers": [{"PaperId": 2131434285, "PaperTitle": "energy aware data compression for multi level cell mlc flash memory", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["seoul national university", "seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Shared Resource Access Attributes for High-Level Contention Models.", "DBLP authors": ["Alex Bobrek", "JoAnn M. Paul", "Donald E. Thomas"], "year": 2007, "MAG papers": [{"PaperId": 2168834504, "PaperTitle": "shared resource access attributes for high level contention models", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["virginia tech", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "A Probabilistic Approach to Model Resource Contention for Performance Estimation of Multi-featured Media Devices.", "DBLP authors": ["Akash Kumar", "Bart Mesman", "Henk Corporaal", "Bart D. Theelen", "Yajun Ha"], "year": 2007, "MAG papers": [{"PaperId": 1500128037, "PaperTitle": "a probabilistic approach to model resource contention for performance estimation of multi featured media devices", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology", "national university of singapore"]}, {"PaperId": 2163684754, "PaperTitle": "a probabilistic approach to model resource contention for performance estimation of multi featured media devices", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["eindhoven university of technology", "eindhoven university of technology", "national university of singapore", "eindhoven university of technology", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "Automatic Cache Tuning for Energy-Efficiency using Local Regression Modeling.", "DBLP authors": ["Peter Hallschmid", "Resve Saleh"], "year": 2007, "MAG papers": [{"PaperId": 2171356936, "PaperTitle": "automatic cache tuning for energy efficiency using local regression modeling", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Reducing Data-Memory Footprint of Multimedia Applications by Delay Redistribution.", "DBLP authors": ["Balaji Raman", "Samarjit Chakraborty", "Wei Tsang Ooi", "Santanu Dutta"], "year": 2007, "MAG papers": [{"PaperId": 2075410628, "PaperTitle": "reducing data memory footprint of multimedia applications by delay redistribution", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["national university of singapore", "national university of singapore", "nvidia", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "Thousand Core ChipsA Technology Perspective.", "DBLP authors": ["Shekhar Borkar"], "year": 2007, "MAG papers": [{"PaperId": 2022038016, "PaperTitle": "thousand core chipsa technology perspective", "Year": 2007, "CitationCount": 172, "EstimatedCitation": 267, "Affiliations": ["intel"]}], "source": "ES"}, {"DBLP title": "The KILL Rule for Multicore.", "DBLP authors": ["Anant Agarwal", "Markus Levy"], "year": 2007, "MAG papers": [{"PaperId": 2117876628, "PaperTitle": "the kill rule for multicore", "Year": 2007, "CitationCount": 64, "EstimatedCitation": 101, "Affiliations": ["massachusetts institute of technology", "tilera"]}], "source": "ES"}, {"DBLP title": "Implicitly Parallel Programming Models for Thousand-Core Microprocessors.", "DBLP authors": ["Wen-mei W. Hwu", "Shane Ryoo", "Sain-Zee Ueng", "John H. Kelm", "Isaac Gelado", "Sam S. Stone", "Robert E. Kidd", "Sara S. Baghsorkhi", "Aqeel Mahesri", "Stephanie C. Tsao", "Nacho Navarro", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "year": 2007, "MAG papers": [{"PaperId": 2102102439, "PaperTitle": "implicitly parallel programming models for thousand core microprocessors", "Year": 2007, "CitationCount": 54, "EstimatedCitation": 80, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "polytechnic university of catalonia", "polytechnic university of catalonia", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Multi-Core Design Automation Challenges.", "DBLP authors": ["John A. Darringer"], "year": 2007, "MAG papers": [{"PaperId": 2087979049, "PaperTitle": "multi core design automation challenges", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["ibm"]}], "source": "ES"}, {"DBLP title": "Interconnect and Communication Synthesis for Distributed Register-File Microarchitecture.", "DBLP authors": ["Kyoung-Hwan Lim", "YongHwan Kim", "Taewhan Kim"], "year": 2007, "MAG papers": [{"PaperId": 2115138121, "PaperTitle": "interconnect and communication synthesis for distributed register file microarchitecture", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Selective Band width and Resource Management in Scheduling for Dynamically Reconfigurable Architectures.", "DBLP authors": ["Sudarshan Banerjee", "Elaheh Bozorgzadeh", "Nikil D. Dutt", "Juanjo Noguera"], "year": 2007, "MAG papers": [{"PaperId": 2152469326, "PaperTitle": "selective band width and resource management in scheduling for dynamically reconfigurable architectures", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of california irvine", "polytechnic university of catalonia", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Multiprocessor Resource Allocation for Throughput-Constrained Synchronous Dataflow Graphs.", "DBLP authors": ["Sander Stuijk", "Twan Basten", "Marc Geilen", "Henk Corporaal"], "year": 2007, "MAG papers": [{"PaperId": 2157504696, "PaperTitle": "multiprocessor resource allocation for throughput constrained synchronous dataflow graphs", "Year": 2007, "CitationCount": 137, "EstimatedCitation": 193, "Affiliations": ["eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "Global Critical Path: A Tool for System-Level Timing Analysis.", "DBLP authors": ["Girish Venkataramani", "Mihai Budiu", "Tiberiu Chelcea", "Seth Copen Goldstein"], "year": 2007, "MAG papers": [{"PaperId": 2166879531, "PaperTitle": "global critical path a tool for system level timing analysis", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["microsoft", "carnegie mellon university", "carnegie mellon university", "microsoft"]}], "source": "ES"}, {"DBLP title": "Designer-Controlled Generation of Parallel and Flexible Heterogeneous MPSoC Specification.", "DBLP authors": ["Pramod Chandraiah", "Rainer D\u00f6mer"], "year": 2007, "MAG papers": [{"PaperId": 2141061355, "PaperTitle": "designer controlled generation of parallel and flexible heterogeneous mpsoc specification", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "RISPP: Rotating Instruction Set Processing Platform.", "DBLP authors": ["Lars Bauer", "Muhammad Shafique", "Simon Kramer", "J\u00f6rg Henkel"], "year": 2007, "MAG papers": [{"PaperId": 2014977632, "PaperTitle": "rispp rotating instruction set processing platform", "Year": 2007, "CitationCount": 57, "EstimatedCitation": 80, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "ASIP Instruction Encoding for Energy and Area Reduction.", "DBLP authors": ["Paul Morgan", "Richard Taylor"], "year": 2007, "MAG papers": [{"PaperId": 2115618201, "PaperTitle": "asip instruction encoding for energy and area reduction", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Approximation Algorithm for Data Mapping on Block Multi-threaded Network Processor Architectures.", "DBLP authors": ["Christopher Ostler", "Karam S. Chatha"], "year": 2007, "MAG papers": [{"PaperId": 2029424238, "PaperTitle": "approximation algorithm for data mapping on block multi threaded network processor architectures", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Program Mapping onto Network Processors by Recursive Bipartitioning and Refining.", "DBLP authors": ["Jia Yu", "Jingnan Yao", "Laxmi N. Bhuyan", "Jun Yang"], "year": 2007, "MAG papers": [{"PaperId": 2129728001, "PaperTitle": "program mapping onto network processors by recursive bipartitioning and refining", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of california riverside", "university of california riverside", "university of california riverside", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Design Methodology for Pipelined Heterogeneous Multiprocessor System.", "DBLP authors": ["Seng Lin Shee", "Sri Parameswaran"], "year": 2007, "MAG papers": [{"PaperId": 2162097970, "PaperTitle": "design methodology for pipelined heterogeneous multiprocessor system", "Year": 2007, "CitationCount": 54, "EstimatedCitation": 71, "Affiliations": ["university of new south wales", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "A General Framework for Spatial Correlation Modeling in VLSI Design.", "DBLP authors": ["Frank Liu"], "year": 2007, "MAG papers": [{"PaperId": 2170908768, "PaperTitle": "a general framework for spatial correlation modeling in vlsi design", "Year": 2007, "CitationCount": 78, "EstimatedCitation": 117, "Affiliations": ["ibm"]}], "source": "ES"}, {"DBLP title": "Modeling and Analysis of Non-Rectangular Gate for Post-Lithography Circuit Simulation.", "DBLP authors": ["Ritu Singhal", "Asha Balijepalli", "Anupama R. Subramaniam", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "year": 2007, "MAG papers": [{"PaperId": 1971619329, "PaperTitle": "modeling and analysis of non rectangular gate for post lithography circuit simulation", "Year": 2007, "CitationCount": 47, "EstimatedCitation": 73, "Affiliations": ["ibm", "arizona state university", "arizona state university", "arizona state university", "arizona state university", "ibm"]}], "source": "ES"}, {"DBLP title": "A Framework for Accounting for Process Model Uncertainty in Statistical Static Timing Analysis.", "DBLP authors": ["Guo Yu", "Wei Dong", "Zhuo Feng", "Peng Li"], "year": 2007, "MAG papers": [{"PaperId": 2163982770, "PaperTitle": "a framework for accounting for process model uncertainty in statistical static timing analysis", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["texas a m university", "texas a m university", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Fast Capacitance Extraction in Multilayer, Conformal and Embedded Dielectric using Hybrid Boundary Element Method.", "DBLP authors": ["Nancy Ying Zhou", "Zhuo Li", "Weiping Shi"], "year": 2007, "MAG papers": [{"PaperId": 2143743627, "PaperTitle": "fast capacitance extraction in multilayer conformal and embedded dielectric using hybrid boundary element method", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["texas a m university", "texas a m university", null]}], "source": "ES"}, {"DBLP title": "A Unified Approach to Canonical Form-based Boolean Matching.", "DBLP authors": ["Giovanni Agosta", "Francesco Bruschi", "Gerardo Pelosi", "Donatella Sciuto"], "year": 2007, "MAG papers": [{"PaperId": 2161116024, "PaperTitle": "a unified approach to canonical form based boolean matching", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan"]}], "source": "ES"}, {"DBLP title": "Gate Sizing For Cell Library-Based Designs.", "DBLP authors": ["Shiyan Hu", "Mahesh Ketkar", "Jiang Hu"], "year": 2007, "MAG papers": [{"PaperId": 2126900479, "PaperTitle": "gate sizing for cell library based designs", "Year": 2007, "CitationCount": 48, "EstimatedCitation": 79, "Affiliations": ["texas a m university", "texas a m university", "intel"]}], "source": "ES"}, {"DBLP title": "Statistical Leakage Power Minimization Using Fast Equi-Slack Shell Based Optimization.", "DBLP authors": ["Xiaoji Ye", "Yaping Zhan", "Peng Li"], "year": 2007, "MAG papers": [{"PaperId": 2160844403, "PaperTitle": "statistical leakage power minimization using fast equi slack shell based optimization", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["texas a m university", "texas a m university", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Techniques for Effective Distributed Physical Synthesis.", "DBLP authors": ["Freddy Y. C. Mang", "Wenting Hou", "Pei-Hsin Ho"], "year": 2007, "MAG papers": [{"PaperId": 2141855478, "PaperTitle": "techniques for effective distributed physical synthesis", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["synopsys", "synopsys", "synopsys"]}], "source": "ES"}, {"DBLP title": "SODA: Sensitivity Based Optimization of Disk Architecture.", "DBLP authors": ["Yan Zhang", "Sudhanva Gurumurthi", "Mircea R. Stan"], "year": 2007, "MAG papers": [{"PaperId": 2166550386, "PaperTitle": "soda sensitivity based optimization of disk architecture", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of virginia", "qualcomm", "university of virginia"]}], "source": "ES"}, {"DBLP title": "Dynamic Power Management with Hybrid Power Sources.", "DBLP authors": ["Jianli Zhuo", "Chaitali Chakrabarti", "Kyungsoo Lee", "Naehyuck Chang"], "year": 2007, "MAG papers": [{"PaperId": 2099143920, "PaperTitle": "dynamic power management with hybrid power sources", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["arizona state university", "seoul national university", "seoul national university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "System-on-Chip Power Management Considering Leakage Power Variations.", "DBLP authors": ["Saumya Chandra", "Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "year": 2007, "MAG papers": [{"PaperId": 2099212771, "PaperTitle": "system on chip power management considering leakage power variations", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["princeton university", "university of california san diego", "princeton university", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Accelerating System-on-Chip Power Analysis Using Hybrid Power Estimation.", "DBLP authors": ["Mohammad Ali Ghodrat", "Kanishka Lahiri", "Anand Raghunathan"], "year": 2007, "MAG papers": [{"PaperId": 2148795361, "PaperTitle": "accelerating system on chip power analysis using hybrid power estimation", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["princeton university", "princeton university", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "A Provably Good Approximation Algorithm for Power Optimization Using Multiple Supply Voltages.", "DBLP authors": ["Hung-Yi Liu", "Wan-Ping Lee", "Yao-Wen Chang"], "year": 2007, "MAG papers": [{"PaperId": 2073092303, "PaperTitle": "a provably good approximation algorithm for power optimization using multiple supply voltages", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Intelligent Interleaving of Scenarios: A Novel Approach to System Level Test Generation.", "DBLP authors": ["Shady Copty", "Itai Jaeger", "Yoav Katz", "Michael Vinov"], "year": 2007, "MAG papers": [{"PaperId": 2129537436, "PaperTitle": "intelligent interleaving of scenarios a novel approach to system level test generation", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of haifa", "university of haifa", "university of haifa", "university of haifa"]}], "source": "ES"}, {"DBLP title": "Automatic Verification of External Interrupt Behaviors for Microprocessor Design.", "DBLP authors": ["Fu-Ching Yang", "Wen-Kai Huang", "Ing-Jer Huang"], "year": 2007, "MAG papers": [{"PaperId": 2131032473, "PaperTitle": "automatic verification of external interrupt behaviors for microprocessor design", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national sun yat sen university", "national sun yat sen university", "national sun yat sen university"]}], "source": "ES"}, {"DBLP title": "A Framework for the Validation of Processor Architecture Compliance.", "DBLP authors": ["Allon Adir", "Sigal Asaf", "Laurent Fournier", "Itai Jaeger", "Ofer Peled"], "year": 2007, "MAG papers": [{"PaperId": 2110814332, "PaperTitle": "a framework for the validation of processor architecture compliance", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of haifa", "university of haifa", "university of haifa", "university of haifa", "university of haifa"]}], "source": "ES"}, {"DBLP title": "Functional Verification of SiCortex Multiprocessor System-on-a-Chip.", "DBLP authors": ["Oleg Petlin", "Wilson Snyder"], "year": 2007, "MAG papers": [{"PaperId": 2079875915, "PaperTitle": "functional verification of sicortex multiprocessor system on a chip", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "DDBDD: Delay-Driven BDD Synthesis for FPGAs.", "DBLP authors": ["Lei Cheng", "Deming Chen", "Martin D. F. Wong"], "year": 2007, "MAG papers": [{"PaperId": 2043179331, "PaperTitle": "ddbdd delay driven bdd synthesis for fpgas", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "FlexWAFE - A High-end Real-Time Stream Processing Library for FPGAs.", "DBLP authors": ["Amilcar do Carmo Lucas", "Sven Heithecker", "Rolf Ernst"], "year": 2007, "MAG papers": [{"PaperId": 2103142032, "PaperTitle": "flexwafe a high end real time stream processing library for fpgas", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["braunschweig university of technology", "braunschweig university of technology", "braunschweig university of technology"]}], "source": "ES"}, {"DBLP title": "How Much Can Logic Perturbation Help from Netlist to Final Routing for FPGAs.", "DBLP authors": ["Catherine L. Zhou", "Wai-Chung Tang", "Wing-Hang Lo", "Yu-Liang Wu"], "year": 2007, "MAG papers": [{"PaperId": 2114364095, "PaperTitle": "how much can logic perturbation help from netlist to final routing for fpgas", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "Efficient Parametric Yield Extraction for Multiple Correlated Non-Normal Performance Distributions of Analog/RF Circuits.", "DBLP authors": ["Xin Li", "Lawrence T. Pileggi"], "year": 2007, "MAG papers": [{"PaperId": 2126706858, "PaperTitle": "efficient parametric yield extraction for multiple correlated non normal performance distributions of analog rf circuits", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop.", "DBLP authors": ["Kunhyuk Kang", "Keejong Kim", "Kaushik Roy"], "year": 2007, "MAG papers": [{"PaperId": 2126835634, "PaperTitle": "variation resilient low power circuit design methodology using on chip phase locked loop", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Parameterized Macromodeling for Analog System-Level Design Exploration.", "DBLP authors": ["Jian Wang", "Xin Li", "Lawrence T. Pileggi"], "year": 2007, "MAG papers": [{"PaperId": 2142734833, "PaperTitle": "parameterized macromodeling for analog system level design exploration", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Simultaneous Multi-Topology Multi-Objective Sizing Across Thousands of Analog Circuit Topologies.", "DBLP authors": ["Trent McConaghy", "Pieter Palmers", "Georges G. E. Gielen", "Michiel Steyaert"], "year": 2007, "MAG papers": [{"PaperId": 2147120117, "PaperTitle": "simultaneous multi topology multi objective sizing across thousands of analog circuit topologies", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 57, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Integrated Droplet Routing in the Synthesis of Microfluidic Biochips.", "DBLP authors": ["Tao Xu", "Krishnendu Chakrabarty"], "year": 2007, "MAG papers": [{"PaperId": 2135474435, "PaperTitle": "integrated droplet routing in the synthesis of microfluidic biochips", "Year": 2007, "CitationCount": 88, "EstimatedCitation": 139, "Affiliations": ["duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "OPC-Free and Minimally Irregular IC Design Style.", "DBLP authors": ["Wojciech Maly", "Yi-Wei Lin", "Malgorzata Marek-Sadowska"], "year": 2007, "MAG papers": [{"PaperId": 2116625560, "PaperTitle": "opc free and minimally irregular ic design style", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["carnegie mellon university", "university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Automated Design of Misaligned-Carbon-Nanotube-Immune Circuits.", "DBLP authors": ["Nishant Patil", "Jie Deng", "H.-S. Philip Wong", "Subhasish Mitra"], "year": 2007, "MAG papers": [{"PaperId": 1981374083, "PaperTitle": "automated design of misaligned carbon nanotube immune circuits", "Year": 2007, "CitationCount": 46, "EstimatedCitation": 72, "Affiliations": ["stanford university", "stanford university", "stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "Quantum Circuit Placement: Optimizing Qubit-to-qubit Interactions through Mapping Quantum Circuits into a Physical Experiment.", "DBLP authors": ["Dmitri Maslov", "Sean M. Falconer", "Michele Mosca"], "year": 2007, "MAG papers": [{"PaperId": 2140389278, "PaperTitle": "quantum circuit placement optimizing qubit to qubit interactions through mapping quantum circuits into a physical experiment", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of waterloo", "university of victoria", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "Reliability Analysis for Flexible Electronics: Case Study of Integrated a-Si: H TFT Scan Driver.", "DBLP authors": ["Tsung-Ching Huang", "Huai-Yuan Tseng", "Chen-Pang Kung", "Kwang-Ting Cheng"], "year": 2007, "MAG papers": [{"PaperId": 2162170786, "PaperTitle": "reliability analysis for flexible electronics case study of integrated a si h tft scan driver", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["industrial technology research institute", "industrial technology research institute", "university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Clock Period Minimization with Minimum Delay Insertion.", "DBLP authors": ["Shih-Hsu Huang", "Chun-Hua Cheng", "Chia-Ming Chang", "Yow-Tyng Nieh"], "year": 2007, "MAG papers": [{"PaperId": 2146353829, "PaperTitle": "clock period minimization with minimum delay insertion", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["chung yuan christian university", "chung yuan christian university", "chung yuan christian university", "chung yuan christian university"]}], "source": "ES"}, {"DBLP title": "An Efficient Mechanism for Performance Optimization of Variable-Latency Designs.", "DBLP authors": ["Yu-Shih Su", "Da-Chung Wang", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "year": 2007, "MAG papers": [{"PaperId": 2156628821, "PaperTitle": "an efficient mechanism for performance optimization of variable latency designs", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "A Fully-Automated Desynchronization Flow for Synchronous Circuits.", "DBLP authors": ["Nikolaos Andrikos", "Luciano Lavagno", "Davide Pandini", "Christos P. Sotiriou"], "year": 2007, "MAG papers": [{"PaperId": 2135446888, "PaperTitle": "a fully automated desynchronization flow for synchronous circuits", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["stmicroelectronics", "polytechnic university of turin", null, "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Self-Resetting Latches for Asynchronous Micro-Pipelines.", "DBLP authors": ["Tiberiu Chelcea", "Girish Venkataramani", "Seth Copen Goldstein"], "year": 2007, "MAG papers": [{"PaperId": 2129700450, "PaperTitle": "self resetting latches for asynchronous micro pipelines", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}]