// Generated by CIRCT unknown git version
module NS3(	// file.cleaned.mlir:2:3
  input  Op5,	// file.cleaned.mlir:2:21
         Op4,	// file.cleaned.mlir:2:35
         Op3,	// file.cleaned.mlir:2:49
         Op2,	// file.cleaned.mlir:2:63
         Op1,	// file.cleaned.mlir:2:77
         Op0,	// file.cleaned.mlir:2:91
         S3,	// file.cleaned.mlir:2:105
         S2,	// file.cleaned.mlir:2:118
         S1,	// file.cleaned.mlir:2:131
         S0,	// file.cleaned.mlir:2:144
  output NS3	// file.cleaned.mlir:2:158
);

  wire SYNTHESIZED_WIRE_7;	// file.cleaned.mlir:25:11
  wire SYNTHESIZED_WIRE_22;	// file.cleaned.mlir:22:11
  wire SYNTHESIZED_WIRE_15;	// file.cleaned.mlir:20:11
  wire SYNTHESIZED_WIRE_10;	// file.cleaned.mlir:19:11
  wire SYNTHESIZED_WIRE_9;	// file.cleaned.mlir:15:11
  wire SYNTHESIZED_WIRE_5;	// file.cleaned.mlir:12:10
  assign SYNTHESIZED_WIRE_5 = Op3 & ~Op0 & ~Op2 | SYNTHESIZED_WIRE_9;	// file.cleaned.mlir:5:10, :9:10, :12:10, :15:11, :21:11
  assign SYNTHESIZED_WIRE_9 = ~Op3 & (~Op2 & ~Op0 & Op1 | SYNTHESIZED_WIRE_7);	// file.cleaned.mlir:5:10, :6:10, :11:10, :14:11, :15:11, :21:11, :25:11
  assign SYNTHESIZED_WIRE_10 = S3 & (S2 & ~S1 & S0 | ~S2 & S1 & SYNTHESIZED_WIRE_15);	// file.cleaned.mlir:16:11, :17:11, :18:11, :19:11, :20:11, :23:11, :24:11
  assign SYNTHESIZED_WIRE_15 = ~S0;	// file.cleaned.mlir:20:11
  assign SYNTHESIZED_WIRE_22 = ~S3;	// file.cleaned.mlir:22:11
  assign SYNTHESIZED_WIRE_7 = Op2 & ~Op1;	// file.cleaned.mlir:4:10, :25:11
  assign NS3 =
    SYNTHESIZED_WIRE_10 | S0 & ~Op5 & ~Op4 & SYNTHESIZED_WIRE_22 & ~S2 & ~S1
    & SYNTHESIZED_WIRE_5;	// file.cleaned.mlir:7:10, :8:10, :10:10, :12:10, :13:10, :19:11, :22:11, :23:11, :24:11, :26:5
endmodule

