(* ProofIdup.v -- idup(), proven instruction by instruction.

   idup is filedup's twin: the same 32-byte ra/s0/s1 frame, the same
   acquire / [ref++] / release, the same [c.mv a0,s1] return.  It is four
   bytes shorter because it has NO panic arm -- xv6 checks [f->ref < 1] in
   filedup and does not check [ip->ref < 1] here -- so the offsets after the
   load run four below filedup's.  [ProofFiledup.v] is the template and the
   two should be read together.

   THE ONE STRUCTURAL DIFFERENCE, and it is the whole point of the file:
   filedup's [f->ref] cell comes out of the FTABLE LOCK's resource, so its
   load and store are ordinary leaves.  idup's [ip->ref] cell lives in
   [IcacheInv.itable_inv] instead -- it has to, because ilock and iunlock
   read it holding no lock at all -- so both memory steps are ATOMIC-UPDATE
   leaves that open the invariant around exactly one instruction.

   That the read-modify-write is nevertheless atomic IN THE PROOF is not an
   accident of the leaves: idup holds itable.lock across all three
   instructions, and the lock's resource holds HALF the authority, so no
   other thread can move [M] between the [lw] and the [sw].  The two halves
   meet only inside the store's invariant opening -- [iref_dup_store_au] --
   which is exactly the moment the physical word changes.

   THE INCREMENT'S SAFETY comes from outside the algebra: [iref_slot], one
   unit of [IrefSlots]' fixed supply, is what proves the incremented count
   is still an [int].  See [IrefSlots.v]'s header for why no axiom may do
   that job instead.

   ---- WHAT INCREMENT IVe CHANGED (iclaim-ledger.md §3.19) --------------

   The store is a LEDGER move now, so its mover is
   [IcacheInv.iref_upgrade_mir_store_au] and its hole is one namespace
   wider ([↑iregN] as well as [↑icacheN]): the [ref] word and the ledger's
   [icnt] column move together, and the region owns [icnt]'s other half.
   That is why the contract takes a persistent [ireg_inv] -- SpecIget's
   precedent, and see [SpecIdup.v]'s header for why the licence route this
   file used to want is unavailable to a [idup(p->cwd)] caller.

   WHAT STANDS IN FOR THE LICENCE is the caller's OWN SHARE.  The itable
   lock's slot record carries the freeze mirror's half, which inside iput's
   free window is the FROZEN PARK ([IcacheInv.frz_park], RULING A⁗): the bit
   up, and beside it the dying reference's liveness slice and the escrow
   arm's half.  A share against those is one slice past the unit, so
   [IcacheInv.frz_park_shr_off] refutes the ON arm with no region open, no
   token and no count restriction -- and the [false] half it yields is
   exactly the mover's premise.  That refutation is this file's ONE new
   fupd, and it happens before the load, under the lock this proof holds,
   so nothing can re-freeze between it and the store.                      *)
From Stdlib Require Import Eqdep_dec ZArith Lia List.
From stdpp Require Import gmap list list_monad bitvector.definitions bitvector.tactics.
From iris.proofmode Require Import proofmode.
From iris.algebra Require Import excl auth gmap frac numbers.
From iris.base_logic.lib Require Import ghost_var gen_heap invariants mono_nat.
From iris.program_logic Require Import language weakestpre lifting.
Require Import SailStdpp.ConcurrencyInterface SailStdpp.ConcurrencyInterfaceBuiltins SailStdpp.ConcurrencyInterfaceTypes SailStdpp.Operators_mwords.
Require Import Riscv.rv64d_types Riscv.rv64d Riscv.riscv_extras.
Require Import SailStdpp.Base SailStdpp.TypeCasts SailStdpp.Values SailStdpp.MachineWord.
Require Import RiscvLang RiscvPtsto.
Require Import RegFile.
Require Import HartTp WpNext.
Require Import WpMmodeLeafBase.
Require Import MinstretInv.
Require Import RiscvExtras.
Require Import StackOwn.
Require Import CalleeSaved.
Require Import KernelRvcDecode.
Require Import VcGen.
Require Import WpLock.
Require Import WpSconfAlu WpSconfMem WpSconfCtl.
Require Import WpAu4.
Require Import IntrDefs.
Require Import CpuOwn.
Require Import InodeRegion.
Require Import AppCfg.       (* [appcfg]: the era's application record, bound beside [icfg] (app-instances.md round A) *)
Require Import IrefSlots.
Require Import IcacheInv.
Require Import IcachePinwObl.
Require Import RiscvExec.
Require Import TsoMemPa RiscvModelBytes CtxPinw.
Require Import IcacheEscrow.
Require Import InstrBytes.  (* SIMP-2: [pc_is], spelled by the core lemma below *)
Require Import KernelText.  (* SIMP-2: [kernel_text], likewise *)
Require Import CodeIdup.
Require Import SpecAcquire SpecRelease.
Require Import SpecIdup.
From Kernel Require KernelSyms.
Require Import LogInv.  (* [logG]: [ireg_inv]'s own instance argument *)
Local Open Scope Z_scope.
Require Import Xv6G.   (* the ghost-state bundle; see its header *)
Require Import FsCfg.   (* [fscfg]: the fs configuration is AMBIENT *)


(* ---- THE MINT'S TWO FRACTION FACTS ----------------------------------

   idup's increment now mints the new reference out of the TABLE's retained
   identity share, which is iget's cache-hit arithmetic verbatim: the table
   holds [1/2 - qt], the mint takes half of it, and the remainder is what
   [islot_rest_at] must be at the grown [qt].  [ProofIget] states the same two
   facts as [ig_frac_lt1] / [ig_frac_rest]; they are restated here rather than
   imported because [ProofIget] is a proof file and nothing may depend on one.
   If a third caller appears they belong in [IcacheInv] beside
   [iref_upgrade_store_au]. *)
Require Import TsoCtx.

Lemma id_frac_lt1 (qt qr : Qp) :
  (1/2)%Qp = (qt + qr)%Qp -> (qt + qr/2 < 1/2)%Qp.
Proof.
  intro Hs. apply Qp.lt_sum. exists (qr/2)%Qp.
  rewrite -Qp.add_assoc (Qp.div_2 qr). exact Hs.
Qed.

Lemma id_frac_rest (qt qr : Qp) :
  (1/2)%Qp = (qt + qr)%Qp -> (1/2 - (qt + qr/2))%Qp = Some (qr/2)%Qp.
Proof.
  intro Hs. apply Qp.sub_Some.
  rewrite -Qp.add_assoc (Qp.div_2 qr). exact Hs.
Qed.

Module IdupProof (Acquire : ACQUIRE) (Release : RELEASE) : IDUP.

Section ProofIdup.
  Context `{!riscvGS Σ, !xv6G Σ, ICFG : icfg, APP : appcfg Σ, FSC : fscfg, !irefslotG Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.

  Notation Rra  := (mword_of_int 1 : mword 5).
  Notation Rs0  := (mword_of_int 8 : mword 5).
  Notation Rs1  := (mword_of_int 9 : mword 5).
  Notation Ra0  := (mword_of_int 10 : mword 5).
  Notation Ra5  := (mword_of_int 15 : mword 5).

  Local Ltac regne := reg_ne_side.

  (* [ProofFiledup.sie_b_agree], verbatim: [b] and [n]/[eb] are two
     presentations of the same SIE state, and the ghost eighth they share
     pins the relationship.  Read once at entry, it is what lets release's
     derived exit index equal idup's own (symmetric) [b]. *)
  Local Lemma sie_b_agree (m : regfile) (n K0 : nat) (eb b : bool) (p : mword 64) (lks : gset string) :
    sie_cap_gpr KT1 m K0 b p -∗ cpu_own n eb p b lks -∗
    ⌜ b = match n with O => eb | S _ => false end ⌝.
  Proof using .
    iIntros "Hcg Hcnt". destruct b.
    - iDestruct "Hcnt" as "%Hb". destruct Hb as (-> & -> & _). done.
    - destruct n as [|n']; [ | done ].
      iDestruct "Hcnt" as "[_ Hint]".
      iDestruct "Hcg" as "(_ & _ & (_ & _ & Harm & _) & _)".
      iDestruct (ghost_var_agree with "Harm Hint") as %Heq.
      destruct eb; [ exfalso | done ].
      apply (f_equal (@bv_unsigned _)) in Heq. vm_compute in Heq. discriminate.
  Qed.

  (* ---- THE CORE, AT THE SHARE (SIMP-2) -------------------------------
     This is the contract [wp_idup_sconf] used to BE, and the whole walk
     below still proves exactly it: [ip->ref++] runs on a SHARE (see the
     file header for why a share, and only a share, is what the mover
     needs), hands the share back untouched, and mints the new reference
     out of the table's retained identity slice.

     What SIMP-2 changed is the PUBLIC face, not this: the carve and the
     gather that every caller used to perform around the call moved inside,
     so the contract now speaks [IcacheHeld.inode_held] -- the package both
     callers already hold -- and this core is derived-from, not stated by,
     [SpecIdup].  The derivation below is the whole of the difference. *)
  Local Lemma wp_idup_core
      (k : nat) (s : Qp) (inum : mword 32)
      (m : regfile) (n : nat) (eb : bool) (p : mword 64)
      (K : nat) (b : bool) (lks : gset string) :
    let pcE : mword 64 := mword_of_int KernelSyms.idup in
    let ret_tgt := ret_pc (m !!! Regidx (mword_of_int 1 : mword 5) : mword 64) in
    (K_idup <= K)%nat ->
    (Z.of_nat n + 1 < 2 ^ 31)%Z ->
    (k < NINODE)%nat ->
    m !!! Regidx (mword_of_int 10 : mword 5) = ientry k ->
    locks_below lks "itable" ->
    sie_cap_gpr KT1 m K b p -∗
    cpu_own n eb p b lks -∗
    kernel_text -∗ pc_is pcE -∗
    is_itable2 fsc_itlock fsc_ic fsc_fs fsc_ireg fsc_cov fsc_logst icfg_nib icfg_dev -∗
    itable_inv -∗
    ireg_inv fsc_ireg fsc_fs icfg_ist icfg_nib -∗
    iref_slot -∗
    inode_shr k s icfg_dev inum -∗
    runit_any (bv_unsigned inum) -∗
    wp_next b p (fun (CID : CpuId) =>
      ∀ mr,
      sie_cap_gpr KT1 mr K b p -∗
      cpu_own n eb p b lks -∗
      pc_is ret_tgt -∗
      ⌜ callee_saved m mr
        /\ mr !!! Regidx (mword_of_int 10 : mword 5) = ientry k ⌝ -∗
      inode_shr k s icfg_dev inum -∗
      (∃ qn : Qp, inode_ref k qn icfg_dev inum) -∗
      runit_any (bv_unsigned inum) -∗
      runit_any (bv_unsigned inum) -∗
      mWP (Loop : expr riscv_lang)) -∗
    mWP (Loop : expr riscv_lang).
  Proof using .
    intros pcE ret_tgt HK HnZ Hk Ha0 Hfresh.

    pose (sp0 := (m !!! Regidx csp_rs1 : mword 64)).
    iIntros "Hcg Hcnt #Htext Hpc #Hlock #Hinv #Hrinv Hislot Href Hru Hcont".
    iDestruct (is_itable2_lock with "Hlock") as "#Hlk2".
    iDestruct (is_itable2_claims with "Hlock") as "#Hclaims".
    (* R3: the slot's BOX, off the itable handle's escrow family (F26) *)
    iDestruct (is_itable2_escrows with "Hlock") as "#Hescs".
    iDestruct (ic_escrows_lookup fsc_ic fsc_fs fsc_ireg fsc_cov fsc_logst k Hk with "Hescs") as "#Hbox".
    (* the caller's unit.  UNDER RULING C' there is only one flavour a rest
       home can hold ([runit_any] IS [runit_plain]), so the flavour index
       the mover still takes is pinned at [false] here rather than
       destructed out of an existential; the copy idup mints is at the SAME
       flavour, which is what keeps (R3) true. *)
    iEval (change (runit_any (bv_unsigned inum))
             with (runit false (bv_unsigned inum))) in "Hru".
    iDestruct (sie_b_agree m n K eb b p lks with "Hcg Hcnt") as %Houtb.
    set (spr := add_vec (m !!! Regidx csp_rs1 : mword 64)
                        (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6)))).
    (* ===== PROLOGUE (generic [b]) -- filedup's, offset for offset ===== *)
    set (R1 := <[Regidx csp_rs1 := regval_into_reg
                  (add_vec (m !!! Regidx csp_rs1)
                     (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6))))]> m).
    assert (Hspm : m !!! Regidx csp_rs1 = sp0) by reflexivity.
    assert (Hpush : add_vec (m !!! Regidx csp_rs1)
                      (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6)))
                    = pa_stk (m !!! Regidx csp_rs1) 4).
    { unfold pa_stk, add_vec_int. apply f_equal. apply bv_eq; vm_compute; reflexivity. }
    iApply (wp_caddi_sp_push_s_sconf pcE (mword_of_int 32 : mword 6) m K 4 b
              ltac:(lia) Hpush with "Hcg Hpc []").
    { iApply (idi_00 with "Htext"). }
    iIntros (CID1 Hs1) "Hcg Hframe Hpc".
    iEval (rewrite Hspm) in "Hframe".
    change (<[Regidx csp_rs1 := regval_into_reg
        (add_vec (m !!! Regidx csp_rs1)
           (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6))))]> m) with R1.
    assert (HspR1 : R1 !!! Regidx csp_rs1 = spr) by (rewrite /R1 upd_eq; reflexivity).
    iEval (rewrite (stack_own_slots (KTR := KT1)); cbn [seq]) in "Hframe".
    iDestruct "Hframe" as "(S1 & S2 & S3 & S4 & _)".
    iDestruct "S1" as (vr24) "Hr24". iDestruct "S2" as (vr16) "Hr16".
    iDestruct "S3" as (vr8)  "Hr8".  iDestruct "S4" as (vg4)  "Hg4".
    assert (Hb1 : add_vec (R1 !!! Regidx csp_rs1)
                    (zero_extend' 64 (concat_vec (mword_of_int 3 : mword 6) ('b"000"))) = pa_stk sp0 1).
    { rewrite HspR1. unfold spr, sp0, pa_stk, add_vec_int. rewrite add_vec_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb2 : add_vec (R1 !!! Regidx csp_rs1)
                    (zero_extend' 64 (concat_vec (mword_of_int 2 : mword 6) ('b"000"))) = pa_stk sp0 2).
    { rewrite HspR1. unfold spr, sp0, pa_stk, add_vec_int. rewrite add_vec_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb3 : add_vec (R1 !!! Regidx csp_rs1)
                    (zero_extend' 64 (concat_vec (mword_of_int 1 : mword 6) ('b"000"))) = pa_stk sp0 3).
    { rewrite HspR1. unfold spr, sp0, pa_stk, add_vec_int. rewrite add_vec_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb4 : add_vec (R1 !!! Regidx csp_rs1)
                    (zero_extend' 64 (concat_vec (mword_of_int 0 : mword 6) ('b"000"))) = pa_stk sp0 4).
    { rewrite HspR1. unfold spr, sp0, pa_stk, add_vec_int. rewrite add_vec_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    iEval (rewrite -Hb1) in "Hr24". iEval (rewrite -Hb2) in "Hr16".
    iEval (rewrite -Hb3) in "Hr8".  iEval (rewrite -Hb4) in "Hg4".
    assert (Hpp02 : add_vec_int (pcE : mword 64) 2 = mword_of_int (KernelSyms.idup + 0x02))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp02) in "Hpc".
    iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.idup + 0x02)) (mword_of_int 3 : mword 6) Rra
              R1 (K - 4)%nat vr24 b with "Hcg Hpc [] Hr24").
    { iApply (idi_02 with "Htext"). }
    iIntros (CID2 Hs2) "Hcg Hpc Hr24".
    iEval (rgne) in "Hr24".
    assert (Hpp04 : add_vec_int (mword_of_int (KernelSyms.idup + 0x02) : mword 64) 2 = mword_of_int (KernelSyms.idup + 0x04))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp04) in "Hpc".
    iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.idup + 0x04)) (mword_of_int 2 : mword 6) Rs0
              R1 (K - 4)%nat vr16 b with "Hcg Hpc [] Hr16").
    { iApply (idi_04 with "Htext"). }
    iIntros (CID3 Hs3) "Hcg Hpc Hr16".
    iEval (rgne) in "Hr16".
    assert (Hpp06 : add_vec_int (mword_of_int (KernelSyms.idup + 0x04) : mword 64) 2 = mword_of_int (KernelSyms.idup + 0x06))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp06) in "Hpc".
    iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.idup + 0x06)) (mword_of_int 1 : mword 6) Rs1
              R1 (K - 4)%nat vr8 b with "Hcg Hpc [] Hr8").
    { iApply (idi_06 with "Htext"). }
    iIntros (CID4 Hs4) "Hcg Hpc Hr8".
    iEval (rgne) in "Hr8".
    assert (Hpp08 : add_vec_int (mword_of_int (KernelSyms.idup + 0x06) : mword 64) 2 = mword_of_int (KernelSyms.idup + 0x08))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp08) in "Hpc".
    iApply (wp_caddi4spn_s_sconf (mword_of_int (KernelSyms.idup + 0x08)) (Cregidx (mword_of_int 0))
              (mword_of_int 8 : mword 8) Rs0 R1 (K - 4)%nat b
              ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (idi_08 with "Htext"). }
    iIntros (CID5 Hs5) "Hcg Hpc".
    set (R2 := <[Regidx Rs0 := regval_into_reg
                  (add_vec (R1 !!! Regidx csp_rs1)
                     (sign_extend' 64 (caddi4spn_imm (mword_of_int 8 : mword 8))))]> R1).
    assert (Hpp0a : add_vec_int (mword_of_int (KernelSyms.idup + 0x08) : mword 64) 2 = mword_of_int (KernelSyms.idup + 0x0a))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp0a) in "Hpc".
    (* +0x0a c.mv s1,a0 : the cursor register takes the argument *)
    iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.idup + 0x0a)) Rs1 Ra0
              R2 (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (idi_0a with "Htext"). }
    iIntros (CID6 Hs6) "Hcg Hpc".
    iEval (rgne) in "Hcg".
    set (R3 := <[Regidx Rs1 := regval_into_reg (add_vec zero_reg (R2 !!! Regidx Ra0))]> R2).
    assert (HR3s1 : R3 !!! Regidx Rs1 = ientry k).
    { rewrite /R3 upd_eq. rewrite /R2 upd_ne; [| vm_compute; discriminate].
      rewrite /R1 upd_ne; [| vm_compute; discriminate].
      rewrite Ha0. apply add_vec_zero_l. }
    assert (Hpp0c : add_vec_int (mword_of_int (KernelSyms.idup + 0x0a) : mword 64) 2 = mword_of_int (KernelSyms.idup + 0x0c))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp0c) in "Hpc".
    (* +0x0c/+0x10 a0 := &itable  (both auipc/addi pairs resolve to the
       symbol itself: the spinlock is struct itable's first member) *)
    iApply (wp_auipc_s_sconf (mword_of_int (KernelSyms.idup + 0x0c)) Ra0 (mword_of_int 30 : mword 20)
              R3 (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (idi_0c with "Htext"). }
    iIntros (CID7 Hs7) "Hcg Hpc".
    set (R4 := <[Regidx Ra0 := regval_into_reg
                  (add_vec (mword_of_int (KernelSyms.idup + 0x0c) : mword 64)
                     (auipc_off (mword_of_int 30 : mword 20)))]> R3).
    assert (Hpp10 : add_vec_int (mword_of_int (KernelSyms.idup + 0x0c) : mword 64) 4 = mword_of_int (KernelSyms.idup + 0x10))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp10) in "Hpc".
    iApply (wp_addi4_s_sconf (mword_of_int (KernelSyms.idup + 0x10)) Ra0 Ra0 (mword_of_int 2164 : mword 12)
              R4 (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (idi_10 with "Htext"). }
    iIntros (CID8 Hs8) "Hcg Hpc".
    iEval (rgne) in "Hcg".
    set (R5 := <[Regidx Ra0 := regval_into_reg
                  (add_vec (R4 !!! Regidx Ra0) (sign_extend' 64 (mword_of_int 2164 : mword 12)))]> R4).
    assert (HR5a0 : R5 !!! Regidx Ra0 = itable_lock).
    { rewrite /R5 upd_eq /R4 upd_eq. rewrite /itable_lock.
      apply bv_eq; vm_compute; reflexivity. }
    assert (Hpp14 : add_vec_int (mword_of_int (KernelSyms.idup + 0x10) : mword 64) 4 = mword_of_int (KernelSyms.idup + 0x14))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp14) in "Hpc".
    (* ===== +0x14 jal ra,acquire ===== *)
    iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.idup + 0x14)) Rra (mword_of_int 2087228 : mword 21)
              R5 (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(vm_compute; reflexivity) with "Hcg Hpc []").
    { iApply (idi_14 with "Htext"). }
    iIntros (CID9 Hs9) "Hcg Hpc".
    set (mA := <[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KernelSyms.idup + 0x14) : mword 64) 4)]> R5).
    assert (Htgtacq : add_vec (mword_of_int (KernelSyms.idup + 0x14) : mword 64)
                        (sign_extend' 64 (mword_of_int 2087228 : mword 21))
                      = mword_of_int KernelSyms.acquire)
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Htgtacq) in "Hpc".
    assert (HmAsp : mA !!! Regidx csp_rs1 = spr).
    { rewrite /mA upd_ne; [| vm_compute; discriminate].
      rewrite /R5 upd_ne; [| vm_compute; discriminate].
      rewrite /R4 upd_ne; [| vm_compute; discriminate].
      rewrite /R3 upd_ne; [| vm_compute; discriminate].
      rewrite /R2 upd_ne; [| vm_compute; discriminate].
      exact HspR1. }
    assert (HmAa0 : mA !!! Regidx Ra0 = itable_lock).
    { rewrite /mA upd_ne; [| vm_compute; discriminate]. exact HR5a0. }
    assert (HmAs1 : mA !!! Regidx Rs1 = ientry k).
    { rewrite /mA upd_ne; [| vm_compute; discriminate].
      rewrite /R5 upd_ne; [| vm_compute; discriminate].
      rewrite /R4 upd_ne; [| vm_compute; discriminate]. exact HR3s1. }
    assert (HmAra : mA !!! Regidx Rra = add_vec_int (mword_of_int (KernelSyms.idup + 0x14) : mword 64) 4)
      by (rewrite /mA; apply upd_eq).
    iDestruct (cpu_own_transport CID CID9 n eb p b ltac:(wp_next_chain)
                 with "Hcnt") as "Hcnt".
    iApply (Acquire.wp_acquire_sconf KT1 fsc_itlock "itable"%string (fun ξ => itable_res2 ξ fsc_ic fsc_fs fsc_ireg fsc_cov fsc_logst icfg_nib icfg_dev) mA
              n eb p (K - 4)%nat b lks
              HnZ ltac:(lia)
              Hfresh
              with "Hcg Hcnt Htext Hpc [Hlock]").
    all: try lkbelow.
    { iEval (rewrite HmAa0). iExact "Hlk2". }
    iIntros (CIDacq Hsacq ms macq) "%Hmsfacts Hcg Hpc %Hacqpins Htok HRres _ Hcnt Hpay".
    assert (Hpc18 : ret_pc (mA !!! Regidx Rra) = mword_of_int (KernelSyms.idup + 0x18)).
    { rewrite HmAra. apply bv_eq; vm_compute; reflexivity. }
    iEval (rewrite Hpc18) in "Hpc".
    pose proof Hacqpins as Hacqpins_cs.
    assert (Hmsp : macq !!! Regidx csp_rs1 = spr)
      by (rewrite (callee_saved_lookup Hacqpins_cs csp_rs1 ltac:(vm_compute; reflexivity)); exact HmAsp).
    assert (Hms1 : macq !!! Regidx Rs1 = ientry k)
      by (rewrite (callee_saved_lookup Hacqpins_cs (mword_of_int 9) ltac:(vm_compute; reflexivity)); exact HmAs1).
    (* ===== the critical section (literal [false], no hart threading) ===== *)
    iDestruct "HRres" as (M ci) "(Hhalf & Hstamps & %Hwf & %Hciwf & Hiauth & Hipool & Hslots & Hpool)".
    (* THE SHARE FINDS THE SLOT.  [iref_lookup] read the entry off a COUNT
       fragment, which names its own slot in [dom M]; a share has none, and
       what stands in for it is the LIVENESS slice: the invariant holds a free
       slot's unit whole, so a positive slice outside it is only possible at a
       live slot ([IcacheInv.iref_share_lookup_au], design §14.7(2)).  That
       one opens [itable_inv] and closes it again with nothing moved, so it is
       a fupd where [iref_lookup] was a pure wand -- hence the [fupd_wp]. *)
    iDestruct "Href" as "(Hrident & Hrlive & Hrslh & Hrst)".
    iDestruct "Hrlive" as (gsh losh tlsh) "(Hrlive & %Hlosh & #Hflsh)".
    iApply fupd_wp.
    iMod (IcacheInv.iref_share_lookup_pinw_au ⊤ M k s gsh losh
            ltac:(solve_ndisj) Hk
            with "Hinv Hhalf Hrlive") as "(%HMk0 & Hhalf & Hrlive)".
    iModIntro.
    destruct HMk0 as [[qt cnt] HMk].
    (* [ci] records exactly the LIVE slots (§13.9's restored [dom ci = dom
       M]), so the slot's identity values are readable off [ci !! k] -- which
       is what makes [islot2]'s mismatched arms unreachable. *)
    assert (Hcik : exists di : mword 32 * mword 32, ci !! k = Some di).
    { destruct Hciwf as [Hdom _].
      assert (Hin : k ∈ dom ci)
        by (rewrite Hdom; apply elem_of_dom; by eexists).
      apply elem_of_dom in Hin. exact Hin. }
    destruct Hcik as [[cdev cinum] Hcik].
    iDestruct (islots2_acc_upd fsc_ic M ci k Hk with "Hslots") as "[Hslot Hback]".
    iEval (rewrite /islot2 HMk Hcik) in "Hslot".
    (* FIVE conjuncts since RULING A⁗ (iclaim-ledger.md §3.16): the table's
       retained identity, the slot's iref units, the identification ghost,
       and -- the two this proof now needs -- the ledger's [icnt] half and
       the FREEZE MIRROR's lock half, which inside iput's free window is the
       frozen PARK. *)
    iDestruct "Hslot" as "(Hrest & Hiu & Hgid & Hicnt & Hpark)".
    (* THE NEW REFERENCE'S IDENTITY SLICE COMES OUT OF THE TABLE'S RETAINED
       SHARE, exactly as iget's cache-hit arm mints one -- the caller brought
       a share, and a share's own fraction is the hole in its PARENT's slice,
       so it cannot pay for a count fragment of its own (design §14.7(3)).
       The [None] arm is the "table kept nothing" state, which [islot_rest_at]
       makes [False] precisely so this mint always has room. *)
    destruct ((1/2 - qt)%Qp) as [qr|] eqn:Eqt.
    2:{ iEval (rewrite /islot_rest_at Eqt) in "Hrest". iDestruct "Hrest" as "[]". }
    iEval (rewrite /islot_rest_at Eqt) in "Hrest".
    (* the table's values ARE the caller's: one entry, one identity *)
    iDestruct (inode_ident_agree with "Hrest Hrident") as %[Hcd Hcn].
    subst cdev cinum.
    (* THE INUM IS IN THE REGION, and it is NOT a premise of this contract
       (SpecIdup's header): the caller's share names a LIVE slot, so [ci]
       speaks about it, and [IcacheEscrow.ic_ci_wf]'s third clause is exactly
       the bound the region-coupled mover wants -- read off the very
       [ci !! k] the mint already consulted. *)
    assert (Hinb : bv_unsigned inum < 16 * Z.of_nat icfg_nib).
    { destruct Hciwf as (_ & _ & Hrange & _). exact (Hrange k (icfg_dev, inum) Hcik). }
    (* THE FROZEN PARK, DECIDED **OFF** BY THE CALLER'S OWN SHARE -- §2.6b's
       sentence, and the whole reason this proof needs no licence
       ([IcacheInv.frz_park_shr_off]).  If the park were UP it would hold the
       freezer's whole outstanding slice plus the escrow arm's half, and this
       thread's [inode_shr] would be one slice past the liveness unit.  So the
       ON arm is refuted and what comes out is the [false] mirror half that
       [iref_upgrade_mir_store_au] takes in place of an [iname]. *)
    iApply fupd_wp.
    iMod (frz_park_shr_off ⊤ k (bv_unsigned inum) s gsh losh
            ltac:(solve_ndisj) Hk with "Hinv Hrlive Hpark")
      as "(Hrlive & Hmir & Hsel & Hpin)".
    iModIntro.
    assert (Hhalfsum : (1/2)%Qp = (qt + qr)%Qp) by (by apply Qp.sub_Some).
    assert (Hqv : (qt + qr/2 < 1/2)%Qp) by (by apply id_frac_lt1).
    (* the iref-slot conservation law: the caller's unit plus the ones the
       table already holds for this entry are within the fixed supply, so the
       count is safely below what an int holds -- before AND after. *)
    iDestruct (iref_slots_combine with "Hiu Hislot") as "Hiu".
    assert (Hsucc : (Pos.to_nat cnt + 1)%nat = Pos.to_nat (Pos.succ cnt))
      by (rewrite Pos2Nat.inj_succ; lia).
    iEval (rewrite Hsucc) in "Hiu".
    iDestruct (iref_slots_no_overflow with "Hiauth Hiu") as %[Hno _].
    iDestruct (iref_slots_supply with "Hiauth Hiu") as %Hno422.
    assert (Hiw : iref_word M k = (mword_of_int (Z.pos cnt) : mword 32))
      by (rewrite /iref_word HMk; reflexivity).
    (* +0x18 c.lw a5,8(s1) -- ATOMIC-UPDATE read: the ref word is in
       [itable_inv], not in the lock's resource. *)
    assert (Hpa : add_vec (rget macq Rs1) (sign_extend' 64 (mword_of_int 8 : mword 12))
                  = i_ref (ientry k)).
    { rewrite (rget_ne macq Rs1 ltac:(vm_compute; discriminate)) Hms1. reflexivity. }
    (* THE ADDRESS CLAIM off the claims bundle; the read is the EXACT pinw
       read at the payload row's stamp (A6.144: the acquire floor covers it,
       the store below forfeits it -- the row closes LLB-bare). *)
    iDestruct (IcacheInv.iref_claims_at k Hk with "Hclaims") as "#Hclaim0".
    iDestruct (itable_slot_res_acc_upd_llb CtxIdDefs.cur_ctx M ci k Hk
                 with "Hstamps") as "[Hsrow Hstampsback]".
    iEval (rewrite {1}/itable_slot_res HMk) in "Hsrow".
    iDestruct "Hsrow" as "[Hbrow Hsrow]".
    iDestruct "Hsrow" as (tstk) "(Hstk & #Hllbk & #Hflk)".
    (* R3 (endgame §4.2, the table's (c)): [ref++] on a live slot is the
       box's ref_incr at the register's identity -- ghost-only, no window;
       it mints the NEW reference's stamps (mass 1) and bumps the cnt half. *)
    iDestruct "Hbrow" as (tb) "(Hrow & #Hllbb & #Hflb)".
    iDestruct "Hrow" as (r) "(Hrd & %Hrw & %Hrx & %Hrid & #Hllbr & %Hrle & Hc)".
    iEval (rewrite /icM_count HMk) in "Hc".
    destruct (Pos2Nat.is_succ cnt) as [c0 Hc0].
    iEval (rewrite Hc0) in "Hc".
    iApply fupd_wp.
    iMod (ic_hit_incr fsc_ic fsc_fs fsc_ireg fsc_cov fsc_logst k r c0 icfg_dev inum ⊤
            ltac:(solve_ndisj) Hrw ltac:(rewrite Hrid; exact Hcik)
            with "Hbox Hrd Hc") as "(Hrd & Hc & Hstnew)".
    iModIntro.
    unshelve iApply (wp_lw_au_rel_s_sconf true
              (mword_of_int (KernelSyms.idup + 0x18)) Ra5 Rs1
              (mword_of_int 8 : mword 12) macq (trap_res b + (K - 4))%nat
              (fun v _ => v = iref_word M k)
              ((TsoCtx.ctx_floor CtxIdDefs.cur_ctx tstk ∗
                ∃ lo : nat,
                  IcacheInv.iref_pin_rows k (iref_word M k) lo tstk ∗
                  (IcacheInv.iref_pin_rows k (iref_word M k) lo tstk
                     ={⊤ ∖ ↑minstretN ∖ ↑icacheN, ⊤ ∖ ↑minstretN}=∗
                   itable_half M ∗
                   mono_nat_auth_own_frac (icfg_istmp k) (1/2) tstk))%I)
              (itable_half M ∗
               mono_nat_auth_own_frac (icfg_istmp k) (1/2) tstk)%I
              (⊤ ∖ ↑minstretN ∖ ↑icacheN) false
              ltac:(vm_compute; discriminate) ltac:(rdok) ltac:(solve_ndisj) _
              with "Hcg Hpc [] [] [Hhalf Hstk]").
    { (* the exact-read obligation *)
      intros CIDw img sigma log V ppn Hcan Hoff Hpin Hmig.
      rewrite Hpa in Hpin |- *.
      iIntros "Hkm Hm Htso Hctx [#Hfl HRes]".
      iDestruct "HRes" as (lo) "[Hrows _]".
      iDestruct (tso_interp_of_pin with "Htso") as %Hpin2.
      rewrite (tso_interp_of_at_gs riscv_eraGS img sigma.(mem) log V
                 sigma.(sregs) sigma.(mdev) Hpin2).
      rewrite (ktier_pin_id ppn _ Hpin).
      iDestruct (IcachePinwObl.iref_read_locked_all (CIDw := CIDw)
                   (gs_of img sigma.(mem) log V sigma.(sregs) sigma.(mdev))
                   k (iref_word M k) lo tstk tstk (Nat.le_refl tstk)
                   with "Htso Hm Hctx Hfl Hrows") as %HH.
      iPureIntro. intros tvr Htvr. exact (HH tvr Htvr). }
    { iApply (idi_18 with "Htext"). }
    { rewrite Hpa. iExact "Hclaim0". }
    { iMod (IcacheInv.iref_load_locked_pinw_au (⊤ ∖ ↑minstretN) M k tstk
              ltac:(solve_ndisj) Hk ltac:(rewrite HMk; by eexists)
              with "Hinv Hhalf Hstk") as (lo) "(%Hlot & Hrows & Hcl)".
      iModIntro. iSplitL "Hrows Hcl".
      { iFrame "Hflk". iExists lo. iFrame "Hrows Hcl". }
      iIntros "[_ HRes]". iDestruct "HRes" as (lo2) "[Hrows Hcl]".
      iMod ("Hcl" with "Hrows") as "[Hhalf Hstk]".
      iModIntro. iFrame "Hhalf Hstk". }
    iIntros (vld).
    iApply wp_next_off_intro. iIntros "Hcg Hpc Hqv [Hhalf Hstk]".
    iDestruct "Hqv" as (V0) "[_ %Hvld]".
    subst vld. iEval (rewrite Hiw) in "Hcg".
    set (D1 := <[Regidx Ra5 := regval_into_reg
                  (sign_extend' 64 (mword_of_int (Z.pos cnt) : mword 32))]> macq).
    assert (HD1a5 : D1 !!! Regidx Ra5 = sign_extend' 64 (mword_of_int (Z.pos cnt) : mword 32))
      by (rewrite /D1; apply upd_eq).
    assert (HD1s1 : D1 !!! Regidx Rs1 = ientry k)
      by (rewrite /D1 upd_ne; [exact Hms1 | vm_compute; discriminate]).
    assert (Hpp1a : add_vec_int (mword_of_int (KernelSyms.idup + 0x18) : mword 64) 2 = mword_of_int (KernelSyms.idup + 0x1a))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp1a) in "Hpc".
    (* +0x1a c.addiw a5,a5,1 -- NO panic arm here, unlike filedup *)
    iApply (wp_caddiw_s_sconf (mword_of_int (KernelSyms.idup + 0x1a)) Ra5 (mword_of_int 1 : mword 6)
              D1 (trap_res b + (K - 4))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (idi_1a with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    iEval (rgne) in "Hcg".
    set (D2 := <[Regidx Ra5 := regval_into_reg
                  (sign_extend' 64 (subrange_vec_dec
                     (add_vec (D1 !!! Regidx Ra5)
                        (sign_extend' 64 (sign_extend' 12 (mword_of_int 1 : mword 6)))) 31 0))]> D1).
    assert (HD2s1 : D2 !!! Regidx Rs1 = ientry k)
      by (rewrite /D2 upd_ne; [exact HD1s1 | vm_compute; discriminate]).
    (* the stored word IS the successor count -- the [c.addiw] arithmetic *)
    assert (Hstv : trunc32 (rget D2 Ra5) = (mword_of_int (Z.pos (Pos.succ cnt)) : mword 32)).
    { rewrite (rget_ne D2 Ra5 ltac:(vm_compute; discriminate)).
      rewrite /D2 upd_eq. unfold regval_into_reg. rewrite HD1a5.
      rewrite (moi32_storeval_succ (Z.pos cnt) ltac:(lia)
                 ltac:(pose proof Hno as Hx; rewrite Pos2Z.inj_succ in Hx; lia)).
      f_equal. rewrite Pos2Z.inj_succ. lia. }
    assert (Hpp1c : add_vec_int (mword_of_int (KernelSyms.idup + 0x1a) : mword 64) 2 = mword_of_int (KernelSyms.idup + 0x1c))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp1c) in "Hpc".
    (* the slot's share authority comes out of the LOCK's resource, which
       this proof holds; it goes back at the grown map below. *)
    iDestruct (isl_pool_acc_upd M k Hk with "Hipool") as "[Hisl Hislback]".
    (* +0x1c c.sw a5,8(s1) : ip->ref = ref+1.  The ghost step rides along
       inside the SAME invariant opening -- that is the atomicity. *)
    assert (Hpa2 : add_vec (rget D2 Rs1) (sign_extend' 64 (mword_of_int 8 : mword 12))
                   = i_ref (ientry k)).
    { rewrite (rget_ne D2 Rs1 ltac:(vm_compute; discriminate)) HD2s1. reflexivity. }
    unshelve iApply (wp_sw_au_dat_s_sconf true
              (mword_of_int (KernelSyms.idup + 0x1c)) Ra5 Rs1
              (mword_of_int 8 : mword 12) D2 (trap_res b + (K - 4))%nat
              ((⌜(losh <= tstk)%nat⌝ ∗
                IcacheInv.iref_pin_rows k (iref_word M k) losh tstk ∗
                (IcacheInv.pinw_store_post k
                   (mword_of_int (Z.pos (Pos.succ cnt)) : mword 32) losh
                   ={⊤ ∖ ↑minstretN ∖ ↑icacheN ∖ ↑iregN, ⊤ ∖ ↑minstretN}=∗
                 itable_half (<[k := ((qt + qr/2)%Qp, Pos.succ cnt)]> M) ∗
                 isl_slot (<[k := ((qt + qr/2)%Qp, Pos.succ cnt)]> M) k ∗
                 IcacheInv.iref_tok_genlo k (qr/2)%Qp gsh losh ∗
                 IcacheRef.live_genlo k s gsh losh ∗
                 frzm_h (bv_unsigned inum) false ∗
                 icnt_half (bv_unsigned inum) (Pos.to_nat (Pos.succ cnt)) ∗
                 runit false (bv_unsigned inum) ∗
                 runit false (bv_unsigned inum) ∗
                 (∃ tstn : nat, ⌜(losh <= tstn)%nat⌝ ∗
                    mono_nat_auth_own_frac (icfg_istmp k) (1/2) tstn ∗
                    TsoGhost.llb loglen_name tstn)))%I)
              ((IcacheInv.pinw_store_post k
                  (mword_of_int (Z.pos (Pos.succ cnt)) : mword 32) losh ∗
                (IcacheInv.pinw_store_post k
                   (mword_of_int (Z.pos (Pos.succ cnt)) : mword 32) losh
                   ={⊤ ∖ ↑minstretN ∖ ↑icacheN ∖ ↑iregN, ⊤ ∖ ↑minstretN}=∗
                 itable_half (<[k := ((qt + qr/2)%Qp, Pos.succ cnt)]> M) ∗
                 isl_slot (<[k := ((qt + qr/2)%Qp, Pos.succ cnt)]> M) k ∗
                 IcacheInv.iref_tok_genlo k (qr/2)%Qp gsh losh ∗
                 IcacheRef.live_genlo k s gsh losh ∗
                 frzm_h (bv_unsigned inum) false ∗
                 icnt_half (bv_unsigned inum) (Pos.to_nat (Pos.succ cnt)) ∗
                 runit false (bv_unsigned inum) ∗
                 runit false (bv_unsigned inum) ∗
                 (∃ tstn : nat, ⌜(losh <= tstn)%nat⌝ ∗
                    mono_nat_auth_own_frac (icfg_istmp k) (1/2) tstn ∗
                    TsoGhost.llb loglen_name tstn)))%I)
              ((itable_half (<[k := ((qt + qr/2)%Qp, Pos.succ cnt)]> M) ∗
                isl_slot (<[k := ((qt + qr/2)%Qp, Pos.succ cnt)]> M) k ∗
                IcacheInv.iref_tok_genlo k (qr/2)%Qp gsh losh ∗
                IcacheRef.live_genlo k s gsh losh ∗
                frzm_h (bv_unsigned inum) false ∗
                icnt_half (bv_unsigned inum) (Pos.to_nat (Pos.succ cnt)) ∗
                runit false (bv_unsigned inum) ∗
                runit false (bv_unsigned inum) ∗
                (∃ tstn : nat, ⌜(losh <= tstn)%nat⌝ ∗
                   mono_nat_auth_own_frac (icfg_istmp k) (1/2) tstn ∗
                   TsoGhost.llb loglen_name tstn))%I)
              (⊤ ∖ ↑minstretN ∖ ↑icacheN ∖ ↑iregN) false
              ltac:(solve_ndisj) _
              with "Hcg Hpc [] [] [Hhalf Hrlive Hisl Hmir Hru Hicnt Hstk]").
    { (* the MEMBER-STORE obligation *)
      intros CIDw img sigma log V ppn Hcan Hoff Hpin Hmig.
      rewrite Hpa2 in Hpin |- *.
      rewrite Hstv.
      iIntros "Hkm Hgh Htso Hown HRes".
      iDestruct "HRes" as "(%Hlot & Hrows & Hcl)".
      iAssert ([∗ list] jj ∈ seq 0 4, ∃ t : nat,
          TsoCtx.phys_ledger_pinw (pa_add (i_ref (ientry k)) jj)
            (DfracOwn 1) (nth_byte (iref_word M k) jj) t
            (TsoMemPa.TsPinw (i_ref (ientry k)) 4 jj losh
               IcacheInv.iref_set))%I
        with "[Hrows]" as "Hrows".
      { iApply (big_sepL_mono with "Hrows"). iIntros (i x Hix) "H".
        iDestruct "H" as (t) "[_ H]". iExists t. iFrame "H". }
      assert (HSw : IcacheInv.iref_set
                      (nth_byte (mword_of_int (Z.pos (Pos.succ cnt))
                                   : mword 32))).
      { apply (IcacheInv.iref_set_count (Pos.succ cnt)). exact Hno422. }
      iMod (CtxPinw.pinw_write_c (CID := CIDw) img sigma log V
              (i_ref (ientry k)) (iref_word M k)
              (mword_of_int (Z.pos (Pos.succ cnt)) : mword 32)
              (Z.to_N 4) losh IcacheInv.iref_set
              ltac:(lia) HSw with "Hgh Htso Hrows")
        as "(Hgh & Htso & _ & #HllbS & Hrows)".
      rewrite (ktier_pin_id ppn _ Hpin).
      iModIntro. iFrame "Hgh Htso Hown".
      iFrame "Hcl".
      rewrite /IcacheInv.pinw_store_post.
      iExists (S (length log)). iFrame "HllbS".
      rewrite /IcacheInv.iref_pin_rows. iExact "Hrows". }
    { iApply (idi_1c with "Htext"). }
    { rewrite Hpa2. iExact "Hclaim0". }
    { (* the AU: the upgrade twin at the SHARE's named (g, lo) *)
      iMod (IcacheInv.iref_upgrade_mir_store_pinw_au (⊤ ∖ ↑minstretN)
              fsc_ireg fsc_fs icfg_ist icfg_nib M k inum false qt (qr/2)%Qp s cnt
              gsh losh tstk
              ltac:(solve_ndisj) ltac:(solve_ndisj) Hinb HMk Hqv Hno422
              with "Hinv Hrinv Hhalf Hrlive Hisl Hmir Hru Hicnt Hstk Hllbk")
        as "(%Hlot & Hrows & Hcl)".
      iModIntro. iSplitL "Hrows Hcl".
      { iSplitR; [by iPureIntro|]. iFrame "Hrows Hcl". }
      iIntros "HPost". iDestruct "HPost" as "[Hsp Hcl]".
      iMod ("Hcl" with "Hsp")
        as "(Hhalf & Hisl & Ht1 & Hlv & Hmir & Hicnt & Hru & Hru2 & Hst)".
      iModIntro.
      iFrame "Hhalf Hisl Ht1 Hlv Hmir Hicnt Hru Hru2". iExact "Hst". }
    iApply wp_next_off_intro.
    iIntros "Hcg Hpc (Hhalf & Hisl & Ht1 & Hrlive & Hmir & Hicnt & Hru &
                      Hru2 & Hstrow)".
    (* the slot's payload row, LLB-BARE, back into the section's rows *)
    iDestruct ("Hstampsback" $! (<[k := ((qt + qr/2)%Qp, Pos.succ cnt)]> M) ci
                 with "[%] [%] [Hstrow Hrd Hc]") as "Hstampsllb".
    { intros j Hj. rewrite lookup_insert_ne;
        [reflexivity | by apply not_eq_sym]. }
    { intros j Hj. reflexivity. }
    { rewrite /itable_slot_res_llb /ic_slot_row_llb /icM_count !lookup_insert_eq.
      iSplitL "Hrd Hc".
      { rewrite /ic_slot_row.
        iExists tb. iSplitL; [| iExact "Hllbb"].
        iExists r. rewrite Pos2Nat.inj_succ Hc0. iFrame "Hrd Hc Hllbr".
        iPureIntro. split_and!; [exact Hrw | exact Hrx | exact Hrid | exact Hrle]. }
      iDestruct "Hstrow" as (tstn) "(_ & Hst & Hllbn)".
      iExists tstn. iFrame "Hst Hllbn". }
    (* the slot's share authority goes back into the lock's resource at the
       grown map *)
    iDestruct ("Hislback" $! (<[k := ((qt + qr/2)%Qp, Pos.succ cnt)]> M)
                 with "[%] Hisl") as "Hipool".
    { intros j Hj. rewrite lookup_insert_ne; [reflexivity | by apply not_eq_sym]. }
    (* rebuild the lock's resource at the new map.  The caller's SHARE rides
       straight through -- neither of its two slices moved -- and what does
       get split is the TABLE's retained identity: half to the new reference,
       half back into [islot_rest_at] at the grown [qt]. *)
    iDestruct (inode_ident_split k (qr/2) (qr/2) icfg_dev inum) as "[Hsplit _]".
    iEval (rewrite Qp.div_2) in "Hsplit".
    iDestruct ("Hsplit" with "Hrest") as "[Hid1 Hid2]".
    iDestruct ("Hback" $! (<[k := ((qt + qr/2)%Qp, Pos.succ cnt)]> M) ci
                 with "[%] [%] [Hid1 Hiu Hgid Hicnt Hmir Hsel Hpin]") as "Hslots".
    { intros j Hj. rewrite lookup_insert_ne; [reflexivity | by apply not_eq_sym]. }
    { intros j Hj. reflexivity. }
    (* the ledger's [icnt] half goes back at the GROWN count, and the mirror
       half goes back into [frz_park]'s OFF arm -- which is where this proof
       found it, since the ON arm was refuted before the store. *)
    { rewrite /islot2 lookup_insert_eq Hcik. iFrame "Hiu Hgid Hicnt".
      iSplitR "Hmir Hsel Hpin"; [| iApply (frz_park_intro_off with "Hmir Hsel Hpin") ].
      rewrite /islot_rest_at (id_frac_rest qt qr Hhalfsum). iFrame. }
    iAssert (itable_res2_llb CtxIdDefs.cur_ctx fsc_ic fsc_fs fsc_ireg fsc_cov fsc_logst icfg_nib icfg_dev) with "[Hhalf Hstampsllb Hiauth Hipool Hslots Hpool]" as "HRres".
    { iExists (<[k := ((qt + qr/2)%Qp, Pos.succ cnt)]> M), ci.
      iFrame "Hhalf Hstampsllb Hiauth Hpool Hipool".
      iSplitR; [| iSplitR; [| iExact "Hslots"]].
      2:{ (* [ci] did not move, and [M]'s domain did not either: the slot was
             already live, so §13.2/§13.9/§13.11's four clauses are
             preserved -- including the single-device one, which is about
             [ci] alone and so is literally the hypothesis. *)
        iPureIntro. destruct Hciwf as (Hdom & Hinj & Hrange & Hdev).
        split_and!; [| exact Hinj | exact Hrange | exact Hdev].
        (* NOT [set_solver]: from inside this whole-function proof it
           rescans the entire Iris context -- 80 s for one domain identity
           (optimization.md).  [k] is already in [dom M], so the re-insert
           does not move the domain at all. *)
        rewrite (dom_insert_lookup_L M k _ (mk_is_Some _ _ HMk)).
        exact Hdom. }
      iPureIntro. destruct Hwf as [Hdom Hcnt'].  split.
      - intros j Hj. destruct (decide (j = k)) as [->|Hne]; [exact Hk|].
        rewrite lookup_insert_ne in Hj; [|by apply not_eq_sym]. by apply Hdom.
      - intros j qj nj Hj. destruct (decide (j = k)) as [->|Hne].
        + rewrite lookup_insert_eq in Hj. apply Some_inj in Hj.
          injection Hj as _ Hn. subst nj. exact Hno422.
        + rewrite lookup_insert_ne in Hj; [|by apply not_eq_sym].
          by apply (Hcnt' j qj). }
    assert (Hpp1e : add_vec_int (mword_of_int (KernelSyms.idup + 0x1c) : mword 64) 2 = mword_of_int (KernelSyms.idup + 0x1e))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp1e) in "Hpc".
    (* +0x1e/+0x22 a0 := &itable ; +0x26 jal release *)
    iApply (wp_auipc_s_sconf (mword_of_int (KernelSyms.idup + 0x1e)) Ra0 (mword_of_int 30 : mword 20)
              D2 (trap_res b + (K - 4))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (idi_1e with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (D3 := <[Regidx Ra0 := regval_into_reg
                  (add_vec (mword_of_int (KernelSyms.idup + 0x1e) : mword 64)
                     (auipc_off (mword_of_int 30 : mword 20)))]> D2).
    assert (Hpp22 : add_vec_int (mword_of_int (KernelSyms.idup + 0x1e) : mword 64) 4 = mword_of_int (KernelSyms.idup + 0x22))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp22) in "Hpc".
    iApply (wp_addi4_s_sconf (mword_of_int (KernelSyms.idup + 0x22)) Ra0 Ra0 (mword_of_int 2146 : mword 12)
              D3 (trap_res b + (K - 4))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (idi_22 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    iEval (rgne) in "Hcg".
    set (D4 := <[Regidx Ra0 := regval_into_reg
                  (add_vec (D3 !!! Regidx Ra0) (sign_extend' 64 (mword_of_int 2146 : mword 12)))]> D3).
    assert (HD4a0 : D4 !!! Regidx Ra0 = itable_lock).
    { rewrite /D4 upd_eq /D3 upd_eq. rewrite /itable_lock.
      apply bv_eq; vm_compute; reflexivity. }
    assert (Hpp26 : add_vec_int (mword_of_int (KernelSyms.idup + 0x22) : mword 64) 4 = mword_of_int (KernelSyms.idup + 0x26))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp26) in "Hpc".
    iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.idup + 0x26)) Rra (mword_of_int 2087346 : mword 21)
              D4 (trap_res b + (K - 4))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(vm_compute; reflexivity) with "Hcg Hpc []").
    { iApply (idi_26 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (D5 := <[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KernelSyms.idup + 0x26) : mword 64) 4)]> D4).
    assert (Htgtrel : add_vec (mword_of_int (KernelSyms.idup + 0x26) : mword 64)
                        (sign_extend' 64 (mword_of_int 2087346 : mword 21))
                      = mword_of_int KernelSyms.release)
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Htgtrel) in "Hpc".
    assert (HD5a0 : D5 !!! Regidx Ra0 = itable_lock)
      by (rewrite /D5 upd_ne; [exact HD4a0 | vm_compute; discriminate]).
    assert (HD5thr : forall c : mword 5, is_cs_idx c = true -> c <> mword_of_int 9 ->
                       D5 !!! Regidx c = macq !!! Regidx c).
    { intros c Hcs Hne.
      rewrite /D5 upd_ne; [| regne].
      rewrite /D4 upd_ne; [| regne].
      rewrite /D3 upd_ne; [| regne].
      rewrite /D2 upd_ne; [| regne].
      rewrite /D1 upd_ne; [reflexivity | regne]. }
    assert (HD5sp : D5 !!! Regidx csp_rs1 = spr)
      by (rewrite (HD5thr csp_rs1 ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate)); exact Hmsp).
    assert (HD5s1 : D5 !!! Regidx Rs1 = ientry k).
    { rewrite /D5 upd_ne; [| vm_compute; discriminate].
      rewrite /D4 upd_ne; [| vm_compute; discriminate].
      rewrite /D3 upd_ne; [| vm_compute; discriminate]. exact HD2s1. }
    assert (HD5ra : D5 !!! Regidx Rra = add_vec_int (mword_of_int (KernelSyms.idup + 0x26) : mword 64) 4)
      by (rewrite /D5; apply upd_eq).
    (* the acquire handed the window index out as [trap_res b + N]; release
       wants it as [trap_res outb + N] with [outb = match n with O => eb
       | S _ => false end].  Those are the same bool -- [cpu_own] forces
       it -- so this is a pure re-spelling, and it is what makes the
       acquire/release pair compose back to [N]. *)
    iEval (rewrite Houtb) in "Hcg".
    iApply (Release.wp_release_hook_sconf KT1 fsc_itlock itable_lock "itable"%string
              (fun ξ => itable_res2_llb ξ fsc_ic fsc_fs fsc_ireg fsc_cov fsc_logst icfg_nib icfg_dev)
              (fun ξ => itable_res2 ξ fsc_ic fsc_fs fsc_ireg fsc_cov fsc_logst icfg_nib icfg_dev) D5
              n eb p (K - 4)%nat ({["itable"]} ∪ lks)
              (release_lka_of_eq _ _ HD5a0)
              ltac:(lia)
              with "Hcg Htext Hpc [Hlock] Htok HRres [] Hcnt Hpay").
    { iExact "Hlk2". }
    { iApply itable_ctx_hook. }
    iIntros (CIDr Hsr mr) "Hcg Hpc %Hrelpins Hcnt".
    iEval (rewrite <- Houtb) in "Hcg". iEval (rewrite <- Houtb) in "Hcnt".
    (* release handed back the FULL entry set minus the rank it just gave up;
       [Hfresh]'s bound gives the non-membership that collapses it back to
       the untouched [lks]. *)
    pose proof (locks_below_not_elem _ _ Hfresh) as Hfresh_ne.
    iEval (rewrite (_ : ({["itable"]} ∪ lks) ∖ {["itable"]} = lks);
           [| apply locks_add_del_below; lkbelow]) in "Hcnt".
    rewrite <- Houtb in Hsr.
    pose proof Hrelpins as Hrelpins_cs.
    assert (Hpc2a : ret_pc (D5 !!! Regidx Rra) = mword_of_int (KernelSyms.idup + 0x2a)).
    { rewrite HD5ra. apply bv_eq; vm_compute; reflexivity. }
    iEval (rewrite Hpc2a) in "Hpc".
    (* ===== EPILOGUE (generic [b], via [Houtb]) ===== *)
    assert (Hmrsp : mr !!! Regidx csp_rs1 = spr)
      by (rewrite (callee_saved_lookup Hrelpins_cs csp_rs1 ltac:(vm_compute; reflexivity)); exact HD5sp).
    assert (Hmrs1 : mr !!! Regidx Rs1 = ientry k)
      by (rewrite (callee_saved_lookup Hrelpins_cs (mword_of_int 9) ltac:(vm_compute; reflexivity)); exact HD5s1).
    (* +0x2a c.mv a0,s1 *)
    iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.idup + 0x2a)) Ra0 Rs1
              mr (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (idi_2a with "Htext"). }
    iIntros (CIDe1 Hse1) "Hcg Hpc".
    iEval (rgne) in "Hcg".
    set (P1 := <[Regidx Ra0 := regval_into_reg (add_vec zero_reg (mr !!! Regidx Rs1))]> mr).
    assert (HP1sp : P1 !!! Regidx csp_rs1 = spr)
      by (rewrite /P1 upd_ne; [exact Hmrsp | vm_compute; discriminate]).
    assert (Hpp2c : add_vec_int (mword_of_int (KernelSyms.idup + 0x2a) : mword 64) 2 = mword_of_int (KernelSyms.idup + 0x2c))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp2c) in "Hpc".
    iEval (rewrite HspR1) in "Hr24". iEval (rewrite HspR1) in "Hr16".
    iEval (rewrite HspR1) in "Hr8".  iEval (rewrite HspR1) in "Hg4".
    iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.idup + 0x2c)) (mword_of_int 3 : mword 6) Rra
              P1 (K - 4)%nat (R1 !!! Regidx Rra) b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hr24]").
    { iApply (idi_2c with "Htext"). }
    { iEval (rewrite HP1sp). iExact "Hr24". }
    iIntros (CIDe2 Hse2) "Hcg Hpc Hr24".
    iEval (rewrite HP1sp) in "Hr24".
    set (P2 := <[Regidx Rra := regval_into_reg (R1 !!! Regidx Rra)]> P1).
    assert (HP2sp : P2 !!! Regidx csp_rs1 = spr)
      by (rewrite /P2 upd_ne; [exact HP1sp | vm_compute; discriminate]).
    assert (Hpp2e : add_vec_int (mword_of_int (KernelSyms.idup + 0x2c) : mword 64) 2 = mword_of_int (KernelSyms.idup + 0x2e))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp2e) in "Hpc".
    iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.idup + 0x2e)) (mword_of_int 2 : mword 6) Rs0
              P2 (K - 4)%nat (R1 !!! Regidx Rs0) b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hr16]").
    { iApply (idi_2e with "Htext"). }
    { iEval (rewrite HP2sp). iExact "Hr16". }
    iIntros (CIDe3 Hse3) "Hcg Hpc Hr16".
    iEval (rewrite HP2sp) in "Hr16".
    set (P3 := <[Regidx Rs0 := regval_into_reg (R1 !!! Regidx Rs0)]> P2).
    assert (HP3sp : P3 !!! Regidx csp_rs1 = spr)
      by (rewrite /P3 upd_ne; [exact HP2sp | vm_compute; discriminate]).
    assert (Hpp30 : add_vec_int (mword_of_int (KernelSyms.idup + 0x2e) : mword 64) 2 = mword_of_int (KernelSyms.idup + 0x30))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp30) in "Hpc".
    iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.idup + 0x30)) (mword_of_int 1 : mword 6) Rs1
              P3 (K - 4)%nat (R1 !!! Regidx Rs1) b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hr8]").
    { iApply (idi_30 with "Htext"). }
    { iEval (rewrite HP3sp). iExact "Hr8". }
    iIntros (CIDe4 Hse4) "Hcg Hpc Hr8".
    iEval (rewrite HP3sp) in "Hr8".
    set (P4 := <[Regidx Rs1 := regval_into_reg (R1 !!! Regidx Rs1)]> P3).
    assert (HP4sp : P4 !!! Regidx csp_rs1 = spr)
      by (rewrite /P4 upd_ne; [exact HP3sp | vm_compute; discriminate]).
    assert (Hpp32 : add_vec_int (mword_of_int (KernelSyms.idup + 0x30) : mword 64) 2 = mword_of_int (KernelSyms.idup + 0x32))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp32) in "Hpc".
    set (P5 := <[Regidx csp_rs1 := regval_into_reg
                  (add_vec (P4 !!! Regidx csp_rs1)
                     (sign_extend' 64 (caddi16sp_imm (mword_of_int 2 : mword 6))))]> P4).
    assert (Hwv : add_vec (P4 !!! Regidx csp_rs1)
                    (sign_extend' 64 (caddi16sp_imm (mword_of_int 2 : mword 6))) = sp0).
    { rewrite HP4sp. unfold spr, sp0. apply frame_cancel_32. }
    assert (Hpop : P4 !!! Regidx csp_rs1
                   = pa_stk (add_vec (P4 !!! Regidx csp_rs1)
                               (sign_extend' 64 (caddi16sp_imm (mword_of_int 2 : mword 6)))) 4).
    { rewrite Hwv HP4sp. unfold spr, sp0, pa_stk, add_vec_int.
      apply f_equal. apply bv_eq; vm_compute; reflexivity. }
    iAssert (stack_own (KTR := KT1) sp0 4) with "[Hr24 Hr16 Hr8 Hg4]" as "Hframe4".
    { rewrite (stack_own_slots (KTR := KT1)). cbn [seq].
      iSplitL "Hr24"; [iEval (rewrite -Hb1 HspR1); iExists _; iExact "Hr24"|].
      iSplitL "Hr16"; [iEval (rewrite -Hb2 HspR1); iExists _; iExact "Hr16"|].
      iSplitL "Hr8";  [iEval (rewrite -Hb3 HspR1); iExists _; iExact "Hr8"|].
      iSplitL "Hg4";  [iEval (rewrite -Hb4 HspR1); iExists _; iExact "Hg4"|].
      done. }
    iEval (rewrite -Hwv) in "Hframe4".
    iApply (wp_caddi16sp_pop_s_sconf (mword_of_int (KernelSyms.idup + 0x32)) (mword_of_int 2 : mword 6)
              P4 (K - 4)%nat 4 b Hpop with "Hcg Hpc [] Hframe4").
    { iApply (idi_32 with "Htext"). }
    iIntros (CIDe5 Hse5) "Hcg Hpc".
    assert (Hnk : ((K - 4) + 4)%nat = K) by lia.
    iEval (rewrite Hnk) in "Hcg".
    change (<[Regidx csp_rs1 := regval_into_reg
      (add_vec (P4 !!! Regidx csp_rs1)
         (sign_extend' 64 (caddi16sp_imm (mword_of_int 2 : mword 6))))]> P4) with P5.
    assert (Hpp34 : add_vec_int (mword_of_int (KernelSyms.idup + 0x32) : mword 64) 2 = mword_of_int (KernelSyms.idup + 0x34))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp34) in "Hpc".
    assert (HP5ra : P5 !!! Regidx Rra = m !!! Regidx Rra).
    { rewrite /P5 upd_ne; [| vm_compute; discriminate].
      rewrite /P4 upd_ne; [| vm_compute; discriminate].
      rewrite /P3 upd_ne; [| vm_compute; discriminate].
      rewrite /P2 upd_eq.
      rewrite /R1 upd_ne; [reflexivity | vm_compute; discriminate]. }
    assert (HP5a0 : P5 !!! Regidx Ra0 = ientry k).
    { rewrite /P5 upd_ne; [| vm_compute; discriminate].
      rewrite /P4 upd_ne; [| vm_compute; discriminate].
      rewrite /P3 upd_ne; [| vm_compute; discriminate].
      rewrite /P2 upd_ne; [| vm_compute; discriminate].
      rewrite /P1 upd_eq. rewrite Hmrs1. apply add_vec_zero_l. }
    iApply (wp_cret_s_sconf (mword_of_int (KernelSyms.idup + 0x34)) Rra P5 K b
              ltac:(vm_compute; discriminate) with "Hcg Hpc []").
    { iApply (idi_34 with "Htext"). }
    iIntros (CIDe6 Hse6) "Hcg Hpc".
    iEval (rgne) in "Hpc".
    assert (Hretf : ret_pc (P5 !!! Regidx Rra) = ret_tgt) by (rewrite HP5ra; reflexivity).
    iEval (rewrite Hretf) in "Hpc".
    iDestruct (cpu_own_transport CIDr CIDe6 n eb p b ltac:(wp_next_chain)
                 with "Hcnt") as "Hcnt".
    iSpecialize ("Hcont" $! CIDe6 with "[]"); [ iPureIntro; wp_next_chain | ].
    (* A6.146: the share's bundle rebuilds at its own retained credential *)
    iAssert (IcacheRef.live_fracc k s) with "[Hrlive]" as "Hrlive".
    { iExists gsh, losh, tlsh. iFrame "Hrlive".
      iSplitR; [iPureIntro; exact Hlosh | iExact "Hflsh"]. }
    iApply ("Hcont" $! P5 with "Hcg Hcnt Hpc [%] [Hrident Hrlive Hrslh Hrst] [Ht1 Hid2 Hstnew]
                                 [Hru] [Hru2]").
    5:{ iApply (runit_any_intro with "Hru2"). }
    4:{ iApply (runit_any_intro with "Hru"). }
    3:{ iExists (qr/2)%Qp. rewrite /inode_ref.
        iDestruct "Ht1" as "(Hf1 & Hl1 & Hs1)".
        iAssert (IcacheRef.live_fracc k (qr/2)%Qp) with "[Hl1]" as "Hl1".
        { iExists gsh, losh, tlsh. iFrame "Hl1".
          iSplitR; [iPureIntro; exact Hlosh | iExact "Hflsh"]. }
        iFrame "Hf1 Hl1 Hs1 Hid2 Hstnew". }
    2:{ rewrite /IcacheRef.inode_shr. iFrame "Hrident Hrlive Hrslh Hrst". }
    (* callee_saved m P5, and a0 = ip *)
    split; [| exact HP5a0].
    assert (Hthread : forall c : mword 5, is_cs_idx c = true ->
              c <> csp_rs1 -> c <> mword_of_int 8 -> c <> mword_of_int 9 ->
              c <> mword_of_int 1 -> c <> mword_of_int 10 ->
              P5 !!! Regidx c = m !!! Regidx c).
    { intros c Hcs N2 N8 N9 N1 N10.
      rewrite /P5 upd_ne; [| regne].
      rewrite /P4 upd_ne; [| regne].
      rewrite /P3 upd_ne; [| regne].
      rewrite /P2 upd_ne; [| regne].
      rewrite /P1 upd_ne; [| regne].
      rewrite (callee_saved_lookup Hrelpins_cs c Hcs).
      rewrite (HD5thr c Hcs N9).
      rewrite (callee_saved_lookup Hacqpins_cs c Hcs).
      rewrite /mA upd_ne; [| regne].
      rewrite /R5 upd_ne; [| regne].
      rewrite /R4 upd_ne; [| regne].
      rewrite /R3 upd_ne; [| regne].
      rewrite /R2 upd_ne; [| regne].
      rewrite /R1 upd_ne; [reflexivity | regne]. }
    unfold callee_saved.
    assert (Hc2 : P5 !!! Regidx csp_rs1 = m !!! Regidx csp_rs1).
    { rewrite /P5 upd_eq. rewrite HP4sp. unfold regval_into_reg, spr, sp0.
      apply frame_cancel_32. }
    assert (Hc8 : P5 !!! Regidx (mword_of_int 8 : mword 5) = m !!! Regidx (mword_of_int 8 : mword 5)).
    { rewrite /P5 upd_ne; [| vm_compute; discriminate].
      rewrite /P4 upd_ne; [| vm_compute; discriminate].
      rewrite /P3 upd_eq.
      rewrite /R1 upd_ne; [reflexivity | vm_compute; discriminate]. }
    assert (Hc9 : P5 !!! Regidx (mword_of_int 9 : mword 5) = m !!! Regidx (mword_of_int 9 : mword 5)).
    { rewrite /P5 upd_ne; [| vm_compute; discriminate].
      rewrite /P4 upd_eq.
      rewrite /R1 upd_ne; [reflexivity | vm_compute; discriminate]. }
    repeat split;
      first [ exact Hc2 | exact Hc8 | exact Hc9
            | apply Hthread; vm_compute; first [reflexivity | discriminate] ].
  Qed.

  (* ---- THE PUBLIC CONTRACT: ONE PACKAGE IN, TWO OUT (SIMP-2) ----------
     The whole derivation is the carve and the gather the two callers used
     to perform themselves.  [inode_held] hides the slot, the fraction and
     the inum; [ientry_inj] recovers the slot from the pointer, the device
     is the cache's own, and the fraction the caller came in with is the
     fraction it leaves with -- the mover runs on HALF of it and the other
     half stays behind as the short parent, exactly as before, but now
     inside the contract instead of at every call site. *)
  Lemma wp_idup_sconf
      (k : nat) (z : Z)
      (m : regfile) (n : nat) (eb : bool) (p : mword 64)
      (K : nat) (b : bool) (lks : gset string)
    : wp_idup_sconf_body k z
                         m n eb p K b lks.
  Proof using .
    cbv beta delta [wp_idup_sconf_body].
    intros pcE ret_tgt HK HnZ Hk Ha0 Hfresh.
    iIntros "Hcg Hcnt #Htext Hpc #Hlock #Hinv #Hrinv Hislot Hheld Hcont".
    iDestruct (is_itable2_lock with "Hlock") as "#Hlk2".
    iDestruct (is_itable2_claims with "Hlock") as "#Hclaims".
    iDestruct "Hheld" as (k0 q inum) "(%Hent & %Hk0 & %Hinb & %Hipos & %Hinz & Href & Hru)".
    assert (Hkk : k0 = k).
    { symmetry. apply (ientry_inj k k0); [lia | lia | exact Hent]. }
    subst k0.
    (* THE CARVE: half the caller's fraction goes across as the share the
       mover needs; the count fragment stays with the short parent. *)
    rewrite inode_ref_shed.
    iDestruct "Href" as "[Hkeep Hshr]".
    iApply (wp_idup_core
              k (q/2)%Qp inum m n eb p K b lks
              HK HnZ Hk Ha0 Hfresh
              with "Hcg Hcnt Htext Hpc Hlock Hinv Hrinv Hislot Hshr Hru
                    [Hcont Hkeep]").
    iEval (rewrite /wp_next).
    iIntros (CID') "%Hq".
    iSpecialize ("Hcont" $! CID' with "[%]"); [exact Hq |].
    iIntros (mr) "Hcg Hcnt Hpc %Hpost Hshr (%qn & Hnew) Hru Hru2".
    (* THE GATHER: the share comes back at the fraction it left at, so the
       caller's package closes at the fraction it came in with. *)
    iDestruct (inode_ref_gather k (q/2)%Qp (q/2)%Qp icfg_dev inum
                 with "Hkeep Hshr") as "Hold".
    iEval (rewrite Qp.div_2) in "Hold".
    iApply ("Hcont" $! mr with "Hcg Hcnt Hpc [%] [Hold Hru] [Hnew Hru2]").
    { exact Hpost. }
    - iExists k, q, inum.
      iSplitR; [done |]. iSplitR; [iPureIntro; exact Hk |].
      iSplitR; [iPureIntro; exact Hinb |]. iSplitR; [iPureIntro; exact Hipos |].
      iSplitR; [iPureIntro; exact Hinz |].
      rewrite /inode_refp. iFrame "Hold Hru".
    - iExists k, qn, inum.
      iSplitR; [done |]. iSplitR; [iPureIntro; exact Hk |].
      iSplitR; [iPureIntro; exact Hinb |]. iSplitR; [iPureIntro; exact Hipos |].
      iSplitR; [iPureIntro; exact Hinz |].
      rewrite /inode_refp. iFrame "Hnew Hru2".
  Qed.

End ProofIdup.

End IdupProof.
