---
# VHDL Codes for CODD Labs $$...$$
---

## [Lab 01](https://github.com/NirmalKBandara/VHDL-labs-01/tree/main/Lab_01)
⟶ ```Just to try simple code```
## [Lab 02](https://github.com/NirmalKBandara/VHDL-labs-01/tree/main/Lab_02)
⟶ ```Logic gates```
## [Lab 03](https://github.com/NirmalKBandara/VHDL-labs-01/tree/main/Lab_03)
⟶ ```Full adders and Half Adders```
## [Lab 04](https://github.com/NirmalKBandara/VHDL-labs-01/tree/main/Lab_04)
⟶ ```Decorders```
## [Lab 05](https://github.com/NirmalKBandara/VHDL-labs-01/tree/main/Lab_05)
⟶ ```Counter```
## [Lab 06](https://github.com/NirmalKBandara/VHDL-labs-01/tree/main/Lab_06)
```Didn't update this one yet```
## [Lab 07](https://github.com/NirmalKBandara/VHDL-labs-01/tree/main/Lab_07)
```Didn't update this one yet```
## [Lab 08](https://github.com/NirmalKBandara/VHDL-labs-01/tree/main/Lab_08)
```Didn't update this one yet```
