#ifndef GPIO_H
#define GPIO_H
/**
 * @copyright
 * @file gpio.h
 * @author Andrea Gianarda
 * @date 22nd of February 2021
 * @brief General purpose I/O registers
*/

#include <stdint.h>

#include "global/peripherals.h"

/**
 *  @defgroup RegisterGroup Register global macros, structure and functions
 *  @brief Registers global macros, structure and functions
 *  @{
 */

/**
 *  @ingroup RegisterGroup
 *  @defgroup GPIO General purpose I/O
 *  @brief GPIO General purpose I/O macros and structures
 *  @{
 */

typedef struct {
	RW uint32_t MODE;        /*!< Mode register (Offset 0x0) */
	RW uint32_t OTYPE;       /*!< Output type register (Offset 0x4) */
	RW uint32_t OSPEED;      /*!< Output speed register (Offset 0x8) */
	RW uint32_t PUPD;        /*!< Pull up/pull down register (Offset 0xC) */
	RO uint32_t IDATA;       /*!< Input data register (Offset 0x10) */
	RW uint32_t ODATA;       /*!< Output data register (Offset 0x14) */
	WO uint32_t BSR;         /*!< Bit set/reset register (Offset 0x18) */
	RW uint32_t PORTCFGLOCK; /*!< Port configuration lock register (Offset 0x1C) */
	RW uint32_t ALTFUNC[2];  /*!< Alternate function register (Offset 0x20 - 0x24) */
} gpio_regs;

/*!< GPIO registers */
/*!< Mode register */
#define GPIO_MODE_MODE15_OFFSET (30U)
#define GPIO_MODE_MODE15_MASK   (0x3UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE15))  /*!< Mask 0x40000000 */
#define GPIO_MODE_MODE15_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE15))  /*!< Mask 0x40000000 */
#define GPIO_MODE_MODE15_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE15))  /*!< Mask 0x80000000 */

#define GPIO_MODE_MODE14_OFFSET (28U)
#define GPIO_MODE_MODE14_MASK   (0x3UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE14))  /*!< Mask 0x10000000 */
#define GPIO_MODE_MODE14_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE14))  /*!< Mask 0x10000000 */
#define GPIO_MODE_MODE14_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE14))  /*!< Mask 0x20000000 */

#define GPIO_MODE_MODE13_OFFSET (26U)
#define GPIO_MODE_MODE13_MASK   (0x3UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE13))  /*!< Mask 0x04000000 */
#define GPIO_MODE_MODE13_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE13))  /*!< Mask 0x04000000 */
#define GPIO_MODE_MODE13_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE13))  /*!< Mask 0x08000000 */

#define GPIO_MODE_MODE12_OFFSET (24U)
#define GPIO_MODE_MODE12_MASK   (0x3UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE12))  /*!< Mask 0x01000000 */
#define GPIO_MODE_MODE12_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE12))  /*!< Mask 0x10000000 */
#define GPIO_MODE_MODE12_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE12))  /*!< Mask 0x20000000 */

#define GPIO_MODE_MODE11_OFFSET (22U)
#define GPIO_MODE_MODE11_MASK   (0x3UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE11))  /*!< Mask 0x00400000 */
#define GPIO_MODE_MODE11_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE11))  /*!< Mask 0x00400000 */
#define GPIO_MODE_MODE11_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE11))  /*!< Mask 0x00800000 */

#define GPIO_MODE_MODE10_OFFSET (20U)
#define GPIO_MODE_MODE10_MASK   (0x3UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE10))  /*!< Mask 0x00100000 */
#define GPIO_MODE_MODE10_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE10))  /*!< Mask 0x00100000 */
#define GPIO_MODE_MODE10_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE10))  /*!< Mask 0x00200000 */

#define GPIO_MODE_MODE9_OFFSET  (18U)
#define GPIO_MODE_MODE9_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE9))   /*!< Mask 0x00040000 */
#define GPIO_MODE_MODE9_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE9))   /*!< Mask 0x00040000 */
#define GPIO_MODE_MODE9_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE9))   /*!< Mask 0x00080000 */

#define GPIO_MODE_MODE8_OFFSET  (16U)
#define GPIO_MODE_MODE8_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE8))   /*!< Mask 0x00010000 */
#define GPIO_MODE_MODE8_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE8))   /*!< Mask 0x00010000 */
#define GPIO_MODE_MODE8_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE8))   /*!< Mask 0x00020000 */

#define GPIO_MODE_MODE7_OFFSET  (14U)
#define GPIO_MODE_MODE7_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE7))   /*!< Mask 0x00004000 */
#define GPIO_MODE_MODE7_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE7))   /*!< Mask 0x00004000 */
#define GPIO_MODE_MODE7_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE7))   /*!< Mask 0x00008000 */

#define GPIO_MODE_MODE6_OFFSET  (12U)
#define GPIO_MODE_MODE6_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE6))   /*!< Mask 0x00001000 */
#define GPIO_MODE_MODE6_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE6))   /*!< Mask 0x00001000 */
#define GPIO_MODE_MODE6_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE6))   /*!< Mask 0x00002000 */

#define GPIO_MODE_MODE5_OFFSET  (10U)
#define GPIO_MODE_MODE5_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE5))   /*!< Mask 0x00000400 */
#define GPIO_MODE_MODE5_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE5))   /*!< Mask 0x00000400 */
#define GPIO_MODE_MODE5_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE5))   /*!< Mask 0x00000800 */

#define GPIO_MODE_MODE4_OFFSET  (8U)
#define GPIO_MODE_MODE4_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE4))   /*!< Mask 0x00000100 */
#define GPIO_MODE_MODE4_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE4))   /*!< Mask 0x00000100 */
#define GPIO_MODE_MODE4_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE4))   /*!< Mask 0x00000200 */

#define GPIO_MODE_MODE3_OFFSET  (6U)
#define GPIO_MODE_MODE3_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE3))   /*!< Mask 0x00000040 */
#define GPIO_MODE_MODE3_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE3))   /*!< Mask 0x00000040 */
#define GPIO_MODE_MODE3_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE3))   /*!< Mask 0x00000080 */

#define GPIO_MODE_MODE2_OFFSET  (4U)
#define GPIO_MODE_MODE2_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE2))   /*!< Mask 0x00000010 */
#define GPIO_MODE_MODE2_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE2))   /*!< Mask 0x00000020 */
#define GPIO_MODE_MODE2_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE2))   /*!< Mask 0x00000010 */

#define GPIO_MODE_MODE1_OFFSET  (2U)
#define GPIO_MODE_MODE1_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE1))   /*!< Mask 0x00000004 */
#define GPIO_MODE_MODE1_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE1))   /*!< Mask 0x00000004 */
#define GPIO_MODE_MODE1_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE1))   /*!< Mask 0x00000008 */

#define GPIO_MODE_MODE0_OFFSET  (0U)
#define GPIO_MODE_MODE0_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE0))   /*!< Mask 0x00000001 */
#define GPIO_MODE_MODE0_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE0))   /*!< Mask 0x00000001 */
#define GPIO_MODE_MODE0_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, MODE, MODE0))   /*!< Mask 0x00000002 */

/*!< Output type register */
#define GPIO_OTYPE_OTYPE15_OFFSET (15U)
#define GPIO_OTYPE_OTYPE15_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OTYPE, OTYPE15))  /*!< Mask 0x00008000 */

#define GPIO_OTYPE_OTYPE14_OFFSET (14U)
#define GPIO_OTYPE_OTYPE14_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OTYPE, OTYPE14))  /*!< Mask 0x00004000 */

#define GPIO_OTYPE_OTYPE13_OFFSET (13U)
#define GPIO_OTYPE_OTYPE13_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OTYPE, OTYPE13))  /*!< Mask 0x00002000 */

#define GPIO_OTYPE_OTYPE12_OFFSET (12U)
#define GPIO_OTYPE_OTYPE12_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OTYPE, OTYPE12))  /*!< Mask 0x00001000 */

#define GPIO_OTYPE_OTYPE11_OFFSET (11U)
#define GPIO_OTYPE_OTYPE11_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OTYPE, OTYPE11))  /*!< Mask 0x00000800 */

#define GPIO_OTYPE_OTYPE10_OFFSET (10U)
#define GPIO_OTYPE_OTYPE10_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OTYPE, OTYPE10))  /*!< Mask 0x00000400 */

#define GPIO_OTYPE_OTYPE9_OFFSET  (9U)
#define GPIO_OTYPE_OTYPE9_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OTYPE, OTYPE9))   /*!< Mask 0x00000200 */

#define GPIO_OTYPE_OTYPE8_OFFSET  (8U)
#define GPIO_OTYPE_OTYPE8_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OTYPE, OTYPE8))   /*!< Mask 0x00000100 */

#define GPIO_OTYPE_OTYPE7_OFFSET  (7U)
#define GPIO_OTYPE_OTYPE7_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OTYPE, OTYPE7))   /*!< Mask 0x00000080 */

#define GPIO_OTYPE_OTYPE6_OFFSET  (6U)
#define GPIO_OTYPE_OTYPE6_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OTYPE, OTYPE6))   /*!< Mask 0x00000040 */

#define GPIO_OTYPE_OTYPE5_OFFSET  (5U)
#define GPIO_OTYPE_OTYPE5_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OTYPE, OTYPE5))   /*!< Mask 0x00000020 */

#define GPIO_OTYPE_OTYPE4_OFFSET  (4U)
#define GPIO_OTYPE_OTYPE4_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OTYPE, OTYPE4))   /*!< Mask 0x00000010 */

#define GPIO_OTYPE_OTYPE3_OFFSET  (3U)
#define GPIO_OTYPE_OTYPE3_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OTYPE, OTYPE3))   /*!< Mask 0x00000008 */

#define GPIO_OTYPE_OTYPE2_OFFSET  (2U)
#define GPIO_OTYPE_OTYPE2_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OTYPE, OTYPE2))   /*!< Mask 0x00000004 */

#define GPIO_OTYPE_OTYPE1_OFFSET  (1U)
#define GPIO_OTYPE_OTYPE1_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OTYPE, OTYPE1))   /*!< Mask 0x00000002 */

#define GPIO_OTYPE_OTYPE0_OFFSET  (0U)
#define GPIO_OTYPE_OTYPE0_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OTYPE, OTYPE0))   /*!< Mask 0x00000001 */

/*!< Output speed register */
#define GPIO_OSPEED_SPEED15_OFFSET (30U)
#define GPIO_OSPEED_SPEED15_MASK   (0x3UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED15))  /*!< Mask 0x40000000 */
#define GPIO_OSPEED_SPEED15_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED15))  /*!< Mask 0x40000000 */
#define GPIO_OSPEED_SPEED15_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED15))  /*!< Mask 0x80000000 */

#define GPIO_OSPEED_SPEED14_OFFSET (28U)
#define GPIO_OSPEED_SPEED14_MASK   (0x3UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED14))  /*!< Mask 0x10000000 */
#define GPIO_OSPEED_SPEED14_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED14))  /*!< Mask 0x10000000 */
#define GPIO_OSPEED_SPEED14_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED14))  /*!< Mask 0x20000000 */

#define GPIO_OSPEED_SPEED13_OFFSET (26U)
#define GPIO_OSPEED_SPEED13_MASK   (0x3UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED13))  /*!< Mask 0x04000000 */
#define GPIO_OSPEED_SPEED13_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED13))  /*!< Mask 0x04000000 */
#define GPIO_OSPEED_SPEED13_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED13))  /*!< Mask 0x08000000 */

#define GPIO_OSPEED_SPEED12_OFFSET (24U)
#define GPIO_OSPEED_SPEED12_MASK   (0x3UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED12))  /*!< Mask 0x01000000 */
#define GPIO_OSPEED_SPEED12_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED12))  /*!< Mask 0x10000000 */
#define GPIO_OSPEED_SPEED12_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED12))  /*!< Mask 0x20000000 */

#define GPIO_OSPEED_SPEED11_OFFSET (22U)
#define GPIO_OSPEED_SPEED11_MASK   (0x3UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED11))  /*!< Mask 0x00400000 */
#define GPIO_OSPEED_SPEED11_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED11))  /*!< Mask 0x00400000 */
#define GPIO_OSPEED_SPEED11_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED11))  /*!< Mask 0x00800000 */

#define GPIO_OSPEED_SPEED10_OFFSET (20U)
#define GPIO_OSPEED_SPEED10_MASK   (0x3UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED10))  /*!< Mask 0x00100000 */
#define GPIO_OSPEED_SPEED10_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED10))  /*!< Mask 0x00100000 */
#define GPIO_OSPEED_SPEED10_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED10))  /*!< Mask 0x00200000 */

#define GPIO_OSPEED_SPEED9_OFFSET  (18U)
#define GPIO_OSPEED_SPEED9_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED9))   /*!< Mask 0x00040000 */
#define GPIO_OSPEED_SPEED9_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED9))   /*!< Mask 0x00040000 */
#define GPIO_OSPEED_SPEED9_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED9))   /*!< Mask 0x00080000 */

#define GPIO_OSPEED_SPEED8_OFFSET  (16U)
#define GPIO_OSPEED_SPEED8_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED8))   /*!< Mask 0x00010000 */
#define GPIO_OSPEED_SPEED8_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED8))   /*!< Mask 0x00010000 */
#define GPIO_OSPEED_SPEED8_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED8))   /*!< Mask 0x00020000 */

#define GPIO_OSPEED_SPEED7_OFFSET  (14U)
#define GPIO_OSPEED_SPEED7_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED7))   /*!< Mask 0x00004000 */
#define GPIO_OSPEED_SPEED7_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED7))   /*!< Mask 0x00004000 */
#define GPIO_OSPEED_SPEED7_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED7))   /*!< Mask 0x00008000 */

#define GPIO_OSPEED_SPEED6_OFFSET  (12U)
#define GPIO_OSPEED_SPEED6_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED6))   /*!< Mask 0x00001000 */
#define GPIO_OSPEED_SPEED6_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED6))   /*!< Mask 0x00001000 */
#define GPIO_OSPEED_SPEED6_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED6))   /*!< Mask 0x00002000 */

#define GPIO_OSPEED_SPEED5_OFFSET  (10U)
#define GPIO_OSPEED_SPEED5_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED5))   /*!< Mask 0x00000400 */
#define GPIO_OSPEED_SPEED5_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED5))   /*!< Mask 0x00000400 */
#define GPIO_OSPEED_SPEED5_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED5))   /*!< Mask 0x00000800 */

#define GPIO_OSPEED_SPEED4_OFFSET  (8U)
#define GPIO_OSPEED_SPEED4_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED4))   /*!< Mask 0x00000100 */
#define GPIO_OSPEED_SPEED4_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED4))   /*!< Mask 0x00000100 */
#define GPIO_OSPEED_SPEED4_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED4))   /*!< Mask 0x00000200 */

#define GPIO_OSPEED_SPEED3_OFFSET  (6U)
#define GPIO_OSPEED_SPEED3_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED3))   /*!< Mask 0x00000040 */
#define GPIO_OSPEED_SPEED3_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED3))   /*!< Mask 0x00000040 */
#define GPIO_OSPEED_SPEED3_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED3))   /*!< Mask 0x00000080 */

#define GPIO_OSPEED_SPEED2_OFFSET  (4U)
#define GPIO_OSPEED_SPEED2_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED2))   /*!< Mask 0x00000020 */
#define GPIO_OSPEED_SPEED2_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED2))   /*!< Mask 0x00000020 */
#define GPIO_OSPEED_SPEED2_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED2))   /*!< Mask 0x00000010 */

#define GPIO_OSPEED_SPEED1_OFFSET  (2U)
#define GPIO_OSPEED_SPEED1_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED1))   /*!< Mask 0x00000004 */
#define GPIO_OSPEED_SPEED1_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED1))   /*!< Mask 0x00000004 */
#define GPIO_OSPEED_SPEED1_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED1))   /*!< Mask 0x00000008 */

#define GPIO_OSPEED_SPEED0_OFFSET  (0U)
#define GPIO_OSPEED_SPEED0_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED0))   /*!< Mask 0x00000001 */
#define GPIO_OSPEED_SPEED0_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED0))   /*!< Mask 0x00000001 */
#define GPIO_OSPEED_SPEED0_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, OSPEED, SPEED0))   /*!< Mask 0x00000002 */

/*!< Pull up/pull down register */
#define GPIO_PUPD_PUPD15_OFFSET (30U)
#define GPIO_PUPD_PUPD15_MASK   (0x3UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD15))  /*!< Mask 0x40000000 */
#define GPIO_PUPD_PUPD15_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD15))  /*!< Mask 0x40000000 */
#define GPIO_PUPD_PUPD15_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD15))  /*!< Mask 0x80000000 */

#define GPIO_PUPD_PUPD14_OFFSET (28U)
#define GPIO_PUPD_PUPD14_MASK   (0x3UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD14))  /*!< Mask 0x10000000 */
#define GPIO_PUPD_PUPD14_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD14))  /*!< Mask 0x10000000 */
#define GPIO_PUPD_PUPD14_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD14))  /*!< Mask 0x20000000 */

#define GPIO_PUPD_PUPD13_OFFSET (26U)
#define GPIO_PUPD_PUPD13_MASK   (0x3UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD13))  /*!< Mask 0x04000000 */
#define GPIO_PUPD_PUPD13_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD13))  /*!< Mask 0x04000000 */
#define GPIO_PUPD_PUPD13_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD13))  /*!< Mask 0x08000000 */

#define GPIO_PUPD_PUPD12_OFFSET (24U)
#define GPIO_PUPD_PUPD12_MASK   (0x3UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD12))  /*!< Mask 0x01000000 */
#define GPIO_PUPD_PUPD12_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD12))  /*!< Mask 0x10000000 */
#define GPIO_PUPD_PUPD12_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD12))  /*!< Mask 0x20000000 */

#define GPIO_PUPD_PUPD11_OFFSET (22U)
#define GPIO_PUPD_PUPD11_MASK   (0x3UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD11))  /*!< Mask 0x00400000 */
#define GPIO_PUPD_PUPD11_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD11))  /*!< Mask 0x00400000 */
#define GPIO_PUPD_PUPD11_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD11))  /*!< Mask 0x00800000 */

#define GPIO_PUPD_PUPD10_OFFSET (20U)
#define GPIO_PUPD_PUPD10_MASK   (0x3UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD10))  /*!< Mask 0x00100000 */
#define GPIO_PUPD_PUPD10_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD10))  /*!< Mask 0x00100000 */
#define GPIO_PUPD_PUPD10_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD10))  /*!< Mask 0x00200000 */

#define GPIO_PUPD_PUPD9_OFFSET  (18U)
#define GPIO_PUPD_PUPD9_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD9))   /*!< Mask 0x00040000 */
#define GPIO_PUPD_PUPD9_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD9))   /*!< Mask 0x00040000 */
#define GPIO_PUPD_PUPD9_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD9))   /*!< Mask 0x00080000 */

#define GPIO_PUPD_PUPD8_OFFSET  (16U)
#define GPIO_PUPD_PUPD8_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD8))   /*!< Mask 0x00010000 */
#define GPIO_PUPD_PUPD8_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD8))   /*!< Mask 0x00010000 */
#define GPIO_PUPD_PUPD8_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD8))   /*!< Mask 0x00020000 */

#define GPIO_PUPD_PUPD7_OFFSET  (14U)
#define GPIO_PUPD_PUPD7_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD7))   /*!< Mask 0x00004000 */
#define GPIO_PUPD_PUPD7_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD7))   /*!< Mask 0x00004000 */
#define GPIO_PUPD_PUPD7_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD7))   /*!< Mask 0x00008000 */

#define GPIO_PUPD_PUPD6_OFFSET  (12U)
#define GPIO_PUPD_PUPD6_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD6))   /*!< Mask 0x00001000 */
#define GPIO_PUPD_PUPD6_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD6))   /*!< Mask 0x00001000 */
#define GPIO_PUPD_PUPD6_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD6))   /*!< Mask 0x00002000 */

#define GPIO_PUPD_PUPD5_OFFSET  (10U)
#define GPIO_PUPD_PUPD5_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD5))   /*!< Mask 0x00000400 */
#define GPIO_PUPD_PUPD5_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD5))   /*!< Mask 0x00000400 */
#define GPIO_PUPD_PUPD5_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD5))   /*!< Mask 0x00000800 */

#define GPIO_PUPD_PUPD4_OFFSET  (8U)
#define GPIO_PUPD_PUPD4_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD4))   /*!< Mask 0x00000100 */
#define GPIO_PUPD_PUPD4_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD4))   /*!< Mask 0x00000100 */
#define GPIO_PUPD_PUPD4_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD4))   /*!< Mask 0x00000200 */

#define GPIO_PUPD_PUPD3_OFFSET  (6U)
#define GPIO_PUPD_PUPD3_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD3))   /*!< Mask 0x00000040 */
#define GPIO_PUPD_PUPD3_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD3))   /*!< Mask 0x00000040 */
#define GPIO_PUPD_PUPD3_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD3))   /*!< Mask 0x00000080 */

#define GPIO_PUPD_PUPD2_OFFSET  (4U)
#define GPIO_PUPD_PUPD2_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD2))   /*!< Mask 0x00000020 */
#define GPIO_PUPD_PUPD2_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD2))   /*!< Mask 0x00000020 */
#define GPIO_PUPD_PUPD2_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD2))   /*!< Mask 0x00000010 */

#define GPIO_PUPD_PUPD1_OFFSET  (2U)
#define GPIO_PUPD_PUPD1_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD1))   /*!< Mask 0x00000004 */
#define GPIO_PUPD_PUPD1_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD1))   /*!< Mask 0x00000004 */
#define GPIO_PUPD_PUPD1_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD1))   /*!< Mask 0x00000008 */

#define GPIO_PUPD_PUPD0_OFFSET  (0U)
#define GPIO_PUPD_PUPD0_MASK    (0x3UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD0))   /*!< Mask 0x00000001 */
#define GPIO_PUPD_PUPD0_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD0))   /*!< Mask 0x00000001 */
#define GPIO_PUPD_PUPD0_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, PUPD, PUPD0))   /*!< Mask 0x00000002 */

/*!< Input data register */
#define GPIO_IDATA_DATA15_OFFSET (15U)
#define GPIO_IDATA_DATA15_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, IDATA, DATA15))  /*!< Mask 0x00008000 */

#define GPIO_IDATA_DATA14_OFFSET (14U)
#define GPIO_IDATA_DATA14_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, IDATA, DATA14))  /*!< Mask 0x00004000 */

#define GPIO_IDATA_DATA13_OFFSET (13U)
#define GPIO_IDATA_DATA13_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, IDATA, DATA13))  /*!< Mask 0x00002000 */

#define GPIO_IDATA_DATA12_OFFSET (12U)
#define GPIO_IDATA_DATA12_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, IDATA, DATA12))  /*!< Mask 0x00001000 */

#define GPIO_IDATA_DATA11_OFFSET (11U)
#define GPIO_IDATA_DATA11_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, IDATA, DATA11))  /*!< Mask 0x00000800 */

#define GPIO_IDATA_DATA10_OFFSET (10U)
#define GPIO_IDATA_DATA10_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, IDATA, DATA10))  /*!< Mask 0x00000400 */

#define GPIO_IDATA_DATA9_OFFSET  (9U)
#define GPIO_IDATA_DATA9_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, IDATA, DATA9))   /*!< Mask 0x00000200 */

#define GPIO_IDATA_DATA8_OFFSET  (8U)
#define GPIO_IDATA_DATA8_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, IDATA, DATA8))   /*!< Mask 0x00000100 */

#define GPIO_IDATA_DATA7_OFFSET  (7U)
#define GPIO_IDATA_DATA7_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, IDATA, DATA7))   /*!< Mask 0x00000080 */

#define GPIO_IDATA_DATA6_OFFSET  (6U)
#define GPIO_IDATA_DATA6_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, IDATA, DATA6))   /*!< Mask 0x00000040 */

#define GPIO_IDATA_DATA5_OFFSET  (5U)
#define GPIO_IDATA_DATA5_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, IDATA, DATA5))   /*!< Mask 0x00000020 */

#define GPIO_IDATA_DATA4_OFFSET  (4U)
#define GPIO_IDATA_DATA4_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, IDATA, DATA4))   /*!< Mask 0x00000010 */

#define GPIO_IDATA_DATA3_OFFSET  (3U)
#define GPIO_IDATA_DATA3_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, IDATA, DATA3))   /*!< Mask 0x00000008 */

#define GPIO_IDATA_DATA2_OFFSET  (2U)
#define GPIO_IDATA_DATA2_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, IDATA, DATA2))   /*!< Mask 0x00000004 */

#define GPIO_IDATA_DATA1_OFFSET  (1U)
#define GPIO_IDATA_DATA1_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, IDATA, DATA1))   /*!< Mask 0x00000002 */

#define GPIO_IDATA_DATA0_OFFSET  (0U)
#define GPIO_IDATA_DATA0_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, IDATA, DATA0))   /*!< Mask 0x00000001 */

/*!< Output data register */
#define GPIO_ODATA_DATA15_OFFSET (15U)
#define GPIO_ODATA_DATA15_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ODATA, DATA15))  /*!< Mask 0x00008000 */

#define GPIO_ODATA_DATA14_OFFSET (14U)
#define GPIO_ODATA_DATA14_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ODATA, DATA14))  /*!< Mask 0x00004000 */

#define GPIO_ODATA_DATA13_OFFSET (13U)
#define GPIO_ODATA_DATA13_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ODATA, DATA13))  /*!< Mask 0x00002000 */

#define GPIO_ODATA_DATA12_OFFSET (12U)
#define GPIO_ODATA_DATA12_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ODATA, DATA12))  /*!< Mask 0x00001000 */

#define GPIO_ODATA_DATA11_OFFSET (11U)
#define GPIO_ODATA_DATA11_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ODATA, DATA11))  /*!< Mask 0x00000800 */

#define GPIO_ODATA_DATA10_OFFSET (10U)
#define GPIO_ODATA_DATA10_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ODATA, DATA10))  /*!< Mask 0x00000400 */

#define GPIO_ODATA_DATA9_OFFSET  (9U)
#define GPIO_ODATA_DATA9_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ODATA, DATA9))   /*!< Mask 0x00000200 */

#define GPIO_ODATA_DATA8_OFFSET  (8U)
#define GPIO_ODATA_DATA8_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ODATA, DATA8))   /*!< Mask 0x00000100 */

#define GPIO_ODATA_DATA7_OFFSET  (7U)
#define GPIO_ODATA_DATA7_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ODATA, DATA7))   /*!< Mask 0x00000080 */

#define GPIO_ODATA_DATA6_OFFSET  (6U)
#define GPIO_ODATA_DATA6_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ODATA, DATA6))   /*!< Mask 0x00000040 */

#define GPIO_ODATA_DATA5_OFFSET  (5U)
#define GPIO_ODATA_DATA5_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ODATA, DATA5))   /*!< Mask 0x00000020 */

#define GPIO_ODATA_DATA4_OFFSET  (4U)
#define GPIO_ODATA_DATA4_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ODATA, DATA4))   /*!< Mask 0x00000010 */

#define GPIO_ODATA_DATA3_OFFSET  (3U)
#define GPIO_ODATA_DATA3_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ODATA, DATA3))   /*!< Mask 0x00000008 */

#define GPIO_ODATA_DATA2_OFFSET  (2U)
#define GPIO_ODATA_DATA2_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ODATA, DATA2))   /*!< Mask 0x00000004 */

#define GPIO_ODATA_DATA1_OFFSET  (1U)
#define GPIO_ODATA_DATA1_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ODATA, DATA1))   /*!< Mask 0x00000002 */

#define GPIO_ODATA_DATA0_OFFSET  (0U)
#define GPIO_ODATA_DATA0_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ODATA, DATA0))   /*!< Mask 0x00000001 */

/*!< Bit set/reset register */
#define GPIO_BSR_RESET15_OFFSET (31U)
#define GPIO_BSR_RESET15_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, RESET15))  /*!< Mask 0x80000000 */

#define GPIO_BSR_RESET14_OFFSET (30U)
#define GPIO_BSR_RESET14_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, RESET14))  /*!< Mask 0x40000000 */

#define GPIO_BSR_RESET13_OFFSET (29U)
#define GPIO_BSR_RESET13_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, RESET13))  /*!< Mask 0x20000000 */

#define GPIO_BSR_RESET12_OFFSET (28U)
#define GPIO_BSR_RESET12_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, RESET12))  /*!< Mask 0x10000000 */

#define GPIO_BSR_RESET11_OFFSET (27U)
#define GPIO_BSR_RESET11_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, RESET11))  /*!< Mask 0x08000000 */

#define GPIO_BSR_RESET10_OFFSET (26U)
#define GPIO_BSR_RESET10_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, RESET10))  /*!< Mask 0x04000000 */

#define GPIO_BSR_RESET9_OFFSET  (25U)
#define GPIO_BSR_RESET9_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, RESET9))   /*!< Mask 0x02000000 */

#define GPIO_BSR_RESET8_OFFSET  (24U)
#define GPIO_BSR_RESET8_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, RESET8))   /*!< Mask 0x01000000 */

#define GPIO_BSR_RESET7_OFFSET  (23U)
#define GPIO_BSR_RESET7_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, RESET7))   /*!< Mask 0x00800000 */

#define GPIO_BSR_RESET6_OFFSET  (22U)
#define GPIO_BSR_RESET6_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, RESET6))   /*!< Mask 0x00400000 */

#define GPIO_BSR_RESET5_OFFSET  (21U)
#define GPIO_BSR_RESET5_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, RESET5))   /*!< Mask 0x00200000 */

#define GPIO_BSR_RESET4_OFFSET  (20U)
#define GPIO_BSR_RESET4_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, RESET4))   /*!< Mask 0x00100000 */

#define GPIO_BSR_RESET3_OFFSET  (19U)
#define GPIO_BSR_RESET3_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, RESET3))   /*!< Mask 0x00080000 */

#define GPIO_BSR_RESET2_OFFSET  (18U)
#define GPIO_BSR_RESET2_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, RESET2))   /*!< Mask 0x00040000 */

#define GPIO_BSR_RESET1_OFFSET  (17U)
#define GPIO_BSR_RESET1_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, RESET1))   /*!< Mask 0x00020000 */

#define GPIO_BSR_RESET0_OFFSET  (16U)
#define GPIO_BSR_RESET0_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, RESET0))   /*!< Mask 0x00010000 */

#define GPIO_BSR_SET15_OFFSET (15U)
#define GPIO_BSR_SET15_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, SET15))  /*!< Mask 0x00008000 */

#define GPIO_BSR_SET14_OFFSET (14U)
#define GPIO_BSR_SET14_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, SET14))  /*!< Mask 0x00004000 */

#define GPIO_BSR_SET13_OFFSET (13U)
#define GPIO_BSR_SET13_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, SET13))  /*!< Mask 0x00002000 */

#define GPIO_BSR_SET12_OFFSET (12U)
#define GPIO_BSR_SET12_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, SET12))  /*!< Mask 0x00001000 */

#define GPIO_BSR_SET11_OFFSET (11U)
#define GPIO_BSR_SET11_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, SET11))  /*!< Mask 0x00000800 */

#define GPIO_BSR_SET10_OFFSET (10U)
#define GPIO_BSR_SET10_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, SET10))  /*!< Mask 0x00000400 */

#define GPIO_BSR_SET9_OFFSET  (9U)
#define GPIO_BSR_SET9_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, SET9))   /*!< Mask 0x00000200 */

#define GPIO_BSR_SET8_OFFSET  (8U)
#define GPIO_BSR_SET8_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, SET8))   /*!< Mask 0x00000100 */

#define GPIO_BSR_SET7_OFFSET  (7U)
#define GPIO_BSR_SET7_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, SET7))   /*!< Mask 0x00000080 */

#define GPIO_BSR_SET6_OFFSET  (6U)
#define GPIO_BSR_SET6_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, SET6))   /*!< Mask 0x00000040 */

#define GPIO_BSR_SET5_OFFSET  (5U)
#define GPIO_BSR_SET5_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, SET5))   /*!< Mask 0x00000020 */

#define GPIO_BSR_SET4_OFFSET  (4U)
#define GPIO_BSR_SET4_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, SET4))   /*!< Mask 0x00000010 */

#define GPIO_BSR_SET3_OFFSET  (3U)
#define GPIO_BSR_SET3_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, SET3))   /*!< Mask 0x00000008 */

#define GPIO_BSR_SET2_OFFSET  (2U)
#define GPIO_BSR_SET2_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, SET2))   /*!< Mask 0x00000004 */

#define GPIO_BSR_SET1_OFFSET  (1U)
#define GPIO_BSR_SET1_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, SET1))   /*!< Mask 0x00000002 */

#define GPIO_BSR_SET0_OFFSET  (0U)
#define GPIO_BSR_SET0_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, BSR, SET0))   /*!< Mask 0x00000001 */

/*!< Port configuration lock register */
#define GPIO_PORTCFGLOCK_LOCKKEY_OFFSET (16U)
#define GPIO_PORTCFGLOCK_LOCKKEY_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PORTCFGLOCK, LOCKKEY))  /*!< Mask 0x00010000 */

#define GPIO_PORTCFGLOCK_LOCK15_OFFSET (15U)
#define GPIO_PORTCFGLOCK_LOCK15_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PORTCFGLOCK, LOCK15))  /*!< Mask 0x00008000 */

#define GPIO_PORTCFGLOCK_LOCK14_OFFSET (14U)
#define GPIO_PORTCFGLOCK_LOCK14_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PORTCFGLOCK, LOCK14))  /*!< Mask 0x00004000 */

#define GPIO_PORTCFGLOCK_LOCK13_OFFSET (13U)
#define GPIO_PORTCFGLOCK_LOCK13_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PORTCFGLOCK, LOCK13))  /*!< Mask 0x00002000 */

#define GPIO_PORTCFGLOCK_LOCK12_OFFSET (12U)
#define GPIO_PORTCFGLOCK_LOCK12_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PORTCFGLOCK, LOCK12))  /*!< Mask 0x00001000 */

#define GPIO_PORTCFGLOCK_LOCK11_OFFSET (11U)
#define GPIO_PORTCFGLOCK_LOCK11_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PORTCFGLOCK, LOCK11))  /*!< Mask 0x00000800 */

#define GPIO_PORTCFGLOCK_LOCK10_OFFSET (10U)
#define GPIO_PORTCFGLOCK_LOCK10_MASK   (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PORTCFGLOCK, LOCK10))  /*!< Mask 0x00000400 */

#define GPIO_PORTCFGLOCK_LOCK9_OFFSET  (9U)
#define GPIO_PORTCFGLOCK_LOCK9_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PORTCFGLOCK, LOCK9))   /*!< Mask 0x00000200 */

#define GPIO_PORTCFGLOCK_LOCK8_OFFSET  (8U)
#define GPIO_PORTCFGLOCK_LOCK8_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PORTCFGLOCK, LOCK8))   /*!< Mask 0x00000100 */

#define GPIO_PORTCFGLOCK_LOCK7_OFFSET  (7U)
#define GPIO_PORTCFGLOCK_LOCK7_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PORTCFGLOCK, LOCK7))   /*!< Mask 0x00000080 */

#define GPIO_PORTCFGLOCK_LOCK6_OFFSET  (6U)
#define GPIO_PORTCFGLOCK_LOCK6_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PORTCFGLOCK, LOCK6))   /*!< Mask 0x00000040 */

#define GPIO_PORTCFGLOCK_LOCK5_OFFSET  (5U)
#define GPIO_PORTCFGLOCK_LOCK5_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PORTCFGLOCK, LOCK5))   /*!< Mask 0x00000020 */

#define GPIO_PORTCFGLOCK_LOCK4_OFFSET  (4U)
#define GPIO_PORTCFGLOCK_LOCK4_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PORTCFGLOCK, LOCK4))   /*!< Mask 0x00000010 */

#define GPIO_PORTCFGLOCK_LOCK3_OFFSET  (3U)
#define GPIO_PORTCFGLOCK_LOCK3_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PORTCFGLOCK, LOCK3))   /*!< Mask 0x00000008 */

#define GPIO_PORTCFGLOCK_LOCK2_OFFSET  (2U)
#define GPIO_PORTCFGLOCK_LOCK2_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PORTCFGLOCK, LOCK2))   /*!< Mask 0x00000004 */

#define GPIO_PORTCFGLOCK_LOCK1_OFFSET  (1U)
#define GPIO_PORTCFGLOCK_LOCK1_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PORTCFGLOCK, LOCK1))   /*!< Mask 0x00000002 */

#define GPIO_PORTCFGLOCK_LOCK0_OFFSET  (0U)
#define GPIO_PORTCFGLOCK_LOCK0_MASK    (0x1UL << REGISTER_FIELD_OFFSET(GPIO, PORTCFGLOCK, LOCK0))   /*!< Mask 0x00000001 */

/*!< Alternate function register */
#define GPIO_ALTFUNC_FUNC15_OFFSET (28U)
#define GPIO_ALTFUNC_FUNC15_MASK   (0xFUL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC15))  /*!< Mask 0xF0000000 */
#define GPIO_ALTFUNC_FUNC15_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC15))  /*!< Mask 0x10000000 */
#define GPIO_ALTFUNC_FUNC15_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC15))  /*!< Mask 0x20000000 */
#define GPIO_ALTFUNC_FUNC15_2      (0x4UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC15))  /*!< Mask 0x40000000 */
#define GPIO_ALTFUNC_FUNC15_3      (0x8UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC15))  /*!< Mask 0x80000000 */

#define GPIO_ALTFUNC_FUNC14_OFFSET (24U)
#define GPIO_ALTFUNC_FUNC14_MASK   (0xFUL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC14))  /*!< Mask 0x0F000000 */
#define GPIO_ALTFUNC_FUNC14_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC14))  /*!< Mask 0x01000000 */
#define GPIO_ALTFUNC_FUNC14_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC14))  /*!< Mask 0x02000000 */
#define GPIO_ALTFUNC_FUNC14_2      (0x4UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC14))  /*!< Mask 0x04000000 */
#define GPIO_ALTFUNC_FUNC14_3      (0x8UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC14))  /*!< Mask 0x08000000 */

#define GPIO_ALTFUNC_FUNC13_OFFSET (20U)
#define GPIO_ALTFUNC_FUNC13_MASK   (0xFUL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC13))  /*!< Mask 0x00F00000 */
#define GPIO_ALTFUNC_FUNC13_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC13))  /*!< Mask 0x00100000 */
#define GPIO_ALTFUNC_FUNC13_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC13))  /*!< Mask 0x00200000 */
#define GPIO_ALTFUNC_FUNC13_2      (0x4UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC13))  /*!< Mask 0x00400000 */
#define GPIO_ALTFUNC_FUNC13_3      (0x8UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC13))  /*!< Mask 0x00800000 */

#define GPIO_ALTFUNC_FUNC12_OFFSET (16U)
#define GPIO_ALTFUNC_FUNC12_MASK   (0xFUL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC12))  /*!< Mask 0x000F0000 */
#define GPIO_ALTFUNC_FUNC12_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC12))  /*!< Mask 0x00010000 */
#define GPIO_ALTFUNC_FUNC12_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC12))  /*!< Mask 0x00020000 */
#define GPIO_ALTFUNC_FUNC12_2      (0x4UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC12))  /*!< Mask 0x00040000 */
#define GPIO_ALTFUNC_FUNC12_3      (0x8UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC12))  /*!< Mask 0x00080000 */

#define GPIO_ALTFUNC_FUNC11_OFFSET (12U)
#define GPIO_ALTFUNC_FUNC11_MASK   (0xFUL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC11))  /*!< Mask 0x0000F000 */
#define GPIO_ALTFUNC_FUNC11_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC11))  /*!< Mask 0x00001000 */
#define GPIO_ALTFUNC_FUNC11_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC11))  /*!< Mask 0x00002000 */
#define GPIO_ALTFUNC_FUNC11_2      (0x4UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC11))  /*!< Mask 0x00004000 */
#define GPIO_ALTFUNC_FUNC11_3      (0x8UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC11))  /*!< Mask 0x00008000 */

#define GPIO_ALTFUNC_FUNC10_OFFSET (8U)
#define GPIO_ALTFUNC_FUNC10_MASK   (0xFUL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC10))  /*!< Mask 0x00000F00 */
#define GPIO_ALTFUNC_FUNC10_0      (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC10))  /*!< Mask 0x00000100 */
#define GPIO_ALTFUNC_FUNC10_1      (0x2UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC10))  /*!< Mask 0x00000200 */
#define GPIO_ALTFUNC_FUNC10_2      (0x4UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC10))  /*!< Mask 0x00000400 */
#define GPIO_ALTFUNC_FUNC10_3      (0x8UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC10))  /*!< Mask 0x00000800 */

#define GPIO_ALTFUNC_FUNC9_OFFSET  (4U)
#define GPIO_ALTFUNC_FUNC9_MASK    (0xFUL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC9))   /*!< Mask 0x000000F0 */
#define GPIO_ALTFUNC_FUNC9_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC9))   /*!< Mask 0x00000010 */
#define GPIO_ALTFUNC_FUNC9_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC9))   /*!< Mask 0x00000020 */
#define GPIO_ALTFUNC_FUNC9_2       (0x4UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC9))   /*!< Mask 0x00000040 */
#define GPIO_ALTFUNC_FUNC9_3       (0x8UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC9))   /*!< Mask 0x00000080 */

#define GPIO_ALTFUNC_FUNC8_OFFSET  (0U)
#define GPIO_ALTFUNC_FUNC8_MASK    (0xFUL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC8))   /*!< Mask 0x0000000F */
#define GPIO_ALTFUNC_FUNC8_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC8))   /*!< Mask 0x00000001 */
#define GPIO_ALTFUNC_FUNC8_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC8))   /*!< Mask 0x00000002 */
#define GPIO_ALTFUNC_FUNC8_2       (0x4UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC8))   /*!< Mask 0x00000004 */
#define GPIO_ALTFUNC_FUNC8_3       (0x8UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC8))   /*!< Mask 0x00000008 */

#define GPIO_ALTFUNC_FUNC7_OFFSET  (28U)
#define GPIO_ALTFUNC_FUNC7_MASK    (0xFUL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC7))   /*!< Mask 0xF0000000 */
#define GPIO_ALTFUNC_FUNC7_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC7))   /*!< Mask 0x10000000 */
#define GPIO_ALTFUNC_FUNC7_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC7))   /*!< Mask 0x20000000 */
#define GPIO_ALTFUNC_FUNC7_2       (0x4UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC7))   /*!< Mask 0x40000000 */
#define GPIO_ALTFUNC_FUNC7_3       (0x8UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC7))   /*!< Mask 0x80000000 */

#define GPIO_ALTFUNC_FUNC6_OFFSET  (24U)
#define GPIO_ALTFUNC_FUNC6_MASK    (0xFUL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC6))   /*!< Mask 0x0F000000 */
#define GPIO_ALTFUNC_FUNC6_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC6))   /*!< Mask 0x01000000 */
#define GPIO_ALTFUNC_FUNC6_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC6))   /*!< Mask 0x02000000 */
#define GPIO_ALTFUNC_FUNC6_2       (0x4UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC6))   /*!< Mask 0x04000000 */
#define GPIO_ALTFUNC_FUNC6_3       (0x8UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC6))   /*!< Mask 0x08000000 */

#define GPIO_ALTFUNC_FUNC5_OFFSET  (20U)
#define GPIO_ALTFUNC_FUNC5_MASK    (0xFUL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC5))   /*!< Mask 0x00F00000 */
#define GPIO_ALTFUNC_FUNC5_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC5))   /*!< Mask 0x00100000 */
#define GPIO_ALTFUNC_FUNC5_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC5))   /*!< Mask 0x00200000 */
#define GPIO_ALTFUNC_FUNC5_2       (0x4UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC5))   /*!< Mask 0x00400000 */
#define GPIO_ALTFUNC_FUNC5_3       (0x8UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC5))   /*!< Mask 0x00800000 */

#define GPIO_ALTFUNC_FUNC4_OFFSET  (16U)
#define GPIO_ALTFUNC_FUNC4_MASK    (0xFUL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC4))   /*!< Mask 0x000F0000 */
#define GPIO_ALTFUNC_FUNC4_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC4))   /*!< Mask 0x00010000 */
#define GPIO_ALTFUNC_FUNC4_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC4))   /*!< Mask 0x00020000 */
#define GPIO_ALTFUNC_FUNC4_2       (0x4UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC4))   /*!< Mask 0x00040000 */
#define GPIO_ALTFUNC_FUNC4_3       (0x8UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC4))   /*!< Mask 0x00080000 */

#define GPIO_ALTFUNC_FUNC3_OFFSET  (12U)
#define GPIO_ALTFUNC_FUNC3_MASK    (0xFUL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC3))   /*!< Mask 0x0000F000 */
#define GPIO_ALTFUNC_FUNC3_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC3))   /*!< Mask 0x00001000 */
#define GPIO_ALTFUNC_FUNC3_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC3))   /*!< Mask 0x00002000 */
#define GPIO_ALTFUNC_FUNC3_2       (0x4UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC3))   /*!< Mask 0x00004000 */
#define GPIO_ALTFUNC_FUNC3_3       (0x8UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC3))   /*!< Mask 0x00008000 */

#define GPIO_ALTFUNC_FUNC2_OFFSET  (8U)
#define GPIO_ALTFUNC_FUNC2_MASK    (0xFUL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC2))   /*!< Mask 0x00000F00 */
#define GPIO_ALTFUNC_FUNC2_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC2))   /*!< Mask 0x00000100 */
#define GPIO_ALTFUNC_FUNC2_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC2))   /*!< Mask 0x00000200 */
#define GPIO_ALTFUNC_FUNC2_2       (0x4UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC2))   /*!< Mask 0x00000400 */
#define GPIO_ALTFUNC_FUNC2_3       (0x8UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC2))   /*!< Mask 0x00000800 */

#define GPIO_ALTFUNC_FUNC1_OFFSET  (4U)
#define GPIO_ALTFUNC_FUNC1_MASK    (0xFUL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC1))   /*!< Mask 0x000000F0 */
#define GPIO_ALTFUNC_FUNC1_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC1))   /*!< Mask 0x00000010 */
#define GPIO_ALTFUNC_FUNC1_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC1))   /*!< Mask 0x00000020 */
#define GPIO_ALTFUNC_FUNC1_2       (0x4UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC1))   /*!< Mask 0x00000040 */
#define GPIO_ALTFUNC_FUNC1_3       (0x8UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC1))   /*!< Mask 0x00000080 */

#define GPIO_ALTFUNC_FUNC0_OFFSET  (0U)
#define GPIO_ALTFUNC_FUNC0_MASK    (0xFUL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC0))   /*!< Mask 0x0000000F */
#define GPIO_ALTFUNC_FUNC0_0       (0x1UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC0))   /*!< Mask 0x00000001 */
#define GPIO_ALTFUNC_FUNC0_1       (0x2UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC0))   /*!< Mask 0x00000002 */
#define GPIO_ALTFUNC_FUNC0_2       (0x4UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC0))   /*!< Mask 0x00000004 */
#define GPIO_ALTFUNC_FUNC0_3       (0x8UL << REGISTER_FIELD_OFFSET(GPIO, ALTFUNC, FUNC0))   /*!< Mask 0x00000008 */

#define GPIO_OFFSET 0x0
#define GPIO_BASE (D3_AHB4_BASE + RCC_OFFSET)
#define GPIO_GPIO_ADDRESS_RANGE 0x3FF

/*!< GPIO registers for GPIO A */
#define GPIO_GPIOA_OFFSET (0*GPIO_ADDRESS_RANGE)
#define GPIO_GPIOA_BASE OFFSET_ADDRESS(GPIO_BASE, GPIO_GPIOA_OFFSET)
#define GPIO_GPIOA REGISTER_PTR(gpio_regs, GPIO_GPIOA_BASE)

/*!< GPIO registers for GPIO B */
#define GPIO_GPIOB_OFFSET (1*GPIO_ADDRESS_RANGE)
#define GPIO_GPIOB_BASE OFFSET_ADDRESS(GPIO_BASE, GPIO_GPIOB_OFFSET)
#define GPIO_GPIOB REGISTER_PTR(gpio_regs, GPIO_GPIOB_BASE)

/*!< GPIO registers for GPIO C */
#define GPIO_GPIOC_OFFSET (2*GPIO_ADDRESS_RANGE)
#define GPIO_GPIOC_BASE OFFSET_ADDRESS(GPIO_BASE, GPIO_GPIOC_OFFSET)
#define GPIO_GPIOC REGISTER_PTR(gpio_regs, GPIO_GPIOC_BASE)

/*!< GPIO registers for GPIO D */
#define GPIO_GPIOD_OFFSET (3*GPIO_ADDRESS_RANGE)
#define GPIO_GPIOD_BASE OFFSET_ADDRESS(GPIO_BASE, GPIO_GPIOD_OFFSET)
#define GPIO_GPIOD REGISTER_PTR(gpio_regs, GPIO_GPIOD_BASE)

/*!< GPIO registers for GPIO E */
#define GPIO_GPIOE_OFFSET (4*GPIO_ADDRESS_RANGE)
#define GPIO_GPIOE_BASE OFFSET_ADDRESS(GPIO_BASE, GPIO_GPIOE_OFFSET)
#define GPIO_GPIOE REGISTER_PTR(gpio_regs, GPIO_GPIOE_BASE)

/*!< GPIO registers for GPIO F */
#define GPIO_GPIOF_OFFSET (5*GPIO_ADDRESS_RANGE)
#define GPIO_GPIOF_BASE OFFSET_ADDRESS(GPIO_BASE, GPIO_GPIOF_OFFSET)
#define GPIO_GPIOF REGISTER_PTR(gpio_regs, GPIO_GPIOF_BASE)

/*!< GPIO registers for GPIO G */
#define GPIO_GPIOG_OFFSET (6*GPIO_ADDRESS_RANGE)
#define GPIO_GPIOG_BASE OFFSET_ADDRESS(GPIO_BASE, GPIO_GPIOG_OFFSET)
#define GPIO_GPIOG REGISTER_PTR(gpio_regs, GPIO_GPIOG_BASE)

/*!< GPIO registers for GPIO H */
#define GPIO_GPIOH_OFFSET (7*GPIO_ADDRESS_RANGE)
#define GPIO_GPIOH_BASE OFFSET_ADDRESS(GPIO_BASE, GPIO_GPIOH_OFFSET)
#define GPIO_GPIOH REGISTER_PTR(gpio_regs, GPIO_GPIOH_BASE)

/*!< GPIO registers for GPIO I */
#define GPIO_GPIOI_OFFSET (8*GPIO_ADDRESS_RANGE)
#define GPIO_GPIOI_BASE OFFSET_ADDRESS(GPIO_BASE, GPIO_GPIOI_OFFSET)
#define GPIO_GPIOI REGISTER_PTR(gpio_regs, GPIO_GPIOI_BASE)

/*!< GPIO registers for GPIO J */
#define GPIO_GPIOJ_OFFSET (9*GPIO_ADDRESS_RANGE)
#define GPIO_GPIOJ_BASE OFFSET_ADDRESS(GPIO_BASE, GPIO_GPIOJ_OFFSET)
#define GPIO_GPIOJ REGISTER_PTR(gpio_regs, GPIO_GPIOJ_BASE)

/*!< GPIO registers for GPIO K */
#define GPIO_GPIOK_OFFSET (10*GPIO_ADDRESS_RANGE)
#define GPIO_GPIOK_BASE OFFSET_ADDRESS(GPIO_BASE, GPIO_GPIOK_OFFSET)
#define GPIO_GPIOK REGISTER_PTR(gpio_regs, GPIO_GPIOK_BASE)

/** @} */ // End of GPIO group

/** @} */ // End of RegisterGroup group

#endif // GPIO_H
