Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Wed Sep  3 03:11:31 2025
| Host         : pczmk06 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization -file semantic_segmentation/output_models/UNet_1S_F2_11_08/hls/Vivado/Vivado_Utilization.rpt -hierarchical
| Design       : project_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                                 Instance                                                 |                                                          Module                                                          | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| project_wrapper                                                                                          |                                                                                                                    (top) |      44381 |      40334 |    3058 |  989 | 31292 |    165 |    260 |    8 |        262 |
|   project_i                                                                                              |                                                                                                                  project |      44381 |      40334 |    3058 |  989 | 31292 |    165 |    260 |    8 |        262 |
|     (project_i)                                                                                          |                                                                                                                  project |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|     axi_smc                                                                                              |                                                                                                        project_axi_smc_0 |        557 |        556 |       0 |    1 |   683 |      0 |      0 |    0 |          0 |
|       inst                                                                                               |                                                                                                project_axi_smc_0_bd_9dc7 |        557 |        556 |       0 |    1 |   683 |      0 |      0 |    0 |          0 |
|         clk_map                                                                                          |                                                                                     project_axi_smc_0_clk_map_imp_8N132E |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|           psr_aclk                                                                                       |                                                                                     project_axi_smc_0_bd_9dc7_psr_aclk_0 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|             U0                                                                                           |                                                                                         project_axi_smc_0_proc_sys_reset |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|               (U0)                                                                                       |                                                                                         project_axi_smc_0_proc_sys_reset |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               EXT_LPF                                                                                    |                                                                                                    project_axi_smc_0_lpf |          3 |          2 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|                 (EXT_LPF)                                                                                |                                                                                                    project_axi_smc_0_lpf |          2 |          1 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |                                                                                               project_axi_smc_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               SEQ                                                                                        |                                                                                           project_axi_smc_0_sequence_psr |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 (SEQ)                                                                                    |                                                                                           project_axi_smc_0_sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 SEQ_COUNTER                                                                              |                                                                                                project_axi_smc_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|         m00_exit_pipeline                                                                                |                                                                          project_axi_smc_0_m00_exit_pipeline_imp_1S8VIFX |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           m00_exit                                                                                       |                                                                                         project_axi_smc_0_bd_9dc7_m00e_0 |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                    project_axi_smc_0_sc_exit_v1_0_16_top |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                    project_axi_smc_0_sc_exit_v1_0_16_top |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               exit_inst                                                                                  |                                                                                   project_axi_smc_0_sc_exit_v1_0_16_exit |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                   project_axi_smc_0_xpm_cdc_async_rst__1 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         m00_sc2axi                                                                                       |                                                                                       project_axi_smc_0_bd_9dc7_m00s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                           |                                                                                  project_axi_smc_0_sc_sc2axi_v1_0_10_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s00_axi2sc                                                                                       |                                                                                       project_axi_smc_0_bd_9dc7_s00a2s_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                           |                                                                                  project_axi_smc_0_sc_axi2sc_v1_0_10_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s00_entry_pipeline                                                                               |                                                                          project_axi_smc_0_s00_entry_pipeline_imp_RXBZTQ |        501 |        501 |       0 |    0 |   524 |      0 |      0 |    0 |          0 |
|           s00_mmu                                                                                        |                                                                                       project_axi_smc_0_bd_9dc7_s00mmu_0 |        206 |        206 |       0 |    0 |   193 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                     project_axi_smc_0_sc_mmu_v1_0_14_top |        206 |        206 |       0 |    0 |   193 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                     project_axi_smc_0_sc_mmu_v1_0_14_top |         74 |         74 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|               ar_reg_stall                                                                               |                                                           project_axi_smc_0_sc_util_v1_0_4_axi_reg_stall__parameterized0 |         41 |         41 |       0 |    0 |    70 |      0 |      0 |    0 |          0 |
|               aw_reg_stall                                                                               |                                                         project_axi_smc_0_sc_util_v1_0_4_axi_reg_stall__parameterized0_7 |         38 |         38 |       0 |    0 |    54 |      0 |      0 |    0 |          0 |
|               gen_endpoint.decerr_slave_inst                                                             |                                                                            project_axi_smc_0_sc_mmu_v1_0_14_decerr_slave |         54 |         54 |       0 |    0 |    49 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                   project_axi_smc_0_xpm_cdc_async_rst__2 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_si_converter                                                                               |                                                                                       project_axi_smc_0_bd_9dc7_s00sic_0 |        289 |        289 |       0 |    0 |   291 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                            project_axi_smc_0_sc_si_converter_v1_0_14_top |        289 |        289 |       0 |    0 |   291 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                            project_axi_smc_0_sc_si_converter_v1_0_14_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               gen_axilite_conv.axilite_conv_inst                                                         |                                                                   project_axi_smc_0_sc_si_converter_v1_0_14_axilite_conv |        288 |        288 |       0 |    0 |   287 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                   project_axi_smc_0_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_transaction_regulator                                                                      |                                                                                        project_axi_smc_0_bd_9dc7_s00tr_0 |          7 |          7 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                   project_axi_smc_0_sc_transaction_regulator_v1_0_11_top |          7 |          7 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                   project_axi_smc_0_sc_transaction_regulator_v1_0_11_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                               |                                                           project_axi_smc_0_sc_transaction_regulator_v1_0_11_singleorder |          3 |          3 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                               |                                                         project_axi_smc_0_sc_transaction_regulator_v1_0_11_singleorder_6 |          3 |          3 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                   project_axi_smc_0_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         s00_nodes                                                                                        |                                                                                   project_axi_smc_0_s00_nodes_imp_VDUN7O |         39 |         39 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           s00_ar_node                                                                                    |                                                                                         project_axi_smc_0_bd_9dc7_sarn_0 |          8 |          8 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                    project_axi_smc_0_sc_node_v1_0_17_top |          8 |          8 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                    project_axi_smc_0_sc_node_v1_0_17_top |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler |          5 |          5 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                                 project_axi_smc_0_sc_node_v1_0_17_fifo_3 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                   gen_reg_fifo.inst_reg_fifo                                                             |                                                                             project_axi_smc_0_sc_node_v1_0_17_reg_fifo_4 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                     (gen_reg_fifo.inst_reg_fifo)                                                         |                                                                             project_axi_smc_0_sc_node_v1_0_17_reg_fifo_4 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                     gen_single_rank.inst_cntr                                                            |                                                                               project_axi_smc_0_sc_util_v1_0_4_counter_5 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                   project_axi_smc_0_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_aw_node                                                                                    |                                                                                         project_axi_smc_0_bd_9dc7_sawn_0 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized0 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized0 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized0 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                                   project_axi_smc_0_sc_node_v1_0_17_fifo |          5 |          5 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   gen_reg_fifo.inst_reg_fifo                                                             |                                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo |          5 |          5 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                     (gen_reg_fifo.inst_reg_fifo)                                                         |                                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo |          1 |          1 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_single_rank.inst_cntr                                                            |                                                                               project_axi_smc_0_sc_util_v1_0_4_counter_2 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                   project_axi_smc_0_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_b_node                                                                                     |                                                                                          project_axi_smc_0_bd_9dc7_sbn_0 |          7 |          7 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized1 |          7 |          7 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized1 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                   project_axi_smc_0_sc_node_v1_0_17_fifo__parameterized0 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                   gen_reg_fifo.inst_reg_fifo                                                             |                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo__parameterized0 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                     (gen_reg_fifo.inst_reg_fifo)                                                         |                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                     gen_single_rank.inst_cntr                                                            |                                                                               project_axi_smc_0_sc_util_v1_0_4_counter_1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                   project_axi_smc_0_xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_r_node                                                                                     |                                                                                          project_axi_smc_0_bd_9dc7_srn_0 |          8 |          8 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized2 |          8 |          8 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized2 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized2 |          5 |          5 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                   project_axi_smc_0_sc_node_v1_0_17_fifo__parameterized1 |          5 |          5 |       0 |    0 |    36 |      0 |      0 |    0 |          0 |
|                   gen_reg_fifo.inst_reg_fifo                                                             |                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo__parameterized1 |          5 |          5 |       0 |    0 |    36 |      0 |      0 |    0 |          0 |
|                     (gen_reg_fifo.inst_reg_fifo)                                                         |                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo__parameterized1 |          1 |          1 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|                     gen_single_rank.inst_cntr                                                            |                                                                               project_axi_smc_0_sc_util_v1_0_4_counter_0 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                  project_axi_smc_0_xpm_cdc_async_rst__11 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_w_node                                                                                     |                                                                                          project_axi_smc_0_bd_9dc7_swn_0 |          8 |          8 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized3 |          8 |          8 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized3 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized3 |          5 |          5 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                   project_axi_smc_0_sc_node_v1_0_17_fifo__parameterized2 |          5 |          5 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                   gen_reg_fifo.inst_reg_fifo                                                             |                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo__parameterized2 |          5 |          5 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                     (gen_reg_fifo.inst_reg_fifo)                                                         |                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo__parameterized2 |          1 |          1 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|                     gen_single_rank.inst_cntr                                                            |                                                                                 project_axi_smc_0_sc_util_v1_0_4_counter |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                  project_axi_smc_0_xpm_cdc_async_rst__13 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|     axi_smc_1                                                                                            |                                                                                                      project_axi_smc_1_0 |        309 |        152 |     152 |    5 |   335 |      0 |      0 |    0 |          0 |
|       (axi_smc_1)                                                                                        |                                                                                                      project_axi_smc_1_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       inst                                                                                               |                                                                                              project_axi_smc_1_0_bd_bdfb |        309 |        152 |     152 |    5 |   335 |      0 |      0 |    0 |          0 |
|         clk_map                                                                                          |                                                                                   project_axi_smc_1_0_clk_map_imp_S4CQJF |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|           psr_aclk                                                                                       |                                                                                   project_axi_smc_1_0_bd_bdfb_psr_aclk_0 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|             U0                                                                                           |                                                                                       project_axi_smc_1_0_proc_sys_reset |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|               (U0)                                                                                       |                                                                                       project_axi_smc_1_0_proc_sys_reset |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               EXT_LPF                                                                                    |                                                                                                  project_axi_smc_1_0_lpf |          3 |          2 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|                 (EXT_LPF)                                                                                |                                                                                                  project_axi_smc_1_0_lpf |          2 |          1 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |                                                                                             project_axi_smc_1_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               SEQ                                                                                        |                                                                                         project_axi_smc_1_0_sequence_psr |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 (SEQ)                                                                                    |                                                                                         project_axi_smc_1_0_sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 SEQ_COUNTER                                                                              |                                                                                              project_axi_smc_1_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|         m00_exit_pipeline                                                                                |                                                                        project_axi_smc_1_0_m00_exit_pipeline_imp_17TUR9C |         35 |         31 |       0 |    4 |    18 |      0 |      0 |    0 |          0 |
|           m00_exit                                                                                       |                                                                                       project_axi_smc_1_0_bd_bdfb_m00e_0 |         35 |         31 |       0 |    4 |    18 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                  project_axi_smc_1_0_sc_exit_v1_0_16_top |         35 |         31 |       0 |    4 |    18 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                  project_axi_smc_1_0_sc_exit_v1_0_16_top |          8 |          8 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               exit_inst                                                                                  |                                                                                 project_axi_smc_1_0_sc_exit_v1_0_16_exit |         27 |         23 |       0 |    4 |    13 |      0 |      0 |    0 |          0 |
|                 (exit_inst)                                                                              |                                                                                 project_axi_smc_1_0_sc_exit_v1_0_16_exit |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                                |                                                                     project_axi_smc_1_0_sc_util_v1_0_4_axic_reg_srl_fifo |         26 |         22 |       0 |    4 |    12 |      0 |      0 |    0 |          0 |
|                   (gen_r_cmd_fifo.r_cmd_fifo)                                                            |                                                                     project_axi_smc_1_0_sc_util_v1_0_4_axic_reg_srl_fifo |         17 |         17 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                   gen_srls[14].srl_nx1                                                                   |                                                                             project_axi_smc_1_0_sc_util_v1_0_4_srl_rtl_4 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[15].srl_nx1                                                                   |                                                                             project_axi_smc_1_0_sc_util_v1_0_4_srl_rtl_5 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[1].srl_nx1                                                                    |                                                                             project_axi_smc_1_0_sc_util_v1_0_4_srl_rtl_6 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[8].srl_nx1                                                                    |                                                                             project_axi_smc_1_0_sc_util_v1_0_4_srl_rtl_7 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_1_0_xpm_cdc_async_rst__1 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         m00_sc2axi                                                                                       |                                                                                     project_axi_smc_1_0_bd_bdfb_m00s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                           |                                                                                project_axi_smc_1_0_sc_sc2axi_v1_0_10_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s00_axi2sc                                                                                       |                                                                                     project_axi_smc_1_0_bd_bdfb_s00a2s_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                           |                                                                                project_axi_smc_1_0_sc_axi2sc_v1_0_10_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s00_entry_pipeline                                                                               |                                                                        project_axi_smc_1_0_s00_entry_pipeline_imp_8KDHMR |         30 |         30 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|           s00_mmu                                                                                        |                                                                                     project_axi_smc_1_0_bd_bdfb_s00mmu_0 |          9 |          9 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                   project_axi_smc_1_0_sc_mmu_v1_0_14_top |          9 |          9 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                   project_axi_smc_1_0_sc_mmu_v1_0_14_top |          9 |          9 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_1_0_xpm_cdc_async_rst__2 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_si_converter                                                                               |                                                                                     project_axi_smc_1_0_bd_bdfb_s00sic_0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                          project_axi_smc_1_0_sc_si_converter_v1_0_14_top |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                          project_axi_smc_1_0_sc_si_converter_v1_0_14_top |          5 |          5 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_1_0_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_transaction_regulator                                                                      |                                                                                      project_axi_smc_1_0_bd_bdfb_s00tr_0 |         16 |         16 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                 project_axi_smc_1_0_sc_transaction_regulator_v1_0_11_top |         16 |         16 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                 project_axi_smc_1_0_sc_transaction_regulator_v1_0_11_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                               |                                                         project_axi_smc_1_0_sc_transaction_regulator_v1_0_11_singleorder |         15 |         15 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 gen_id_fifo.singleorder_fifo                                                             |                                                     project_axi_smc_1_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 |         15 |         15 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_1_0_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         s00_nodes                                                                                        |                                                                                 project_axi_smc_1_0_s00_nodes_imp_35UTUH |        232 |         80 |     152 |    0 |   269 |      0 |      0 |    0 |          0 |
|           s00_ar_node                                                                                    |                                                                                       project_axi_smc_1_0_bd_bdfb_sarn_0 |        111 |         39 |      72 |    0 |   111 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                  project_axi_smc_1_0_sc_node_v1_0_17_top |        111 |         39 |      72 |    0 |   111 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                  project_axi_smc_1_0_sc_node_v1_0_17_top |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                                           project_axi_smc_1_0_sc_node_v1_0_17_mi_handler |        108 |         36 |      72 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                                           project_axi_smc_1_0_sc_node_v1_0_17_mi_handler |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                                 project_axi_smc_1_0_sc_node_v1_0_17_fifo |        108 |         36 |      72 |    0 |   104 |      0 |      0 |    0 |          0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |                                                                       project_axi_smc_1_0_sc_util_v1_0_4_xpm_memory_fifo |        108 |         36 |      72 |    0 |   104 |      0 |      0 |    0 |          0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                      |                                                                       project_axi_smc_1_0_sc_util_v1_0_4_xpm_memory_fifo |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |                                                                             project_axi_smc_1_0_sc_util_v1_0_4_counter_1 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |                                                                             project_axi_smc_1_0_sc_util_v1_0_4_counter_2 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |                                                                                    project_axi_smc_1_0_xpm_memory_sdpram |         72 |          0 |      72 |    0 |    82 |      0 |      0 |    0 |          0 |
|                       xpm_memory_base_inst                                                               |                                                                                      project_axi_smc_1_0_xpm_memory_base |         72 |          0 |      72 |    0 |    82 |      0 |      0 |    0 |          0 |
|                     gen_wr.inst_wr_addra_p1                                                              |                                                             project_axi_smc_1_0_sc_util_v1_0_4_counter__parameterized0_3 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                            |                                                                           project_axi_smc_1_0_sc_node_v1_0_17_si_handler |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                 project_axi_smc_1_0_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_r_node                                                                                     |                                                                                        project_axi_smc_1_0_bd_bdfb_srn_0 |        121 |         41 |      80 |    0 |   158 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                  project_axi_smc_1_0_sc_node_v1_0_17_top__parameterized0 |        121 |         41 |      80 |    0 |   158 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                  project_axi_smc_1_0_sc_node_v1_0_17_top__parameterized0 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                           project_axi_smc_1_0_sc_node_v1_0_17_mi_handler__parameterized0 |        117 |         37 |      80 |    0 |   153 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                           project_axi_smc_1_0_sc_node_v1_0_17_mi_handler__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                 project_axi_smc_1_0_sc_node_v1_0_17_fifo__parameterized0 |        117 |         37 |      80 |    0 |   151 |      0 |      0 |    0 |          0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |                                                       project_axi_smc_1_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |        117 |         37 |      80 |    0 |   151 |      0 |      0 |    0 |          0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                      |                                                       project_axi_smc_1_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |                                                                               project_axi_smc_1_0_sc_util_v1_0_4_counter |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |                                                                             project_axi_smc_1_0_sc_util_v1_0_4_counter_0 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |                                                                    project_axi_smc_1_0_xpm_memory_sdpram__parameterized0 |         80 |          0 |      80 |    0 |   129 |      0 |      0 |    0 |          0 |
|                       xpm_memory_base_inst                                                               |                                                                      project_axi_smc_1_0_xpm_memory_base__parameterized0 |         80 |          0 |      80 |    0 |   129 |      0 |      0 |    0 |          0 |
|                     gen_wr.inst_wr_addra_p1                                                              |                                                               project_axi_smc_1_0_sc_util_v1_0_4_counter__parameterized0 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                            |                                                           project_axi_smc_1_0_sc_node_v1_0_17_si_handler__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                 project_axi_smc_1_0_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|     axi_smc_2                                                                                            |                                                                                                      project_axi_smc_2_0 |        379 |        216 |     160 |    3 |   390 |      0 |      0 |    0 |          0 |
|       (axi_smc_2)                                                                                        |                                                                                                      project_axi_smc_2_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       inst                                                                                               |                                                                                              project_axi_smc_2_0_bd_bd0b |        379 |        216 |     160 |    3 |   390 |      0 |      0 |    0 |          0 |
|         clk_map                                                                                          |                                                                                  project_axi_smc_2_0_clk_map_imp_127NJ49 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|           psr_aclk                                                                                       |                                                                                   project_axi_smc_2_0_bd_bd0b_psr_aclk_0 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|             U0                                                                                           |                                                                                       project_axi_smc_2_0_proc_sys_reset |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|               (U0)                                                                                       |                                                                                       project_axi_smc_2_0_proc_sys_reset |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               EXT_LPF                                                                                    |                                                                                                  project_axi_smc_2_0_lpf |          3 |          2 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|                 (EXT_LPF)                                                                                |                                                                                                  project_axi_smc_2_0_lpf |          2 |          1 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |                                                                                             project_axi_smc_2_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               SEQ                                                                                        |                                                                                         project_axi_smc_2_0_sequence_psr |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 (SEQ)                                                                                    |                                                                                         project_axi_smc_2_0_sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 SEQ_COUNTER                                                                              |                                                                                              project_axi_smc_2_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|         m00_exit_pipeline                                                                                |                                                                         project_axi_smc_2_0_m00_exit_pipeline_imp_VDMVYQ |         23 |         23 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|           m00_exit                                                                                       |                                                                                       project_axi_smc_2_0_bd_bd0b_m00e_0 |         23 |         23 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                  project_axi_smc_2_0_sc_exit_v1_0_16_top |         23 |         23 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                  project_axi_smc_2_0_sc_exit_v1_0_16_top |          9 |          9 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               exit_inst                                                                                  |                                                                                 project_axi_smc_2_0_sc_exit_v1_0_16_exit |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                                |                                                     project_axi_smc_2_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_2_0_xpm_cdc_async_rst__1 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         m00_sc2axi                                                                                       |                                                                                     project_axi_smc_2_0_bd_bd0b_m00s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                           |                                                                                project_axi_smc_2_0_sc_sc2axi_v1_0_10_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s00_axi2sc                                                                                       |                                                                                     project_axi_smc_2_0_bd_bd0b_s00a2s_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                           |                                                                                project_axi_smc_2_0_sc_axi2sc_v1_0_10_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s00_entry_pipeline                                                                               |                                                                       project_axi_smc_2_0_s00_entry_pipeline_imp_1V7PTG1 |         67 |         65 |       0 |    2 |    45 |      0 |      0 |    0 |          0 |
|           s00_mmu                                                                                        |                                                                                     project_axi_smc_2_0_bd_bd0b_s00mmu_0 |         27 |         27 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                   project_axi_smc_2_0_sc_mmu_v1_0_14_top |         27 |         27 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                   project_axi_smc_2_0_sc_mmu_v1_0_14_top |         27 |         27 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_2_0_xpm_cdc_async_rst__2 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_si_converter                                                                               |                                                                                     project_axi_smc_2_0_bd_bd0b_s00sic_0 |         26 |         24 |       0 |    2 |    14 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                          project_axi_smc_2_0_sc_si_converter_v1_0_14_top |         26 |         24 |       0 |    2 |    14 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                          project_axi_smc_2_0_sc_si_converter_v1_0_14_top |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               gen_normal.splitter_inst                                                                   |                                                                     project_axi_smc_2_0_sc_si_converter_v1_0_14_splitter |         25 |         23 |       0 |    2 |    10 |      0 |      0 |    0 |          0 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo        |                                                     project_axi_smc_2_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 |         25 |         23 |       0 |    2 |    10 |      0 |      0 |    0 |          0 |
|                   (gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo)    |                                                     project_axi_smc_2_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 |         18 |         18 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                   gen_srls[0].srl_nx1                                                                    |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_srl_rtl_7 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[6].srl_nx1                                                                    |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_srl_rtl_8 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[7].srl_nx1                                                                    |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_srl_rtl_9 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_2_0_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_transaction_regulator                                                                      |                                                                                      project_axi_smc_2_0_bd_bd0b_s00tr_0 |         15 |         15 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                 project_axi_smc_2_0_sc_transaction_regulator_v1_0_11_top |         15 |         15 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                 project_axi_smc_2_0_sc_transaction_regulator_v1_0_11_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                               |                                                         project_axi_smc_2_0_sc_transaction_regulator_v1_0_11_singleorder |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 gen_id_fifo.singleorder_fifo                                                             |                                                     project_axi_smc_2_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_2_0_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         s00_nodes                                                                                        |                                                                                project_axi_smc_2_0_s00_nodes_imp_1S8P7BF |        279 |        119 |     160 |    0 |   310 |      0 |      0 |    0 |          0 |
|           s00_aw_node                                                                                    |                                                                                       project_axi_smc_2_0_bd_bd0b_sawn_0 |        113 |         41 |      72 |    0 |   108 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                  project_axi_smc_2_0_sc_node_v1_0_17_top |        113 |         41 |      72 |    0 |   108 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                  project_axi_smc_2_0_sc_node_v1_0_17_top |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                                           project_axi_smc_2_0_sc_node_v1_0_17_mi_handler |        110 |         38 |      72 |    0 |   103 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                                           project_axi_smc_2_0_sc_node_v1_0_17_mi_handler |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                                 project_axi_smc_2_0_sc_node_v1_0_17_fifo |        110 |         38 |      72 |    0 |   101 |      0 |      0 |    0 |          0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |                                                                       project_axi_smc_2_0_sc_util_v1_0_4_xpm_memory_fifo |        110 |         38 |      72 |    0 |   101 |      0 |      0 |    0 |          0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                      |                                                                       project_axi_smc_2_0_sc_util_v1_0_4_xpm_memory_fifo |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_counter_4 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_counter_5 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |                                                                                    project_axi_smc_2_0_xpm_memory_sdpram |         72 |          0 |      72 |    0 |    79 |      0 |      0 |    0 |          0 |
|                       xpm_memory_base_inst                                                               |                                                                                      project_axi_smc_2_0_xpm_memory_base |         72 |          0 |      72 |    0 |    79 |      0 |      0 |    0 |          0 |
|                     gen_wr.inst_wr_addra_p1                                                              |                                                             project_axi_smc_2_0_sc_util_v1_0_4_counter__parameterized0_6 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                            |                                                                           project_axi_smc_2_0_sc_node_v1_0_17_si_handler |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                 project_axi_smc_2_0_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_b_node                                                                                     |                                                                                        project_axi_smc_2_0_bd_bd0b_sbn_0 |         38 |         38 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                  project_axi_smc_2_0_sc_node_v1_0_17_top__parameterized0 |         38 |         38 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                  project_axi_smc_2_0_sc_node_v1_0_17_top__parameterized0 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                           project_axi_smc_2_0_sc_node_v1_0_17_mi_handler__parameterized0 |         34 |         34 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                           project_axi_smc_2_0_sc_node_v1_0_17_mi_handler__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                 project_axi_smc_2_0_sc_node_v1_0_17_fifo__parameterized0 |         34 |         34 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |                                                       project_axi_smc_2_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |         34 |         34 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                      |                                                       project_axi_smc_2_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_counter_1 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_counter_2 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_wr.inst_wr_addra_p1                                                              |                                                             project_axi_smc_2_0_sc_util_v1_0_4_counter__parameterized0_3 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                            |                                                           project_axi_smc_2_0_sc_node_v1_0_17_si_handler__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                 project_axi_smc_2_0_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_w_node                                                                                     |                                                                                        project_axi_smc_2_0_bd_bd0b_swn_0 |        128 |         40 |      88 |    0 |   174 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                  project_axi_smc_2_0_sc_node_v1_0_17_top__parameterized1 |        128 |         40 |      88 |    0 |   174 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                  project_axi_smc_2_0_sc_node_v1_0_17_top__parameterized1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                           project_axi_smc_2_0_sc_node_v1_0_17_mi_handler__parameterized1 |        125 |         37 |      88 |    0 |   169 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                           project_axi_smc_2_0_sc_node_v1_0_17_mi_handler__parameterized1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                 project_axi_smc_2_0_sc_node_v1_0_17_fifo__parameterized1 |        125 |         37 |      88 |    0 |   167 |      0 |      0 |    0 |          0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |                                                       project_axi_smc_2_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1 |        125 |         37 |      88 |    0 |   167 |      0 |      0 |    0 |          0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                      |                                                       project_axi_smc_2_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |                                                                               project_axi_smc_2_0_sc_util_v1_0_4_counter |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_counter_0 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |                                                                    project_axi_smc_2_0_xpm_memory_sdpram__parameterized1 |         88 |          0 |      88 |    0 |   145 |      0 |      0 |    0 |          0 |
|                       xpm_memory_base_inst                                                               |                                                                      project_axi_smc_2_0_xpm_memory_base__parameterized1 |         88 |          0 |      88 |    0 |   145 |      0 |      0 |    0 |          0 |
|                     gen_wr.inst_wr_addra_p1                                                              |                                                               project_axi_smc_2_0_sc_util_v1_0_4_counter__parameterized0 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                            |                                                           project_axi_smc_2_0_sc_node_v1_0_17_si_handler__parameterized1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                 project_axi_smc_2_0_xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|     rst_ps8_0_213M                                                                                       |                                                                                                 project_rst_ps8_0_213M_0 |         14 |         13 |       0 |    1 |    68 |      0 |      0 |    0 |          0 |
|       U0                                                                                                 |                                                                                  project_rst_ps8_0_213M_0_proc_sys_reset |         14 |         13 |       0 |    1 |    68 |      0 |      0 |    0 |          0 |
|         (U0)                                                                                             |                                                                                  project_rst_ps8_0_213M_0_proc_sys_reset |          0 |          0 |       0 |    0 |    36 |      0 |      0 |    0 |          0 |
|         EXT_LPF                                                                                          |                                                                                             project_rst_ps8_0_213M_0_lpf |          5 |          4 |       0 |    1 |    17 |      0 |      0 |    0 |          0 |
|           (EXT_LPF)                                                                                      |                                                                                             project_rst_ps8_0_213M_0_lpf |          2 |          1 |       0 |    1 |     9 |      0 |      0 |    0 |          0 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                      |                                                                                        project_rst_ps8_0_213M_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                      |                                                                                      project_rst_ps8_0_213M_0_cdc_sync_0 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         SEQ                                                                                              |                                                                                    project_rst_ps8_0_213M_0_sequence_psr |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           (SEQ)                                                                                          |                                                                                    project_rst_ps8_0_213M_0_sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           SEQ_COUNTER                                                                                    |                                                                                         project_rst_ps8_0_213M_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|     top_level_0_0                                                                                        |                                                                                                  project_top_level_0_0_0 |      43125 |      39400 |    2746 |  979 | 29816 |    165 |    260 |    8 |        262 |
|       (top_level_0_0)                                                                                    |                                                                                                  project_top_level_0_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       inst                                                                                               |                                                                                      project_top_level_0_0_0_top_level_0 |      43125 |      39400 |    2746 |  979 | 29816 |    165 |    260 |    8 |        262 |
|         (inst)                                                                                           |                                                                                      project_top_level_0_0_0_top_level_0 |          1 |          0 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|         ConcatStreams_Batch_32u_128u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_16_U0                         |              project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_32u_128u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_16_s |        238 |        238 |       0 |    0 |   192 |      0 |      0 |    0 |          1 |
|           (ConcatStreams_Batch_32u_128u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_16_U0)                     |              project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_32u_128u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_16_s |          9 |          9 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|           grp_ConcatStreams_Batch_32u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI_1_fu_42     |     project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_32u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI_1 |        129 |        129 |       0 |    0 |   121 |      0 |      0 |    0 |          1 |
|             (grp_ConcatStreams_Batch_32u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI_1_fu_42) |     project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_32u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI_1 |        101 |        101 |       0 |    0 |   119 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                                     |                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_sequential_init_458 |         20 |         20 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             mac_mulsub_26ns_16s_46ns_47_4_1_U396                                                         |                                                      project_top_level_0_0_0_top_level_0_mac_mulsub_26ns_16s_46ns_47_4_1 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               top_level_0_mac_mulsub_26ns_16s_46ns_47_4_1_DSP48_0_U                                      |                                              project_top_level_0_0_0_top_level_0_mac_mulsub_26ns_16s_46ns_47_4_1_DSP48_0 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           grp_ConcatStreams_Batch_32u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI_fu_50       |       project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_32u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI |        100 |        100 |       0 |    0 |    48 |      0 |      0 |    0 |          0 |
|             (grp_ConcatStreams_Batch_32u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI_fu_50)   |       project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_32u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI |         88 |         88 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                                     |                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_sequential_init_457 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_U0                         |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_s |        614 |        614 |       0 |    0 |   340 |      8 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_U0)                     |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_s |         40 |         40 |       0 |    0 |   335 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_453 |        570 |        570 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   |     project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_s_inputbkb |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_s_inputbkb_454 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_s_inputbkb_455 |          5 |          5 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_s_inputbkb_456 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_32u_16u_130u_128u_8u_1u_ap_resource_dflt_2_U0                       |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_8u_1u_ap_resource_dflt_2 |        681 |        681 |       0 |    0 |   337 |     16 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_3u_32u_16u_130u_128u_8u_1u_ap_resource_dflt_2_U0)                   |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_8u_1u_ap_resource_dflt_2 |        132 |        132 |       0 |    0 |   333 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_448 |        542 |        542 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_8u_1u_ap_resource_dflt_2_inputfYi_449 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_8u_1u_ap_resource_dflt_2_inputfYi_450 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_8u_1u_ap_resource_dflt_2_inputfYi_451 |          1 |          1 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_8u_1u_ap_resource_dflt_2_inputfYi_452 |          7 |          7 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_32u_16u_130u_128u_8u_1u_ap_resource_dflt_U0                         |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_8u_1u_ap_resource_dflt_s |        682 |        682 |       0 |    0 |   337 |     16 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_3u_32u_16u_130u_128u_8u_1u_ap_resource_dflt_U0)                     |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_8u_1u_ap_resource_dflt_s |        132 |        132 |       0 |    0 |   333 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_444 |        543 |        543 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   |     project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_8u_1u_ap_resource_dflt_2_inputfYi |          0 |          0 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_8u_1u_ap_resource_dflt_2_inputfYi_445 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_8u_1u_ap_resource_dflt_2_inputfYi_446 |          1 |          1 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_8u_1u_ap_resource_dflt_2_inputfYi_447 |          7 |          7 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_6_U0                         |                project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_6 |        617 |        617 |       0 |    0 |   337 |      8 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_6_U0)                     |                project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_6 |         98 |         98 |       0 |    0 |   332 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_439 |        520 |        520 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_6_inputBulbW_440 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_6_inputBulbW_441 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_6_inputBulbW_442 |          1 |          1 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_6_inputBulbW_443 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_U0                           |                project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_s |        618 |        618 |       0 |    0 |   337 |      8 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_U0)                       |                project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_s |         99 |         99 |       0 |    0 |   332 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_435 |        519 |        519 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   |     project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_6_inputBulbW |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_6_inputBulbW_436 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_6_inputBulbW_437 |          1 |          1 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_6_inputBulbW_438 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_64u_16u_130u_128u_8u_1u_ap_resource_dflt_U0                         |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_64u_16u_130u_128u_8u_1u_ap_resource_dflt_s |        683 |        683 |       0 |    0 |   340 |      0 |      0 |    8 |          0 |
|           (ConvolutionInputGenerator_3u_64u_16u_130u_128u_8u_1u_ap_resource_dflt_U0)                     |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_64u_16u_130u_128u_8u_1u_ap_resource_dflt_s |        133 |        133 |       0 |    0 |   335 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_431 |        542 |        542 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   |     project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_64u_16u_130u_128u_8u_1u_ap_resource_dflt_s_inputAem |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    2 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_64u_16u_130u_128u_8u_1u_ap_resource_dflt_s_inputAem_432 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    2 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_64u_16u_130u_128u_8u_1u_ap_resource_dflt_s_inputAem_433 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    2 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_64u_16u_130u_128u_8u_1u_ap_resource_dflt_s_inputAem_434 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |    2 |          0 |
|         ConvolutionInputGenerator_dws_2u_32u_16u_128u_64u_1u_2u_ap_resource_dflt_U0                      |           project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_dws_2u_32u_16u_128u_64u_1u_2u_ap_resource_dflt_s |        614 |        614 |       0 |    0 |   338 |      8 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_dws_2u_32u_16u_128u_64u_1u_2u_ap_resource_dflt_U0)                  |           project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_dws_2u_32u_16u_128u_64u_1u_2u_ap_resource_dflt_s |         32 |         32 |       0 |    0 |   333 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_429 |        580 |        580 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   |     project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_dws_2u_32u_16u_128u_64u_1u_2u_ap_resource_dflt_s_injbC |          2 |          2 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_dws_2u_32u_16u_128u_64u_1u_2u_ap_resource_dflt_s_injbC_430 |          2 |          2 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_kernel1_32u_16u_128u_1u_1u_U0                                          |                               project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_kernel1_32u_16u_128u_1u_1u_s |         28 |         28 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_kernel1_32u_16u_128u_1u_1u_U0)                                      |                               project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_kernel1_32u_16u_128u_1u_1u_s |          3 |          3 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_428 |         25 |         25 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         DeconvolutionInputGenerator_MMV_2u_32u_16u_64u_128u_2u_1u_U0                                     |                          project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_2u_32u_16u_64u_128u_2u_1u_s |        214 |        214 |       0 |    0 |   136 |      1 |      0 |    0 |          0 |
|           (DeconvolutionInputGenerator_MMV_2u_32u_16u_64u_128u_2u_1u_U0)                                 |                          project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_2u_32u_16u_64u_128u_2u_1u_s |          1 |          1 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|           grp_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1947_2_VITIS_LOOP_1948_3_fu_26         |         project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1947_2_VITIS_LOOP_1948_3 |         41 |         41 |       0 |    0 |    27 |      0 |      0 |    0 |          0 |
|             (grp_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1947_2_VITIS_LOOP_1948_3_fu_26)     |         project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1947_2_VITIS_LOOP_1948_3 |         17 |         17 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                                     |                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_sequential_init_427 |         25 |         25 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1961_4_fu_34                           |                           project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1961_4 |        172 |        172 |       0 |    0 |   102 |      0 |      0 |    0 |          0 |
|             (grp_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1961_4_fu_34)                       |                           project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1961_4 |          8 |          8 |       0 |    0 |   100 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                                     |                                               project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_sequential_init |        166 |        166 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |     project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_2u_32u_16u_64u_128u_2u_1u_s_inputBuf_RAM_AUTOtde |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|         DuplicateStreams_Batch_524288u_ap_int_16_16_U0                                                   |                                        project_top_level_0_0_0_top_level_0_DuplicateStreams_Batch_524288u_ap_int_16_16_s |         27 |         27 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|           (DuplicateStreams_Batch_524288u_ap_int_16_16_U0)                                               |                                        project_top_level_0_0_0_top_level_0_DuplicateStreams_Batch_524288u_ap_int_16_16_s |          2 |          2 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_426 |         25 |         25 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_1_U0                                                                |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_1 |        458 |        448 |      10 |    0 |   351 |      0 |      0 |    0 |          1 |
|           (Matrix_Vector_Activate_Batch_1_U0)                                                            |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_1 |        258 |        258 |       0 |    0 |   331 |      0 |      0 |    0 |          0 |
|           conv_layer_6_activations_m_bias_467_U                                                          |       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_1_conv_layer_6_activations_m_bias_467_ROM_AUTO_1R |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_423 |         86 |         86 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                                project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_1_inputBuf_RAM_AUTO_1R1W |         19 |          9 |      10 |    0 |    16 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_16s_34s_34_4_1_U700                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_424 |         95 |         95 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_425 |         95 |         95 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|         Matrix_Vector_Activate_Batch_2_U0                                                                |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2 |       4659 |       4511 |     148 |    0 |  3025 |      0 |     64 |    0 |         64 |
|           (Matrix_Vector_Activate_Batch_2_U0)                                                            |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2 |       3385 |       3385 |       0 |    0 |  2873 |      0 |     56 |    0 |          2 |
|           conv_layer_1_activations_m_bias_0_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_conv_layer_1_activations_m_bias_0_ROM_AUTO_1R |         17 |         17 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|           conv_layer_1_activations_m_bias_1_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_conv_layer_1_activations_m_bias_1_ROM_AUTO_1R |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           conv_layer_1_activations_m_bias_2_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_conv_layer_1_activations_m_bias_2_ROM_AUTO_1R |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           conv_layer_1_activations_m_bias_3_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_conv_layer_1_activations_m_bias_3_ROM_AUTO_1R |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           conv_layer_1_activations_m_bias_5_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_conv_layer_1_activations_m_bias_5_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           conv_layer_1_activations_m_bias_6_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_conv_layer_1_activations_m_bias_6_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           conv_layer_1_activations_m_bias_7_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_conv_layer_1_activations_m_bias_7_ROM_AUTO_1R |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_322 |        104 |        104 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_inputBuf_RAM_AUTO_1R1W_323 |        213 |         65 |     148 |    0 |   128 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_15s_31s_32_4_1_U144                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_324 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_422 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_31s_32_4_1_U146                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_325 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_421 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_31s_32_4_1_U155                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_326 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_420 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_31s_32_4_1_U172                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_327 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_419 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_32s_33_4_1_U156                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_328 |         31 |         31 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_418 |         31 |         31 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_32s_33_4_1_U160                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_329 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_417 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_34s_34_4_1_U173                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_34s_34_4_1 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_34s_34_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_34s_34_4_1_DSP48_0 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_32s_33_4_1_U141                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_330 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_416 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_32s_33_4_1_U149                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_331 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_415 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_32s_33_4_1_U166                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_332 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_414 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_33s_34_4_1_U150                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_33s_34_4_1_333 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_33s_34_4_1_DSP48_0_413 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_34s_34_4_1_U167                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_334 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_412 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_32_4_1_U164                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_32_4_1_335 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|             top_level_0_mac_muladd_16s_16ns_32s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_32_4_1_DSP48_0_411 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mac_muladd_16s_16ns_32s_33_4_1_U142                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_336 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_410 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U143                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_337 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_409 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U145                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_338 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_408 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U147                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_339 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_407 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U148                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_340 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_406 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U151                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_341 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_405 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U153                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_342 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_404 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U157                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_343 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_403 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U159                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_344 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_402 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U161                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_345 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_401 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U162                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_346 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_400 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U168                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_347 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_399 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U170                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_348 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_398 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U174                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_349 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_397 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U177                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_350 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_396 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U179                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_351 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_395 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_33_4_1_U154                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_33_4_1_352 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_33_4_1_DSP48_0_394 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_33_4_1_U158                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_33_4_1_353 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_33_4_1_DSP48_0_393 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_33_4_1_U165                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_33_4_1_354 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_33_4_1_DSP48_0_392 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U152                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_355 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_391 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U163                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_356 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_390 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U169                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_357 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_389 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U171                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_358 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_388 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U175                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_359 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_387 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U176                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_360 |         84 |         84 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_386 |         84 |         84 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U178                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_361 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_385 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U180                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_362 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_384 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U120                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1_363 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U124                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1_364 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U137                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1_365 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_16s_32_1_1_U117                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_16s_32_1_1_366 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_16s_32_1_1_U127                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_16s_32_1_1_367 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_16s_32_1_1_U134                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_16s_32_1_1_368 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U118                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_369 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U119                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_370 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U122                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_371 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U125                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_372 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U126                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_373 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U128                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_374 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U129                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_375 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U130                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_376 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U131                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_377 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U132                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_378 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U135                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_379 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U136                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_380 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U138                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_381 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U139                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_382 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U140                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_383 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           p_ZL20conv_layer_1_weights_0_7_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_1_weights_0_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_1_weights_1_7_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_1_weights_1_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_1_weights_2_7_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_1_weights_2_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_1_weights_3_7_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_1_weights_3_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_1_weights_4_7_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_1_weights_4_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_1_weights_5_7_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_1_weights_5_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_1_weights_6_7_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_1_weights_6_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_1_weights_7_7_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_1_weights_7_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_3_U0                                                                |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3 |       5461 |       5313 |     148 |    0 |  3050 |      0 |     64 |    0 |         64 |
|           (Matrix_Vector_Activate_Batch_3_U0)                                                            |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3 |       4458 |       4458 |       0 |    0 |  2899 |      0 |     56 |    0 |          1 |
|           conv_layer_5_activations_m_bias_0_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_conv_layer_5_activations_m_bias_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           conv_layer_5_activations_m_bias_1_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_conv_layer_5_activations_m_bias_1_ROM_AUTO_1R |          6 |          6 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           conv_layer_5_activations_m_bias_2_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_conv_layer_5_activations_m_bias_2_ROM_AUTO_1R |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           conv_layer_5_activations_m_bias_4_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_conv_layer_5_activations_m_bias_4_ROM_AUTO_1R |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           conv_layer_5_activations_m_bias_5_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_conv_layer_5_activations_m_bias_5_ROM_AUTO_1R |          6 |          6 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|           conv_layer_5_activations_m_bias_6_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_conv_layer_5_activations_m_bias_6_ROM_AUTO_1R |          9 |          9 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|           conv_layer_5_activations_m_bias_7_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_conv_layer_5_activations_m_bias_7_ROM_AUTO_1R |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_221 |         95 |         95 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                                project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_inputBuf_RAM_AUTO_1R1W |        214 |         66 |     148 |    0 |   128 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_15s_31s_32_4_1_U585                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_222 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_321 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_31s_32_4_1_U587                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_223 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_320 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_32s_32_4_1_U597                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_32_4_1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|             top_level_0_mac_muladd_16ns_15s_32s_32_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_32_4_1_DSP48_0 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mac_muladd_16ns_15s_32s_33_4_1_U598                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_224 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_319 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_32s_33_4_1_U581                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_225 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_318 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_32s_33_4_1_U589                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_226 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_317 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_32s_33_4_1_U606                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_227 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_316 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_33s_34_4_1_U590                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_33s_34_4_1_228 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_33s_34_4_1_DSP48_0_315 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_34s_34_4_1_U607                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_229 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_314 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U582                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_230 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_313 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U583                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_231 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_312 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U584                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_232 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_311 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U586                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_233 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_310 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U588                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_234 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_309 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U591                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_235 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_308 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U593                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_236 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_307 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U595                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_237 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_306 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U599                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_238 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_305 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U601                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_239 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_304 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U602                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_240 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_303 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U603                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_241 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_302 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U604                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_242 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_301 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U608                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_243 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_300 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U610                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_244 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_299 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U612                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_245 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_298 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U615                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_246 |         80 |         80 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_297 |         80 |         80 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U616                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_247 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_296 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U619                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_248 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_295 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_33_4_1_U594                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_33_4_1_249 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_33_4_1_DSP48_0_294 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U592                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_250 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_293 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U596                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_251 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_292 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U600                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_252 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_291 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U605                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_253 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_290 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U609                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_254 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_289 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U611                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_255 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_288 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U613                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_256 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_287 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U614                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_257 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_286 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U617                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_258 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_285 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U618                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_259 |         84 |         84 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_284 |         84 |         84 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U620                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_260 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_283 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U561                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1_261 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U564                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1_262 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_16s_32_1_1_U557                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_16s_32_1_1_263 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_16s_32_1_1_U566                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_16s_32_1_1_264 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_16s_32_1_1_U574                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_16s_32_1_1_265 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U558                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_266 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U559                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_267 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U560                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_268 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U562                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_269 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U565                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_270 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U567                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_271 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U568                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_272 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U569                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_273 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U571                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_274 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U572                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_275 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U573                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_276 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U575                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_277 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U576                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_278 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U577                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_279 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U578                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_280 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U579                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_281 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U580                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_282 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           p_ZL20conv_layer_5_weights_0_7_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_p_ZL20conv_layer_5_weights_0_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_5_weights_1_7_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_p_ZL20conv_layer_5_weights_1_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_5_weights_2_7_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_p_ZL20conv_layer_5_weights_2_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_5_weights_3_7_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_p_ZL20conv_layer_5_weights_3_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_5_weights_4_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_p_ZL20conv_layer_5_weights_4_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_5_weights_5_7_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_p_ZL20conv_layer_5_weights_5_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_5_weights_6_5_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_p_ZL20conv_layer_5_weights_6_5_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_5_weights_7_7_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_p_ZL20conv_layer_5_weights_7_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_4_U0                                                                |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4 |       2395 |       2247 |     148 |    0 |  1456 |      0 |     16 |    0 |         16 |
|           (Matrix_Vector_Activate_Batch_4_U0)                                                            |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4 |       1698 |       1698 |       0 |    0 |  1299 |      0 |     12 |    0 |          0 |
|           conv_layer_2_activations_m_bias_0_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_conv_layer_2_activations_m_bias_0_ROM_AUTO_1R |         13 |         13 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|           conv_layer_2_activations_m_bias_1_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_conv_layer_2_activations_m_bias_1_ROM_AUTO_1R |         15 |         15 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|           conv_layer_2_activations_m_bias_2_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_conv_layer_2_activations_m_bias_2_ROM_AUTO_1R |         16 |         16 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|           conv_layer_2_activations_m_bias_3_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_conv_layer_2_activations_m_bias_3_ROM_AUTO_1R |         16 |         16 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_191 |         93 |         93 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_inputBuf_RAM_AUTO_1R1W_192 |        213 |         65 |     148 |    0 |    64 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_16s_32s_33_4_1_U293                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_193 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_220 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_33s_34_4_1_U298                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_33s_34_4_1_194 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_33s_34_4_1_DSP48_0_219 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_34s_34_4_1_U297                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_195 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_218 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U294                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_196 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_217 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U295                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_197 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_216 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U296                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_198 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_215 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U300                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_199 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_214 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U302                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_200 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_213 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U304                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_201 |         84 |         84 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_212 |         84 |         84 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U299                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_202 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_211 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U301                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_203 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_210 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U303                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_204 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_209 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_16s_32_1_1_U289                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_16s_32_1_1_205 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U290                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_206 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U291                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_207 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U292                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_208 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           p_ZL20conv_layer_2_weights_0_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_p_ZL20conv_layer_2_weights_0_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_2_weights_1_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_p_ZL20conv_layer_2_weights_1_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_2_weights_2_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_p_ZL20conv_layer_2_weights_2_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_2_weights_3_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_p_ZL20conv_layer_2_weights_3_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_5_U0                                                                |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5 |       1972 |       1824 |     148 |    0 |  1452 |      0 |     16 |    0 |         16 |
|           (Matrix_Vector_Activate_Batch_5_U0)                                                            |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5 |       1271 |       1271 |       0 |    0 |  1291 |      0 |     12 |    0 |          0 |
|           conv_layer_3_activations_m_bias_0_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5_conv_layer_3_activations_m_bias_0_ROM_AUTO_1R |         14 |         14 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|           conv_layer_3_activations_m_bias_1_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5_conv_layer_3_activations_m_bias_1_ROM_AUTO_1R |         15 |         15 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|           conv_layer_3_activations_m_bias_2_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5_conv_layer_3_activations_m_bias_2_ROM_AUTO_1R |         18 |         18 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|           conv_layer_3_activations_m_bias_3_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5_conv_layer_3_activations_m_bias_3_ROM_AUTO_1R |         10 |         10 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_162 |        102 |        102 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                                project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_inputBuf_RAM_AUTO_1R1W |        213 |         65 |     148 |    0 |    64 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_16s_32s_33_4_1_U337                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_163 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_190 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_33s_34_4_1_U342                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_33s_34_4_1_164 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_33s_34_4_1_DSP48_0_189 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_34s_34_4_1_U341                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_165 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_188 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U338                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_166 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_187 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U339                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_167 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_186 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U340                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_168 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_185 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U344                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_169 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_184 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U346                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_170 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_183 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U348                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_171 |         84 |         84 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_182 |         84 |         84 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U343                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_172 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_181 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U345                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_173 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_180 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U347                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_174 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_179 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_16s_32_1_1_U333                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_16s_32_1_1_175 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U334                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_176 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U335                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_177 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U336                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_178 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           p_ZL20conv_layer_3_weights_0_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5_p_ZL20conv_layer_3_weights_0_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_3_weights_1_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5_p_ZL20conv_layer_3_weights_1_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_3_weights_2_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5_p_ZL20conv_layer_3_weights_2_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_3_weights_3_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5_p_ZL20conv_layer_3_weights_3_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_6_U0                                                                |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6 |       9807 |       9727 |      80 |    0 |  5201 |      0 |     32 |    0 |         32 |
|           (Matrix_Vector_Activate_Batch_6_U0)                                                            |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6 |       9016 |       9016 |       0 |    0 |  5163 |      0 |      0 |    0 |         28 |
|           conv_layer_0_activations_m_bias_13_U                                                           |        project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_conv_layer_0_activations_m_bias_13_ROM_AUTO_1R |        217 |        217 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           conv_layer_0_activations_m_bias_3_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_conv_layer_0_activations_m_bias_3_ROM_AUTO_1R |        210 |        210 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_161 |         99 |         99 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                                project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_inputBuf_RAM_AUTO_1R1W |         97 |         17 |      80 |    0 |    32 |      0 |      0 |    0 |          0 |
|           mac_muladd_17s_14s_31s_31_4_1_U46                                                              |                                                        project_top_level_0_0_0_top_level_0_mac_muladd_17s_14s_31s_31_4_1 |         87 |         87 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|             top_level_0_mac_muladd_17s_14s_31s_31_4_1_DSP48_0_U                                          |                                                project_top_level_0_0_0_top_level_0_mac_muladd_17s_14s_31s_31_4_1_DSP48_0 |         87 |         87 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mac_muladd_17s_16s_33s_33_4_1_U45                                                              |                                                        project_top_level_0_0_0_top_level_0_mac_muladd_17s_16s_33s_33_4_1 |         85 |         85 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|             top_level_0_mac_muladd_17s_16s_33s_33_4_1_DSP48_0_U                                          |                                                project_top_level_0_0_0_top_level_0_mac_muladd_17s_16s_33s_33_4_1_DSP48_0 |         85 |         85 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           p_ZL20conv_layer_0_weights_0_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_0_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_0_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_0_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_10_0_U                                                              |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_10_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_10_1_U                                                              |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_10_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_11_0_U                                                              |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_11_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_11_1_U                                                              |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_11_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_12_0_U                                                              |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_12_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_12_1_U                                                              |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_12_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_13_0_U                                                              |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_13_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_13_1_U                                                              |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_13_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_14_0_U                                                              |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_14_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_14_1_U                                                              |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_14_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_15_0_U                                                              |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_15_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_15_1_U                                                              |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_15_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_1_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_1_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_1_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_1_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_2_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_2_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_2_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_2_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_3_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_3_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_3_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_3_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_4_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_4_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_4_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_4_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_5_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_5_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_5_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_5_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_6_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_6_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_6_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_6_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_7_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_7_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_7_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_7_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_8_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_8_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_8_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_8_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_9_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_9_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_9_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_9_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_Transpose_U0                                                        |                                               project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose |       1397 |       1377 |      20 |    0 |   882 |      0 |      4 |    0 |          4 |
|           (Matrix_Vector_Activate_Batch_Transpose_U0)                                                    |                                               project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose |       1051 |       1051 |       0 |    0 |   786 |      0 |      0 |    0 |          0 |
|           convtranspose_0_activations_m_bias_0_U                                                         |     project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose_convtranspose_0_activations_m_bias_0_Ryd2 |         17 |         17 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|           convtranspose_0_activations_m_bias_1_U                                                         |     project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose_convtranspose_0_activations_m_bias_1_Rzec |         18 |         18 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_154 |        138 |        138 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                        project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose_inputBuf_RAM_AUTO_1R1W |         37 |         17 |      20 |    0 |    32 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_16s_32s_33_4_1_U383                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_155 |         69 |         69 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_160 |         69 |         69 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U384                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_156 |         70 |         70 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_159 |         70 |         70 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_16s_32_1_1_U381                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_16s_32_1_1_157 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U382                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_158 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           p_ZL23convtranspose_0_weights_0_0_U                                                            |     project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose_p_ZL23convtranspose_0_weights_0_0_ROM_udo |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL23convtranspose_0_weights_0_1_U                                                            |     project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose_p_ZL23convtranspose_0_weights_0_1_ROM_vdy |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL23convtranspose_0_weights_1_0_U                                                            |     project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose_p_ZL23convtranspose_0_weights_1_0_ROM_wdI |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL23convtranspose_0_weights_1_1_U                                                            |     project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose_p_ZL23convtranspose_0_weights_1_1_ROM_xdS |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_U0                                                                  |                                                         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch |       4646 |       4350 |     296 |    0 |  3029 |      0 |     64 |    0 |         64 |
|           (Matrix_Vector_Activate_Batch_U0)                                                              |                                                         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch |       3443 |       3443 |       0 |    0 |  2877 |      0 |     56 |    0 |          0 |
|           conv_layer_4_activations_m_bias_0_U                                                            |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_conv_layer_4_activations_m_bias_0_ROM_AUTO_1R |         11 |         11 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           conv_layer_4_activations_m_bias_1_U                                                            |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_conv_layer_4_activations_m_bias_1_ROM_AUTO_1R |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           conv_layer_4_activations_m_bias_2_U                                                            |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_conv_layer_4_activations_m_bias_2_ROM_AUTO_1R |          5 |          5 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|           conv_layer_4_activations_m_bias_4_U                                                            |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_conv_layer_4_activations_m_bias_4_ROM_AUTO_1R |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           conv_layer_4_activations_m_bias_5_U                                                            |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_conv_layer_4_activations_m_bias_5_ROM_AUTO_1R |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           conv_layer_4_activations_m_bias_7_U                                                            |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_conv_layer_4_activations_m_bias_7_ROM_AUTO_1R |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                      project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_73 |         96 |         96 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                                  project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_inputBuf_RAM_AUTO_1R1W |        426 |        130 |     296 |    0 |   128 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_15s_31s_32_4_1_U439                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_153 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_31s_32_4_1_U441                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_74 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_152 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_31s_32_4_1_U442                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_75 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_151 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_31s_32_4_1_U443                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_76 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_150 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_31s_32_4_1_U450                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_77 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_149 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_31s_32_4_1_U456                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_78 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_148 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_31s_32_4_1_U458                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_79 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_147 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_31s_32_4_1_U465                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_80 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_146 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_31s_32_4_1_U471                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_81 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_145 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_31s_32_4_1_U473                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_82 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_32s_33_4_1_U449                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_144 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_32s_33_4_1_U454                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_83 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_143 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_32s_33_4_1_U455                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_84 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_142 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_32s_33_4_1_U457                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_85 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_32s_33_4_1_U437                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_141 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_32s_33_4_1_U445                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_86 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_140 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_32s_33_4_1_U461                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_87 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_33s_34_4_1_U446                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_33s_34_4_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_33s_34_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_33s_34_4_1_DSP48_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_34s_34_4_1_U462                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1 |         80 |         80 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0 |         80 |         80 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_32_4_1_U453                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_32_4_1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|             top_level_0_mac_muladd_16s_16ns_32s_32_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_32_4_1_DSP48_0 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mac_muladd_16s_16ns_32s_33_4_1_U438                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_139 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U440                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_88 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_138 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U444                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_89 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_137 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U447                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_90 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_136 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U451                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_91 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_135 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U459                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_92 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_134 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U463                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_93 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_133 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U467                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_94 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_132 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U470                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_95 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_131 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U475                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_96 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_33_4_1_U448                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_33_4_1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_33_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_33_4_1_DSP48_0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U452                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_130 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U460                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_97 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U464                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1 |         79 |         79 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_129 |         79 |         79 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U466                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_98 |         79 |         79 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_128 |         79 |         79 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U468                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_99 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_127 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U469                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_100 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_126 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U472                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_101 |         80 |         80 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_125 |         80 |         80 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U474                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_102 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_124 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U476                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_103 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U415                                                                       |                                                                  project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U417                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1_104 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U418                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1_105 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U419                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1_106 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U423                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1_107 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U426                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1_108 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U427                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1_109 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U431                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1_110 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U434                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1_111 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U435                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1_112 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_16s_32_1_1_U413                                                                       |                                                                  project_top_level_0_0_0_top_level_0_mul_16ns_16s_32_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_16s_32_1_1_U421                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_16s_32_1_1_113 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_16s_32_1_1_U429                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_16s_32_1_1_114 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U414                                                                       |                                                                  project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U416                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_115 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U420                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_116 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U422                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_117 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U424                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_118 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U428                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_119 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U430                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_120 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U432                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_121 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U433                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_122 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U436                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_123 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           p_ZL20conv_layer_4_weights_0_7_U                                                               |              project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_p_ZL20conv_layer_4_weights_0_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_4_weights_1_7_U                                                               |              project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_p_ZL20conv_layer_4_weights_1_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_4_weights_2_7_U                                                               |              project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_p_ZL20conv_layer_4_weights_2_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_4_weights_3_7_U                                                               |              project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_p_ZL20conv_layer_4_weights_3_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_4_weights_4_7_U                                                               |              project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_p_ZL20conv_layer_4_weights_4_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_4_weights_5_7_U                                                               |              project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_p_ZL20conv_layer_4_weights_5_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_4_weights_6_7_U                                                               |              project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_p_ZL20conv_layer_4_weights_6_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_4_weights_7_7_U                                                               |              project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_p_ZL20conv_layer_4_weights_7_7_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         Mem2Stream_Batch_36864u_128_U0                                                                   |                                                        project_top_level_0_0_0_top_level_0_Mem2Stream_Batch_36864u_128_s |         49 |         49 |       0 |    0 |   156 |      0 |      0 |    0 |          0 |
|           (Mem2Stream_Batch_36864u_128_U0)                                                               |                                                        project_top_level_0_0_0_top_level_0_Mem2Stream_Batch_36864u_128_s |         23 |         23 |       0 |    0 |   155 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_72 |         28 |         28 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         Pool_batch_32u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_U0                              |                   project_top_level_0_0_0_top_level_0_Pool_batch_32u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_s |        106 |        106 |       0 |    0 |    72 |      0 |      0 |    0 |          0 |
|           (Pool_batch_32u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_U0)                          |                   project_top_level_0_0_0_top_level_0_Pool_batch_32u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_s |         10 |         10 |       0 |    0 |    71 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_71 |         96 |         96 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_2u_128u_3u_1u_18u_ap_int_16_2u_U0                                               |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_2u_128u_3u_1u_18u_ap_int_16_2u_s |         76 |         76 |       0 |    0 |    92 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_2u_128u_3u_1u_18u_ap_int_16_2u_U0)                                           |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_2u_128u_3u_1u_18u_ap_int_16_2u_s |         23 |         23 |       0 |    0 |    91 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_70 |         53 |         53 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_4u_64u_3u_1u_32u_ap_int_16_2u_5_U0                                              |                                     project_top_level_0_0_0_top_level_0_SameResize_Batch_4u_64u_3u_1u_32u_ap_int_16_2u_5 |         77 |         77 |       0 |    0 |   119 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_4u_64u_3u_1u_32u_ap_int_16_2u_5_U0)                                          |                                     project_top_level_0_0_0_top_level_0_SameResize_Batch_4u_64u_3u_1u_32u_ap_int_16_2u_5 |         11 |         11 |       0 |    0 |   118 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_69 |         66 |         66 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_4u_64u_3u_1u_32u_ap_int_16_2u_U0                                                |                                     project_top_level_0_0_0_top_level_0_SameResize_Batch_4u_64u_3u_1u_32u_ap_int_16_2u_s |         76 |         76 |       0 |    0 |   119 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_4u_64u_3u_1u_32u_ap_int_16_2u_U0)                                            |                                     project_top_level_0_0_0_top_level_0_SameResize_Batch_4u_64u_3u_1u_32u_ap_int_16_2u_s |         11 |         11 |       0 |    0 |   118 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_68 |         66 |         66 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_8u_128u_3u_1u_32u_ap_int_16_2u_1_U0                                             |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_8u_128u_3u_1u_32u_ap_int_16_2u_1 |         78 |         78 |       0 |    0 |   185 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_8u_128u_3u_1u_32u_ap_int_16_2u_1_U0)                                         |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_8u_128u_3u_1u_32u_ap_int_16_2u_1 |         26 |         26 |       0 |    0 |   184 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_67 |         52 |         52 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_8u_128u_3u_1u_32u_ap_int_16_2u_U0                                               |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_8u_128u_3u_1u_32u_ap_int_16_2u_s |         77 |         77 |       0 |    0 |   185 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_8u_128u_3u_1u_32u_ap_int_16_2u_U0)                                           |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_8u_128u_3u_1u_32u_ap_int_16_2u_s |         25 |         25 |       0 |    0 |   184 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_66 |         52 |         52 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_8u_128u_3u_1u_64u_ap_int_16_2u_U0                                               |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_8u_128u_3u_1u_64u_ap_int_16_2u_s |         80 |         80 |       0 |    0 |   188 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_8u_128u_3u_1u_64u_ap_int_16_2u_U0)                                           |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_8u_128u_3u_1u_64u_ap_int_16_2u_s |         23 |         23 |       0 |    0 |   187 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_65 |         58 |         58 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         Stream2Mem_Batch_4096u_128_U0                                                                    |                                                         project_top_level_0_0_0_top_level_0_Stream2Mem_Batch_4096u_128_s |         47 |         47 |       0 |    0 |   228 |      0 |      0 |    0 |          0 |
|           (Stream2Mem_Batch_4096u_128_U0)                                                                |                                                         project_top_level_0_0_0_top_level_0_Stream2Mem_Batch_4096u_128_s |         29 |         29 |       0 |    0 |   227 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_64 |         19 |         19 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_128u_16u_65536u_4_U0                                           |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_128u_16u_65536u_4 |        134 |        134 |       0 |    0 |   305 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_128u_16u_65536u_4_U0)                                       |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_128u_16u_65536u_4 |         96 |         96 |       0 |    0 |   303 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                      project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_63 |         38 |         38 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_128u_16u_65536u_U0                                             |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_128u_16u_65536u_s |        136 |        136 |       0 |    0 |   305 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_128u_16u_65536u_U0)                                         |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_128u_16u_65536u_s |         98 |         98 |       0 |    0 |   303 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                      project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_62 |         38 |         38 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_128u_32u_36864u_U0                                             |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_128u_32u_36864u_s |        131 |        131 |       0 |    0 |   288 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_128u_32u_36864u_U0)                                         |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_128u_32u_36864u_s |         95 |         95 |       0 |    0 |   286 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                      project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_61 |         36 |         36 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_16u_128u_1048576u_U0                                           |                                project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_128u_1048576u_s |        105 |        105 |       0 |    0 |   297 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_16u_128u_1048576u_U0)                                       |                                project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_128u_1048576u_s |          5 |          5 |       0 |    0 |   296 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_60 |        101 |        101 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_16u_128u_32768u_U0                                             |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_128u_32768u_s |         98 |         98 |       0 |    0 |   291 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_16u_128u_32768u_U0)                                         |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_128u_32768u_s |          7 |          7 |       0 |    0 |   290 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_59 |         92 |         92 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_16u_64u_131072u_U0                                             |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_64u_131072u_s |        105 |        105 |       0 |    0 |   166 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_16u_64u_131072u_U0)                                         |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_64u_131072u_s |          7 |          7 |       0 |    0 |   165 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                               project_top_level_0_0_0_top_level_0_flow_control_loop_pipe |         98 |         98 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_256u_128u_32768u_U0                                            |                                 project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_256u_128u_32768u_s |        195 |        195 |       0 |    0 |   447 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_256u_128u_32768u_U0)                                        |                                 project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_256u_128u_32768u_s |        162 |        162 |       0 |    0 |   445 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                      project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_58 |         33 |         33 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_32u_16u_262144u_U0                                             |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_32u_16u_262144u_s |         78 |         78 |       0 |    0 |   112 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_32u_16u_262144u_U0)                                         |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_32u_16u_262144u_s |         46 |         46 |       0 |    0 |   110 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                      project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_57 |         33 |         33 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_64u_32u_32768u_U0                                              |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_64u_32u_32768u_s |         93 |         93 |       0 |    0 |   158 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_64u_32u_32768u_U0)                                          |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_64u_32u_32768u_s |         65 |         65 |       0 |    0 |   156 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                         project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe |         29 |         29 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         calc_in_U                                                                                        |                                                                        project_top_level_0_0_0_top_level_0_fifo_w32_d8_S |         27 |         11 |       0 |   16 |     9 |      0 |      0 |    0 |          0 |
|           (calc_in_U)                                                                                    |                                                                        project_top_level_0_0_0_top_level_0_fifo_w32_d8_S |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_ShiftReg_56 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |          0 |
|         concat_0_sdwc_5_stream_U                                                                         |                                                                       project_top_level_0_0_0_top_level_0_fifo_w16_d64_S |         51 |         19 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (concat_0_sdwc_5_stream_U)                                                                     |                                                                       project_top_level_0_0_0_top_level_0_fifo_w16_d64_S |         19 |         19 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_55 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                                                  |                                                                        project_top_level_0_0_0_top_level_0_control_s_axi |        157 |        157 |       0 |    0 |   181 |      0 |      0 |    0 |          0 |
|         convInp_1_U                                                                                      |                                                                       project_top_level_0_0_0_top_level_0_fifo_w128_d8_S |         74 |         10 |       0 |   64 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_1_U)                                                                                  |                                                                       project_top_level_0_0_0_top_level_0_fifo_w128_d8_S |         10 |         10 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w128_d8_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w128_d8_S_ShiftReg_54 |         65 |          1 |       0 |   64 |     0 |      0 |      0 |    0 |          0 |
|         convInp_2_U                                                                                      |                                                                     project_top_level_0_0_0_top_level_0_fifo_w128_d8_S_0 |         74 |         10 |       0 |   64 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_2_U)                                                                                  |                                                                     project_top_level_0_0_0_top_level_0_fifo_w128_d8_S_0 |         10 |         10 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w128_d8_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w128_d8_S_ShiftReg_53 |         65 |          1 |       0 |   64 |     0 |      0 |      0 |    0 |          0 |
|         convInp_3_U                                                                                      |                                                                        project_top_level_0_0_0_top_level_0_fifo_w64_d8_S |         40 |          8 |       0 |   32 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_3_U)                                                                                  |                                                                        project_top_level_0_0_0_top_level_0_fifo_w64_d8_S |          8 |          8 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_ShiftReg_52 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         convInp_4_U                                                                                      |                                                                      project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_1 |         39 |          7 |       0 |   32 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_4_U)                                                                                  |                                                                      project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_1 |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_ShiftReg_51 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         convInp_5_U                                                                                      |                                                                     project_top_level_0_0_0_top_level_0_fifo_w128_d8_S_2 |         76 |         12 |       0 |   64 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_5_U)                                                                                  |                                                                     project_top_level_0_0_0_top_level_0_fifo_w128_d8_S_2 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w128_d8_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w128_d8_S_ShiftReg_50 |         65 |          1 |       0 |   64 |     0 |      0 |      0 |    0 |          0 |
|         convInp_6_U                                                                                      |                                                                      project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_3 |         25 |          9 |       0 |   16 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_6_U)                                                                                  |                                                                      project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_3 |          9 |          9 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_ShiftReg_49 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |          0 |
|         convInp_U                                                                                        |                                                                        project_top_level_0_0_0_top_level_0_fifo_w16_d8_S |         17 |          9 |       0 |    8 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_U)                                                                                    |                                                                        project_top_level_0_0_0_top_level_0_fifo_w16_d8_S |          9 |          9 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_ShiftReg_48 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|         conv_layer_0_input_mem_m_axi_U                                                                   |                                                         project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi |        546 |        512 |       0 |   34 |   984 |      2 |      0 |    0 |          0 |
|           bus_read                                                                                       |                                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_read |        454 |        454 |       0 |    0 |   786 |      0 |      0 |    0 |          0 |
|             fifo_burst                                                                                   |                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_fifo__parameterized1 |         16 |         16 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|               (fifo_burst)                                                                               |                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_fifo__parameterized1 |         15 |         15 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                                                 |                                     project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_srl__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|             fifo_rctl                                                                                    |                                 project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_fifo__parameterized1_47 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|             rreq_burst_conv                                                                              |                                         project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_burst_converter |        294 |        294 |       0 |    0 |   502 |      0 |      0 |    0 |          0 |
|               (rreq_burst_conv)                                                                          |                                         project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_burst_converter |        159 |        159 |       0 |    0 |   321 |      0 |      0 |    0 |          0 |
|               rs_req                                                                                     |                                               project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_reg_slice |        135 |        135 |       0 |    0 |   181 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                                                     |                               project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_reg_slice__parameterized0 |        135 |        135 |       0 |    0 |   263 |      0 |      0 |    0 |          0 |
|           load_unit_0                                                                                    |                                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_load |         93 |         59 |       0 |   34 |   198 |      2 |      0 |    0 |          0 |
|             (load_unit_0)                                                                                |                                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_load |          1 |          1 |       0 |    0 |    90 |      0 |      0 |    0 |          0 |
|             buff_rdata                                                                                   |                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_fifo__parameterized0 |         42 |         42 |       0 |    0 |    36 |      2 |      0 |    0 |          0 |
|               (buff_rdata)                                                                               |                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_fifo__parameterized0 |         27 |         27 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|               U_fifo_mem                                                                                 |                                                     project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_mem |         15 |         15 |       0 |    0 |     8 |      2 |      0 |    0 |          0 |
|             fifo_rreq                                                                                    |                                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_fifo |         51 |         17 |       0 |   34 |    72 |      0 |      0 |    0 |          0 |
|               (fifo_rreq)                                                                                |                                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_fifo |         12 |         12 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                                                 |                                                     project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_srl |         39 |          5 |       0 |   34 |    62 |      0 |      0 |    0 |          0 |
|         conv_layer_0_input_stream_U                                                                      |                                                                       project_top_level_0_0_0_top_level_0_fifo_w32_d64_A |         92 |         52 |      40 |    0 |    61 |      0 |      0 |    0 |          0 |
|           (conv_layer_0_input_stream_U)                                                                  |                                                                       project_top_level_0_0_0_top_level_0_fifo_w32_d64_A |         35 |         35 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_ram_46 |         58 |         18 |      40 |    0 |    32 |      0 |      0 |    0 |          0 |
|         conv_layer_0_m2s_U                                                                               |                                                                      project_top_level_0_0_0_top_level_0_fifo_w128_d64_A |        179 |         31 |     148 |    0 |   157 |      0 |      0 |    0 |          0 |
|           (conv_layer_0_m2s_U)                                                                           |                                                                      project_top_level_0_0_0_top_level_0_fifo_w128_d64_A |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w128_d64_A_ram                                                              |                                                               project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_ram_45 |        149 |          1 |     148 |    0 |   128 |      0 |      0 |    0 |          0 |
|         conv_layer_0_sdwc_0_stream_U                                                                     |                                                                      project_top_level_0_0_0_top_level_0_fifo_w256_d64_A |        326 |         30 |     296 |    0 |   285 |      0 |      0 |    0 |          0 |
|           (conv_layer_0_sdwc_0_stream_U)                                                                 |                                                                      project_top_level_0_0_0_top_level_0_fifo_w256_d64_A |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w256_d64_A_ram                                                              |                                                                  project_top_level_0_0_0_top_level_0_fifo_w256_d64_A_ram |        296 |          0 |     296 |    0 |   256 |      0 |      0 |    0 |          0 |
|         conv_layer_1_sdwc_1_stream_U                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_4 |        178 |         30 |     148 |    0 |   157 |      0 |      0 |    0 |          0 |
|           (conv_layer_1_sdwc_1_stream_U)                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_4 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w128_d64_A_ram                                                              |                                                               project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_ram_44 |        148 |          0 |     148 |    0 |   128 |      0 |      0 |    0 |          0 |
|         conv_layer_2_conv_layer_3_stream_U                                                               |                                                                       project_top_level_0_0_0_top_level_0_fifo_w64_d64_A |        137 |         63 |      74 |    0 |    93 |      0 |      0 |    0 |          0 |
|           (conv_layer_2_conv_layer_3_stream_U)                                                           |                                                                       project_top_level_0_0_0_top_level_0_fifo_w64_d64_A |         31 |         31 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_ram_43 |        106 |         32 |      74 |    0 |    64 |      0 |      0 |    0 |          0 |
|         conv_layer_3_sdwc_3_stream_U                                                                     |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_5 |        104 |         30 |      74 |    0 |    93 |      0 |      0 |    0 |          0 |
|           (conv_layer_3_sdwc_3_stream_U)                                                                 |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_5 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_ram_42 |         74 |          0 |      74 |    0 |    64 |      0 |      0 |    0 |          0 |
|         conv_layer_4_conv_layer_5_stream_U                                                               |                                                                    project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_6 |        243 |         95 |     148 |    0 |   157 |      0 |      0 |    0 |          0 |
|           (conv_layer_4_conv_layer_5_stream_U)                                                           |                                                                    project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_6 |         31 |         31 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w128_d64_A_ram                                                              |                                                               project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_ram_41 |        212 |         64 |     148 |    0 |   128 |      0 |      0 |    0 |          0 |
|         conv_layer_5_sdwc_6_stream_U                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_7 |        178 |         30 |     148 |    0 |   157 |      0 |      0 |    0 |          0 |
|           (conv_layer_5_sdwc_6_stream_U)                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_7 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w128_d64_A_ram                                                              |                                                               project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_ram_40 |        148 |          0 |     148 |    0 |   128 |      0 |      0 |    0 |          0 |
|         conv_layer_6_output_mem_m_axi_U                                                                  |                                                        project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi |        622 |        478 |       0 |  144 |  1030 |      2 |      0 |    0 |          0 |
|           bus_write                                                                                      |                                                  project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_write |        540 |        430 |       0 |  110 |   859 |      0 |      0 |    0 |          0 |
|             (bus_write)                                                                                  |                                                  project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_write |          6 |          6 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|             fifo_burst                                                                                   |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized3 |         24 |         20 |       0 |    4 |    16 |      0 |      0 |    0 |          0 |
|               (fifo_burst)                                                                               |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized3 |         11 |         11 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                                                 |                                    project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_srl__parameterized2 |         13 |          9 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|             fifo_resp                                                                                    |                                project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized1_38 |         17 |         16 |       0 |    1 |    13 |      0 |      0 |    0 |          0 |
|               (fifo_resp)                                                                                |                                project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized1_38 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                                                 |                                 project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_srl__parameterized0_39 |          4 |          3 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|             rs_resp                                                                                      |                              project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_reg_slice__parameterized1 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             wreq_burst_conv                                                                              |                                        project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_burst_converter |        270 |        270 |       0 |    0 |   443 |      0 |      0 |    0 |          0 |
|               (wreq_burst_conv)                                                                          |                                        project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_burst_converter |        161 |        161 |       0 |    0 |   314 |      0 |      0 |    0 |          0 |
|               rs_req                                                                                     |                                              project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_reg_slice |        109 |        109 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|             wreq_throttle                                                                                |                                               project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_throttle |        219 |        114 |       0 |  105 |   372 |      0 |      0 |    0 |          0 |
|               (wreq_throttle)                                                                            |                                               project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_throttle |          1 |          1 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               data_fifo                                                                                  |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized5 |        100 |         27 |       0 |   73 |   157 |      0 |      0 |    0 |          0 |
|                 (data_fifo)                                                                              |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized5 |         17 |         17 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                 U_fifo_srl                                                                               |                                    project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_srl__parameterized4 |         83 |         10 |       0 |   73 |   145 |      0 |      0 |    0 |          0 |
|               req_fifo                                                                                   |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized4 |         48 |         16 |       0 |   32 |    76 |      0 |      0 |    0 |          0 |
|                 (req_fifo)                                                                               |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized4 |         15 |         15 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                 U_fifo_srl                                                                               |                                    project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_srl__parameterized3 |         34 |          2 |       0 |   32 |    64 |      0 |      0 |    0 |          0 |
|               rs_req                                                                                     |                              project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_reg_slice__parameterized0 |         71 |         71 |       0 |    0 |   133 |      0 |      0 |    0 |          0 |
|           store_unit_0                                                                                   |                                                  project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_store |         82 |         48 |       0 |   34 |   171 |      2 |      0 |    0 |          0 |
|             (store_unit_0)                                                                               |                                                  project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_store |          1 |          1 |       0 |    0 |    63 |      0 |      0 |    0 |          0 |
|             buff_wdata                                                                                   |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized0 |         11 |         11 |       0 |    0 |    20 |      2 |      0 |    0 |          0 |
|               (buff_wdata)                                                                               |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized0 |          8 |          8 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|               U_fifo_mem                                                                                 |                                                    project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_mem |          3 |          3 |       0 |    0 |     4 |      2 |      0 |    0 |          0 |
|             fifo_wreq                                                                                    |                                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo |         46 |         13 |       0 |   33 |    69 |      0 |      0 |    0 |          0 |
|               (fifo_wreq)                                                                                |                                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo |         10 |         10 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                                                 |                                                    project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_srl |         36 |          3 |       0 |   33 |    61 |      0 |      0 |    0 |          0 |
|             fifo_wrsp                                                                                    |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized1 |         19 |         18 |       0 |    1 |    13 |      0 |      0 |    0 |          0 |
|               (fifo_wrsp)                                                                                |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized1 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                                                 |                                    project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_srl__parameterized0 |         14 |         13 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|             user_resp                                                                                    |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized2 |          7 |          7 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|         conv_layer_6_output_mem_offset_c_U                                                               |                                                                       project_top_level_0_0_0_top_level_0_fifo_w64_d38_A |        107 |         33 |      74 |    0 |    89 |      0 |      0 |    0 |          0 |
|           (conv_layer_6_output_mem_offset_c_U)                                                           |                                                                       project_top_level_0_0_0_top_level_0_fifo_w64_d38_A |         32 |         32 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d38_A_ram                                                               |                                                                   project_top_level_0_0_0_top_level_0_fifo_w64_d38_A_ram |         77 |          3 |      74 |    0 |    60 |      0 |      0 |    0 |          0 |
|         conv_layer_6_output_stream_U                                                                     |                                                                     project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_8 |         55 |         23 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (conv_layer_6_output_stream_U)                                                                 |                                                                     project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_8 |         23 |         23 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_37 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         conv_layer_6_s2m_U                                                                               |                                                                    project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_9 |        183 |         35 |     148 |    0 |   157 |      0 |      0 |    0 |          0 |
|           (conv_layer_6_s2m_U)                                                                           |                                                                    project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_9 |         34 |         34 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w128_d64_A_ram                                                              |                                                               project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_ram_36 |        149 |          1 |     148 |    0 |   128 |      0 |      0 |    0 |          0 |
|         convtranspose_0_sdwc_4_stream_U                                                                  |                                                                    project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_10 |         74 |         34 |      40 |    0 |    61 |      0 |      0 |    0 |          0 |
|           (convtranspose_0_sdwc_4_stream_U)                                                              |                                                                    project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_10 |         34 |         34 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_ram_35 |         41 |          1 |      40 |    0 |    32 |      0 |      0 |    0 |          0 |
|         entry_proc_U0                                                                                    |                                                                           project_top_level_0_0_0_top_level_0_entry_proc |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         input_generator_out_U                                                                            |                                                                     project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_11 |         17 |          9 |       0 |    8 |     9 |      0 |      0 |    0 |          0 |
|           (input_generator_out_U)                                                                        |                                                                     project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_11 |          9 |          9 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d8_S_ShiftReg                                                           |                                                               project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_ShiftReg |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|         maxpool_0_sdwc_2_stream_U                                                                        |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_12 |         50 |         18 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (maxpool_0_sdwc_2_stream_U)                                                                    |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_12 |         18 |         18 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_34 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_1_U                                                                                   |                                                                    project_top_level_0_0_0_top_level_0_fifo_w128_d8_S_13 |         75 |         11 |       0 |   64 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_1_U)                                                                               |                                                                    project_top_level_0_0_0_top_level_0_fifo_w128_d8_S_13 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w128_d8_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w128_d8_S_ShiftReg_33 |         64 |          0 |       0 |   64 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_2_U                                                                                   |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_14 |         42 |         10 |       0 |   32 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_2_U)                                                                               |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_14 |         10 |         10 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_ShiftReg_32 |         33 |          1 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_3_U                                                                                   |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_15 |         42 |         10 |       0 |   32 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_3_U)                                                                               |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_15 |         10 |         10 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d8_S_ShiftReg                                                           |                                                               project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_ShiftReg |         33 |          1 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_4_U                                                                                   |                                                                    project_top_level_0_0_0_top_level_0_fifo_w128_d8_S_16 |         75 |         11 |       0 |   64 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_4_U)                                                                               |                                                                    project_top_level_0_0_0_top_level_0_fifo_w128_d8_S_16 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w128_d8_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w128_d8_S_ShiftReg_31 |         64 |          0 |       0 |   64 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_5_U                                                                                   |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_17 |         23 |          7 |       0 |   16 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_5_U)                                                                               |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_17 |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d8_S_ShiftReg                                                           |                                                               project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_ShiftReg |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_U                                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w128_d8_S_18 |         75 |         11 |       0 |   64 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_U)                                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w128_d8_S_18 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w128_d8_S_ShiftReg                                                          |                                                              project_top_level_0_0_0_top_level_0_fifo_w128_d8_S_ShiftReg |         64 |          0 |       0 |   64 |     0 |      0 |      0 |    0 |          0 |
|         sdwc_0_conv_layer_1_stream_U                                                                     |                                                                   project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_19 |        244 |         96 |     148 |    0 |   157 |      0 |      0 |    0 |          0 |
|           (sdwc_0_conv_layer_1_stream_U)                                                                 |                                                                   project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_19 |         31 |         31 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w128_d64_A_ram                                                              |                                                               project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_ram_30 |        213 |         65 |     148 |    0 |   128 |      0 |      0 |    0 |          0 |
|         sdwc_1_split_0_stream_U                                                                          |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_20 |         58 |         26 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (sdwc_1_split_0_stream_U)                                                                      |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_20 |         25 |         25 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_29 |         33 |          1 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         sdwc_2_conv_layer_2_stream_U                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_21 |        137 |         63 |      74 |    0 |    93 |      0 |      0 |    0 |          0 |
|           (sdwc_2_conv_layer_2_stream_U)                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_21 |         31 |         31 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d64_A_ram                                                               |                                                                   project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_ram |        106 |         32 |      74 |    0 |    64 |      0 |      0 |    0 |          0 |
|         sdwc_3_convtranspose_0_stream_U                                                                  |                                                                    project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_22 |         75 |         35 |      40 |    0 |    61 |      0 |      0 |    0 |          0 |
|           (sdwc_3_convtranspose_0_stream_U)                                                              |                                                                    project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_22 |         35 |         35 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d64_A_ram                                                               |                                                                   project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_ram |         41 |          1 |      40 |    0 |    32 |      0 |      0 |    0 |          0 |
|         sdwc_4_concat_0_stream_U                                                                         |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_23 |         49 |         17 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (sdwc_4_concat_0_stream_U)                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_23 |         17 |         17 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_28 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         sdwc_5_conv_layer_4_stream_U                                                                     |                                                                   project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_24 |        243 |         95 |     148 |    0 |   157 |      0 |      0 |    0 |          0 |
|           (sdwc_5_conv_layer_4_stream_U)                                                                 |                                                                   project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_24 |         31 |         31 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w128_d64_A_ram                                                              |                                                                  project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_ram |        212 |         64 |     148 |    0 |   128 |      0 |      0 |    0 |          0 |
|         sdwc_6_conv_layer_6_stream_U                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_25 |         57 |         25 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (sdwc_6_conv_layer_6_stream_U)                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_25 |         25 |         25 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_27 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         split_0_concat_0_stream_U                                                                        |                                                                   project_top_level_0_0_0_top_level_0_fifo_w16_d173079_A |        485 |        485 |       0 |    0 |   396 |     96 |      0 |    0 |          0 |
|           (split_0_concat_0_stream_U)                                                                    |                                                                   project_top_level_0_0_0_top_level_0_fifo_w16_d173079_A |        372 |        372 |       0 |    0 |   393 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d173079_A_ram                                                           |                                                               project_top_level_0_0_0_top_level_0_fifo_w16_d173079_A_ram |        113 |        113 |       0 |    0 |     3 |     96 |      0 |    0 |          0 |
|         split_0_maxpool_0_stream_U                                                                       |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_26 |         50 |         18 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (split_0_maxpool_0_stream_U)                                                                   |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_26 |         18 |         18 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                              project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         start_for_ConcatStreams_Batch_32u_128u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_Lf8_U               |     project_top_level_0_0_0_top_level_0_start_for_ConcatStreams_Batch_32u_128u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_Lf8 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dfIfE_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dfIfE |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_32u_16u_130u_128u_8u_1u_ap_resource_dfJfO_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_32u_16u_130u_128u_8u_1u_ap_resource_dfJfO |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_32u_16u_130u_128u_8u_1u_ap_resource_dfPgM_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_32u_16u_130u_128u_8u_1u_ap_resource_dfPgM |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dfltMgi_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dfltMgi |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dfltNgs_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dfltNgs |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_64u_16u_130u_128u_8u_1u_ap_resource_dfOgC_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_64u_16u_130u_128u_8u_1u_ap_resource_dfOgC |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_dws_2u_32u_16u_128u_64u_1u_2u_ap_resourceKfY_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_dws_2u_32u_16u_128u_64u_1u_2u_ap_resourceKfY |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_kernel1_32u_16u_128u_1u_1u_U0_U                              |                    project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_kernel1_32u_16u_128u_1u_1u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_DeconvolutionInputGenerator_MMV_2u_32u_16u_64u_128u_2u_1u_U0_U                         |               project_top_level_0_0_0_top_level_0_start_for_DeconvolutionInputGenerator_MMV_2u_32u_16u_64u_128u_2u_1u_U0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_DuplicateStreams_Batch_524288u_ap_int_16_16_U0_U                                       |                             project_top_level_0_0_0_top_level_0_start_for_DuplicateStreams_Batch_524288u_ap_int_16_16_U0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_1_U0_U                                                    |                                          project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_1_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_2_U0_U                                                    |                                          project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_2_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_3_U0_U                                                    |                                          project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_3_U0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_4_U0_U                                                    |                                          project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_4_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_5_U0_U                                                    |                                          project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_5_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_6_U0_U                                                    |                                          project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_6_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_Transpose_U0_U                                            |                                  project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_Transpose_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_U0_U                                                      |                                            project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_U0 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Pool_batch_32u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_U0_U                  |        project_top_level_0_0_0_top_level_0_start_for_Pool_batch_32u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_2u_128u_3u_1u_18u_ap_int_16_2u_U0_U                                   |                         project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_2u_128u_3u_1u_18u_ap_int_16_2u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_4u_64u_3u_1u_32u_ap_int_16_2u_5_U0_U                                  |                        project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_4u_64u_3u_1u_32u_ap_int_16_2u_5_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_4u_64u_3u_1u_32u_ap_int_16_2u_U0_U                                    |                          project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_4u_64u_3u_1u_32u_ap_int_16_2u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_8u_128u_3u_1u_32u_ap_int_16_2u_1_U0_U                                 |                       project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_8u_128u_3u_1u_32u_ap_int_16_2u_1_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_8u_128u_3u_1u_32u_ap_int_16_2u_U0_U                                   |                         project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_8u_128u_3u_1u_32u_ap_int_16_2u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_8u_128u_3u_1u_64u_ap_int_16_2u_U0_U                                   |                         project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_8u_128u_3u_1u_64u_ap_int_16_2u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Stream2Mem_Batch_4096u_128_U0_U                                                        |                                              project_top_level_0_0_0_top_level_0_start_for_Stream2Mem_Batch_4096u_128_U0 |         19 |         19 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_128u_16u_65536u_4_U0_U                               |                     project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_128u_16u_65536u_4_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_128u_16u_65536u_U0_U                                 |                       project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_128u_16u_65536u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_128u_32u_36864u_U0_U                                 |                       project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_128u_32u_36864u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_16u_128u_1048576u_U0_U                               |                     project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_16u_128u_1048576u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_16u_128u_32768u_U0_U                                 |                       project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_16u_128u_32768u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_16u_64u_131072u_U0_U                                 |                       project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_16u_64u_131072u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_256u_128u_32768u_U0_U                                |                      project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_256u_128u_32768u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_32u_16u_262144u_U0_U                                 |                       project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_32u_16u_262144u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_64u_32u_32768u_U0_U                                  |                        project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_64u_32u_32768u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|     zynq_ultra_ps_e_0                                                                                    |                                                                                              project_zynq_ultra_ps_e_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       inst                                                                                               |                                                       project_zynq_ultra_ps_e_0_0_zynq_ultra_ps_e_v3_5_6_zynq_ultra_ps_e |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


