Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: file E:/2025_ViT_Based_FPGA/source_code/Attention/generate/OUT_data_module_binary.txt could not be opened
WARNING: File descriptor (0) passed to $ferror in file E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sim_1/new/top_tb.v at line 101 is not valid.
WARNING: file E:/2025_ViT_Based_FPGA/source_code/Attention/generate/OUT_data_module_float.txt could not be opened
WARNING: File descriptor (0) passed to $ferror in file E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sim_1/new/top_tb.v at line 103 is not valid.
clock period           1
out binary:
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
out:
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
clock period           2
out binary:
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
out:
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
clock period           3
out binary:
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
[00000000000000000, 00000000000000000, 00000000000000000, 00000000000000000, ]
out:
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
[0.00000000, 0.00000000, 0.00000000, 0.00000000, ]
clock period           4
out binary:
[00001001110000111, 00000010111110011, 00000110000110000, 00001000000001011, ]
[00100011001101100, 00001011101010110, 00010010011100000, 00100001100111010, ]
[00001110001001110, 00000100111001100, 00000111011010100, 00001110011011001, ]
[00001110000011001, 00000101001110010, 00000111011100011, 00001101001010110, ]
[00001100010111001, 00000101001010010, 00000110011010101, 00001101000111011, ]
[00001100101100011, 00000101000011111, 00000110101000100, 00001100010001010, ]
[00001001000100010, 00000010011010000, 00000111101000101, 00000110010101010, ]
[00011010010101011, 00001010101010000, 00001100111100101, 00011001011001001, ]
out:
[19.52734375, 5.94921875, 12.18750000, 16.04296875, ]
[70.42187500, 23.33593750, 36.87500000, 67.22656250, ]
[28.30468750, 9.79687500, 14.82812500, 28.84765625, ]
[28.09765625, 10.44531250, 14.88671875, 26.33593750, ]
[24.72265625, 10.32031250, 12.83203125, 26.23046875, ]
[25.38671875, 10.12109375, 13.26562500, 24.53906250, ]
[18.13281250, 4.81250000, 15.26953125, 12.66406250, ]
[52.66796875, 21.31250000, 25.89453125, 50.78515625, ]
$finish called at time : 50 ns : File "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sim_1/new/top_tb.v" Line 151
