[09:14:13.007] <TB2>     INFO: *** Welcome to pxar ***
[09:14:13.007] <TB2>     INFO: *** Today: 2016/09/29
[09:14:13.013] <TB2>     INFO: *** Version: 47bc-dirty
[09:14:13.014] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C15.dat
[09:14:13.014] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:14:13.014] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//defaultMaskFile.dat
[09:14:13.014] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters_C15.dat
[09:14:13.091] <TB2>     INFO:         clk: 4
[09:14:13.091] <TB2>     INFO:         ctr: 4
[09:14:13.091] <TB2>     INFO:         sda: 19
[09:14:13.091] <TB2>     INFO:         tin: 9
[09:14:13.091] <TB2>     INFO:         level: 15
[09:14:13.091] <TB2>     INFO:         triggerdelay: 0
[09:14:13.091] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[09:14:13.091] <TB2>     INFO: Log level: DEBUG
[09:14:13.099] <TB2>     INFO: Found DTB DTB_WWXLHF
[09:14:13.106] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[09:14:13.109] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[09:14:13.111] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[09:14:14.674] <TB2>     INFO: DUT info: 
[09:14:14.674] <TB2>     INFO: The DUT currently contains the following objects:
[09:14:14.674] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[09:14:14.674] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[09:14:14.674] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[09:14:14.674] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[09:14:14.674] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:14.674] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:14.674] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:14.675] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:14.675] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:14.675] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:14.675] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:14.675] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:14.675] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:14.675] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:14.675] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:14.675] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:14.675] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:14.675] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:14.675] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:14.675] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:14.675] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[09:14:14.676] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[09:14:14.677] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[09:14:14.678] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[09:14:14.680] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31281152
[09:14:14.680] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xe390a0
[09:14:14.680] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xdac770
[09:14:14.680] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7efc5dd94010
[09:14:14.680] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7efc63fff510
[09:14:14.680] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31346688 fPxarMemory = 0x7efc5dd94010
[09:14:14.681] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 365mA
[09:14:14.683] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 461.4mA
[09:14:14.683] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.9 C
[09:14:14.683] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[09:14:15.083] <TB2>     INFO: enter 'restricted' command line mode
[09:14:15.083] <TB2>     INFO: enter test to run
[09:14:15.083] <TB2>     INFO:   test: FPIXTest no parameter change
[09:14:15.083] <TB2>     INFO:   running: fpixtest
[09:14:15.083] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[09:14:15.087] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[09:14:15.088] <TB2>     INFO: ######################################################################
[09:14:15.088] <TB2>     INFO: PixTestFPIXTest::doTest()
[09:14:15.088] <TB2>     INFO: ######################################################################
[09:14:15.091] <TB2>     INFO: ######################################################################
[09:14:15.091] <TB2>     INFO: PixTestPretest::doTest()
[09:14:15.091] <TB2>     INFO: ######################################################################
[09:14:15.094] <TB2>     INFO:    ----------------------------------------------------------------------
[09:14:15.094] <TB2>     INFO:    PixTestPretest::programROC() 
[09:14:15.094] <TB2>     INFO:    ----------------------------------------------------------------------
[09:14:33.111] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[09:14:33.111] <TB2>     INFO: IA differences per ROC:  20.1 20.9 16.1 20.1 19.3 19.3 19.3 16.9 18.5 16.1 17.7 16.9 16.1 17.7 17.7 16.9
[09:14:33.176] <TB2>     INFO:    ----------------------------------------------------------------------
[09:14:33.176] <TB2>     INFO:    PixTestPretest::checkIdig() 
[09:14:33.176] <TB2>     INFO:    ----------------------------------------------------------------------
[09:14:34.430] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[09:14:34.931] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[09:14:35.433] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[09:14:35.934] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[09:14:36.436] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[09:14:36.938] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[09:14:37.439] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[09:14:37.941] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[09:14:38.443] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[09:14:38.944] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[09:14:39.446] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[09:14:39.947] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[09:14:40.449] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[09:14:40.951] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[09:14:41.452] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[09:14:41.954] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[09:14:42.207] <TB2>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 1.6 1.6 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 2.4 
[09:14:42.208] <TB2>     INFO: Test took 9034 ms.
[09:14:42.208] <TB2>     INFO: PixTestPretest::checkIdig() done.
[09:14:42.235] <TB2>     INFO:    ----------------------------------------------------------------------
[09:14:42.236] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[09:14:42.236] <TB2>     INFO:    ----------------------------------------------------------------------
[09:14:42.338] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.0312 mA
[09:14:42.439] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 25.3687 mA
[09:14:42.540] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  71 Ia 23.7688 mA
[09:14:42.641] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  72 Ia 23.7688 mA
[09:14:42.742] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  73 Ia 23.7688 mA
[09:14:42.843] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  74 Ia 23.7688 mA
[09:14:42.943] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  75 Ia 24.5687 mA
[09:14:43.044] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  73 Ia 23.7688 mA
[09:14:43.145] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  74 Ia 23.7688 mA
[09:14:43.245] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  75 Ia 24.5687 mA
[09:14:43.346] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  73 Ia 23.7688 mA
[09:14:43.447] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  74 Ia 23.7688 mA
[09:14:43.547] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  75 Ia 24.5687 mA
[09:14:43.649] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 25.3687 mA
[09:14:43.749] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  71 Ia 24.5687 mA
[09:14:43.851] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  69 Ia 23.7688 mA
[09:14:43.952] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  70 Ia 23.7688 mA
[09:14:44.054] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  71 Ia 23.7688 mA
[09:14:44.154] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  72 Ia 23.7688 mA
[09:14:44.254] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  73 Ia 23.7688 mA
[09:14:44.355] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  74 Ia 24.5687 mA
[09:14:44.456] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  72 Ia 23.7688 mA
[09:14:44.556] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  73 Ia 24.5687 mA
[09:14:44.657] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  71 Ia 24.5687 mA
[09:14:44.758] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  69 Ia 22.9688 mA
[09:14:44.859] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 21.3688 mA
[09:14:44.960] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  94 Ia 24.5687 mA
[09:14:45.061] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  92 Ia 24.5687 mA
[09:14:45.161] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  90 Ia 22.9688 mA
[09:14:45.262] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  96 Ia 25.3687 mA
[09:14:45.362] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  89 Ia 23.7688 mA
[09:14:45.463] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  90 Ia 23.7688 mA
[09:14:45.563] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  91 Ia 24.5687 mA
[09:14:45.664] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  89 Ia 23.7688 mA
[09:14:45.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  90 Ia 23.7688 mA
[09:14:45.866] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  91 Ia 24.5687 mA
[09:14:45.967] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  89 Ia 23.7688 mA
[09:14:46.068] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.5687 mA
[09:14:46.169] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  76 Ia 23.7688 mA
[09:14:46.270] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  77 Ia 24.5687 mA
[09:14:46.371] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  75 Ia 23.7688 mA
[09:14:46.472] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  76 Ia 24.5687 mA
[09:14:46.574] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  74 Ia 23.7688 mA
[09:14:46.675] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  75 Ia 23.7688 mA
[09:14:46.776] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  76 Ia 24.5687 mA
[09:14:46.877] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  74 Ia 23.7688 mA
[09:14:46.977] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  75 Ia 24.5687 mA
[09:14:47.078] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  73 Ia 22.9688 mA
[09:14:47.179] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  79 Ia 24.5687 mA
[09:14:47.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.7688 mA
[09:14:47.381] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  79 Ia 24.5687 mA
[09:14:47.482] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  77 Ia 23.7688 mA
[09:14:47.583] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  78 Ia 23.7688 mA
[09:14:47.683] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  79 Ia 24.5687 mA
[09:14:47.784] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  77 Ia 23.7688 mA
[09:14:47.885] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  78 Ia 24.5687 mA
[09:14:47.986] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  76 Ia 23.7688 mA
[09:14:48.086] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  77 Ia 23.7688 mA
[09:14:48.187] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  78 Ia 23.7688 mA
[09:14:48.288] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  79 Ia 24.5687 mA
[09:14:48.389] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  77 Ia 23.7688 mA
[09:14:48.490] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.7688 mA
[09:14:48.591] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  79 Ia 23.7688 mA
[09:14:48.692] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  80 Ia 24.5687 mA
[09:14:48.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  78 Ia 23.7688 mA
[09:14:48.893] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  79 Ia 24.5687 mA
[09:14:48.994] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  77 Ia 22.9688 mA
[09:14:49.095] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  83 Ia 25.3687 mA
[09:14:49.195] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  76 Ia 23.7688 mA
[09:14:49.296] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  77 Ia 23.7688 mA
[09:14:49.397] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  78 Ia 23.7688 mA
[09:14:49.498] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  79 Ia 24.5687 mA
[09:14:49.599] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  77 Ia 23.7688 mA
[09:14:49.700] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.7688 mA
[09:14:49.801] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  79 Ia 23.7688 mA
[09:14:49.902] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  80 Ia 24.5687 mA
[09:14:49.003] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  78 Ia 23.7688 mA
[09:14:50.103] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  79 Ia 24.5687 mA
[09:14:50.204] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  77 Ia 22.9688 mA
[09:14:50.304] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  83 Ia 25.3687 mA
[09:14:50.405] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  76 Ia 22.9688 mA
[09:14:50.505] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  82 Ia 24.5687 mA
[09:14:50.606] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  80 Ia 24.5687 mA
[09:14:50.707] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  78 Ia 23.7688 mA
[09:14:50.808] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  79 Ia 23.7688 mA
[09:14:50.909] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 21.3688 mA
[09:14:51.010] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  94 Ia 24.5687 mA
[09:14:51.110] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  92 Ia 24.5687 mA
[09:14:51.211] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  90 Ia 24.5687 mA
[09:14:51.312] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  88 Ia 23.7688 mA
[09:14:51.413] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  89 Ia 23.7688 mA
[09:14:51.514] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  90 Ia 24.5687 mA
[09:14:51.614] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  88 Ia 23.7688 mA
[09:14:51.715] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  89 Ia 24.5687 mA
[09:14:51.816] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  87 Ia 23.7688 mA
[09:14:51.917] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  88 Ia 23.7688 mA
[09:14:52.018] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  89 Ia 24.5687 mA
[09:14:52.122] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.7688 mA
[09:14:52.224] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  79 Ia 23.7688 mA
[09:14:52.324] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  80 Ia 24.5687 mA
[09:14:52.425] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  78 Ia 23.7688 mA
[09:14:52.525] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  79 Ia 23.7688 mA
[09:14:52.626] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  80 Ia 24.5687 mA
[09:14:52.727] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  78 Ia 22.9688 mA
[09:14:52.828] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  84 Ia 24.5687 mA
[09:14:52.928] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  82 Ia 24.5687 mA
[09:14:53.029] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  80 Ia 24.5687 mA
[09:14:53.130] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  78 Ia 23.7688 mA
[09:14:53.231] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  79 Ia 23.7688 mA
[09:14:53.332] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 20.5687 mA
[09:14:53.433] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  99 Ia 25.3687 mA
[09:14:53.533] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  92 Ia 23.7688 mA
[09:14:53.638] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  93 Ia 23.7688 mA
[09:14:53.738] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  94 Ia 24.5687 mA
[09:14:53.839] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  92 Ia 23.7688 mA
[09:14:53.941] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  93 Ia 23.7688 mA
[09:14:54.041] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  94 Ia 24.5687 mA
[09:14:54.143] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  92 Ia 23.7688 mA
[09:14:54.243] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  93 Ia 23.7688 mA
[09:14:54.344] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  94 Ia 24.5687 mA
[09:14:54.445] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  92 Ia 23.7688 mA
[09:14:54.546] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.1688 mA
[09:14:54.647] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  89 Ia 24.5687 mA
[09:14:54.748] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  87 Ia 24.5687 mA
[09:14:54.849] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  85 Ia 24.5687 mA
[09:14:54.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  83 Ia 23.7688 mA
[09:14:55.050] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  84 Ia 24.5687 mA
[09:14:55.151] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  82 Ia 24.5687 mA
[09:14:55.251] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  80 Ia 23.7688 mA
[09:14:55.352] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  81 Ia 23.7688 mA
[09:14:55.453] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  82 Ia 23.7688 mA
[09:14:55.553] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  83 Ia 24.5687 mA
[09:14:55.654] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  81 Ia 23.7688 mA
[09:14:55.755] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 21.3688 mA
[09:14:55.856] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  94 Ia 24.5687 mA
[09:14:55.956] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  92 Ia 24.5687 mA
[09:14:56.057] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  90 Ia 23.7688 mA
[09:14:56.158] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  91 Ia 24.5687 mA
[09:14:56.258] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  89 Ia 23.7688 mA
[09:14:56.359] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  90 Ia 24.5687 mA
[09:14:56.460] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  88 Ia 23.7688 mA
[09:14:56.561] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  89 Ia 23.7688 mA
[09:14:56.662] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  90 Ia 23.7688 mA
[09:14:56.762] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  91 Ia 24.5687 mA
[09:14:56.863] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  89 Ia 23.7688 mA
[09:14:56.964] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 21.3688 mA
[09:14:57.065] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  94 Ia 24.5687 mA
[09:14:57.166] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  92 Ia 23.7688 mA
[09:14:57.267] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  93 Ia 24.5687 mA
[09:14:57.368] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  91 Ia 23.7688 mA
[09:14:57.469] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  92 Ia 23.7688 mA
[09:14:57.570] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  93 Ia 24.5687 mA
[09:14:57.670] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  91 Ia 23.7688 mA
[09:14:57.771] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  92 Ia 23.7688 mA
[09:14:57.872] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  93 Ia 24.5687 mA
[09:14:57.973] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  91 Ia 23.7688 mA
[09:14:58.074] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  92 Ia 23.7688 mA
[09:14:58.175] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.9688 mA
[09:14:58.276] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 23.7688 mA
[09:14:58.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  85 Ia 24.5687 mA
[09:14:58.478] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  83 Ia 24.5687 mA
[09:14:58.578] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  81 Ia 23.7688 mA
[09:14:58.679] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  82 Ia 23.7688 mA
[09:14:58.780] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  83 Ia 24.5687 mA
[09:14:58.881] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  81 Ia 23.7688 mA
[09:14:58.981] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  82 Ia 23.7688 mA
[09:14:59.082] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  83 Ia 23.7688 mA
[09:14:59.183] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  84 Ia 24.5687 mA
[09:14:59.284] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  82 Ia 23.7688 mA
[09:14:59.385] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.9688 mA
[09:14:59.486] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  84 Ia 24.5687 mA
[09:14:59.587] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  82 Ia 24.5687 mA
[09:14:59.688] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  80 Ia 23.7688 mA
[09:14:59.788] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  81 Ia 23.7688 mA
[09:14:59.889] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  82 Ia 24.5687 mA
[09:14:59.990] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  80 Ia 23.7688 mA
[09:15:00.090] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  81 Ia 23.7688 mA
[09:15:00.191] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  82 Ia 24.5687 mA
[09:15:00.292] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  80 Ia 23.7688 mA
[09:15:00.393] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  81 Ia 24.5687 mA
[09:15:00.493] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  79 Ia 22.9688 mA
[09:15:00.594] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.1688 mA
[09:15:00.695] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  89 Ia 24.5687 mA
[09:15:00.796] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  87 Ia 24.5687 mA
[09:15:00.897] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  85 Ia 23.7688 mA
[09:15:00.997] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  86 Ia 23.7688 mA
[09:15:01.098] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  87 Ia 24.5687 mA
[09:15:01.199] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  85 Ia 23.7688 mA
[09:15:01.300] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  86 Ia 23.7688 mA
[09:15:01.400] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  87 Ia 24.5687 mA
[09:15:01.501] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  85 Ia 23.7688 mA
[09:15:01.602] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  86 Ia 23.7688 mA
[09:15:01.703] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  87 Ia 24.5687 mA
[09:15:01.729] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  75
[09:15:01.729] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  69
[09:15:01.729] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  89
[09:15:01.729] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  79
[09:15:01.729] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  77
[09:15:01.730] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  77
[09:15:01.730] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  79
[09:15:01.730] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  89
[09:15:01.730] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  79
[09:15:01.730] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  92
[09:15:01.731] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  81
[09:15:01.731] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  89
[09:15:01.731] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  92
[09:15:01.731] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  82
[09:15:01.731] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  79
[09:15:01.731] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  87
[09:15:03.558] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[09:15:03.558] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  18.5  20.9  18.5  19.3  19.3  18.5  19.3  18.5  19.3  19.3  19.3  19.3  17.7  19.3
[09:15:03.590] <TB2>     INFO:    ----------------------------------------------------------------------
[09:15:03.590] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[09:15:03.590] <TB2>     INFO:    ----------------------------------------------------------------------
[09:15:03.725] <TB2>     INFO: Expecting 231680 events.
[09:15:11.995] <TB2>     INFO: 231680 events read in total (7551ms).
[09:15:12.147] <TB2>     INFO: Test took 8554ms.
[09:15:12.348] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 62
[09:15:12.352] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 91 and Delta(CalDel) = 62
[09:15:12.355] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 92 and Delta(CalDel) = 61
[09:15:12.359] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 97 and Delta(CalDel) = 61
[09:15:12.362] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 93 and Delta(CalDel) = 61
[09:15:12.366] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 99 and Delta(CalDel) = 59
[09:15:12.369] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 84 and Delta(CalDel) = 61
[09:15:12.373] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 80 and Delta(CalDel) = 65
[09:15:12.376] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 90 and Delta(CalDel) = 61
[09:15:12.380] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 84 and Delta(CalDel) = 61
[09:15:12.384] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 115 and Delta(CalDel) = 61
[09:15:12.388] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 95 and Delta(CalDel) = 61
[09:15:12.393] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 83 and Delta(CalDel) = 61
[09:15:12.396] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 109 and Delta(CalDel) = 60
[09:15:12.401] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 62
[09:15:12.404] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 99 and Delta(CalDel) = 59
[09:15:12.446] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[09:15:12.480] <TB2>     INFO:    ----------------------------------------------------------------------
[09:15:12.480] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[09:15:12.480] <TB2>     INFO:    ----------------------------------------------------------------------
[09:15:12.616] <TB2>     INFO: Expecting 231680 events.
[09:15:20.890] <TB2>     INFO: 231680 events read in total (7559ms).
[09:15:20.895] <TB2>     INFO: Test took 8411ms.
[09:15:20.918] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31.5
[09:15:21.229] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31
[09:15:21.233] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30.5
[09:15:21.237] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 30
[09:15:21.240] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 117 +/- 29.5
[09:15:21.244] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30
[09:15:21.247] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31
[09:15:21.251] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 156 +/- 32
[09:15:21.254] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30
[09:15:21.258] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[09:15:21.261] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 118 +/- 30.5
[09:15:21.265] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30
[09:15:21.269] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[09:15:21.273] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30
[09:15:21.277] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31.5
[09:15:21.281] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 30
[09:15:21.314] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[09:15:21.314] <TB2>     INFO: CalDel:      142   142   130   119   117   123   141   156   134   132   118   123   137   123   141   113
[09:15:21.314] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[09:15:21.319] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C0.dat
[09:15:21.319] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C1.dat
[09:15:21.319] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C2.dat
[09:15:21.319] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C3.dat
[09:15:21.319] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C4.dat
[09:15:21.319] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C5.dat
[09:15:21.319] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C6.dat
[09:15:21.320] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C7.dat
[09:15:21.320] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C8.dat
[09:15:21.320] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C9.dat
[09:15:21.320] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C10.dat
[09:15:21.320] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C11.dat
[09:15:21.320] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C12.dat
[09:15:21.320] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C13.dat
[09:15:21.320] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C14.dat
[09:15:21.320] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C15.dat
[09:15:21.320] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//tbmParameters_C0a.dat
[09:15:21.321] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:15:21.321] <TB2>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[09:15:21.321] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[09:15:21.408] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[09:15:21.408] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[09:15:21.408] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[09:15:21.408] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[09:15:21.411] <TB2>     INFO: ######################################################################
[09:15:21.411] <TB2>     INFO: PixTestTiming::doTest()
[09:15:21.411] <TB2>     INFO: ######################################################################
[09:15:21.411] <TB2>     INFO:    ----------------------------------------------------------------------
[09:15:21.411] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[09:15:21.411] <TB2>     INFO:    ----------------------------------------------------------------------
[09:15:21.411] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[09:15:23.318] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[09:15:25.591] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[09:15:27.866] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[09:15:30.141] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[09:15:32.416] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[09:15:34.689] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[09:15:36.962] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[09:15:39.235] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[09:15:40.754] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[09:15:43.027] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[09:15:45.300] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[09:15:47.573] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[09:15:49.846] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[09:15:52.121] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[09:15:54.394] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[09:15:56.668] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[09:15:58.188] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[09:15:59.708] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[09:16:01.229] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[09:16:02.751] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[09:16:04.271] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[09:16:05.791] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[09:16:07.312] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[09:16:08.832] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[09:16:12.233] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[09:16:24.693] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[09:16:36.357] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[09:16:48.800] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[09:16:50.888] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[09:17:03.330] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[09:17:14.926] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[09:17:27.260] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[09:17:28.781] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[09:17:30.301] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[09:17:31.821] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[09:17:33.341] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[09:17:34.862] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[09:17:36.382] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[09:17:37.902] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[09:17:39.426] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[09:17:41.699] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[09:17:43.220] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[09:17:44.742] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[09:17:46.264] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[09:17:47.784] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[09:17:49.305] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[09:17:50.826] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[09:17:52.347] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[09:17:54.620] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[09:17:56.893] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[09:17:59.166] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[09:18:01.439] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[09:18:03.712] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[09:18:05.986] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[09:18:08.259] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[09:18:10.532] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[09:18:12.804] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[09:18:15.080] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[09:18:17.352] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[09:18:19.626] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[09:18:21.900] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[09:18:24.174] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[09:18:26.447] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[09:18:28.722] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[09:18:30.000] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[09:18:33.273] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[09:18:35.546] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[09:18:37.820] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[09:18:40.093] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[09:18:42.368] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[09:18:44.641] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[09:18:46.917] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[09:18:49.190] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[09:18:51.464] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[09:18:53.737] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[09:18:56.009] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[09:18:58.284] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[09:19:00.556] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[09:19:02.829] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[09:19:05.103] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[09:19:06.622] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[09:19:08.142] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[09:19:09.662] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[09:19:11.181] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[09:19:12.700] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[09:19:14.220] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[09:19:15.739] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[09:19:18.012] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[09:19:21.411] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[09:19:25.366] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[09:19:29.420] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[09:19:33.473] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[09:19:37.529] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[09:19:41.594] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[09:19:45.661] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[09:19:49.731] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[09:19:51.251] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[09:19:52.770] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[09:19:54.290] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[09:19:55.810] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[09:19:57.331] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[09:19:58.851] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[09:20:00.373] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[09:20:01.893] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[09:20:04.167] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[09:20:05.688] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[09:20:07.214] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[09:20:08.734] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[09:20:10.254] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[09:20:11.775] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[09:20:13.295] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[09:20:25.758] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[09:20:28.031] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[09:20:30.304] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[09:20:32.577] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[09:20:34.850] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[09:20:37.123] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[09:20:39.396] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[09:20:41.669] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[09:20:43.942] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[09:20:46.215] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[09:20:48.491] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[09:20:50.764] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[09:20:53.038] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[09:20:55.311] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[09:20:57.584] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[09:20:59.857] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[09:21:02.515] <TB2>     INFO: TBM Phase Settings: 240
[09:21:02.515] <TB2>     INFO: 400MHz Phase: 4
[09:21:02.515] <TB2>     INFO: 160MHz Phase: 7
[09:21:02.515] <TB2>     INFO: Functional Phase Area: 4
[09:21:02.518] <TB2>     INFO: Test took 341107 ms.
[09:21:02.518] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[09:21:02.518] <TB2>     INFO:    ----------------------------------------------------------------------
[09:21:02.518] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[09:21:02.518] <TB2>     INFO:    ----------------------------------------------------------------------
[09:21:02.518] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[09:21:05.917] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[09:21:08.377] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[09:21:10.460] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[09:21:12.168] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[09:21:14.252] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[09:21:15.961] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[09:21:17.857] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[09:21:19.566] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[09:21:21.086] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[09:21:22.606] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[09:21:24.124] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[09:21:25.644] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[09:21:27.164] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[09:21:28.683] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[09:21:30.203] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[09:21:31.724] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[09:21:33.244] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[09:21:34.764] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[09:21:37.037] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[09:21:39.311] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[09:21:41.584] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[09:21:43.857] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[09:21:45.376] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[09:21:46.896] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[09:21:48.417] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[09:21:49.936] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[09:21:52.209] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[09:21:54.483] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[09:21:56.757] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[09:21:59.029] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[09:22:00.550] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[09:22:02.070] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[09:22:03.590] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[09:22:05.110] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[09:22:07.383] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[09:22:09.656] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[09:22:11.929] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[09:22:14.202] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[09:22:15.722] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[09:22:17.242] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[09:22:18.763] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[09:22:20.282] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[09:22:22.556] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[09:22:24.828] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[09:22:27.101] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[09:22:29.374] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[09:22:30.894] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[09:22:32.414] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[09:22:33.934] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[09:22:35.454] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[09:22:37.727] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[09:22:39.000] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[09:22:42.273] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[09:22:44.546] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[09:22:46.065] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[09:22:47.586] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[09:22:49.107] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[09:22:50.626] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[09:22:52.148] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[09:22:53.667] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[09:22:55.187] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[09:22:56.707] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[09:22:58.228] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[09:23:00.133] <TB2>     INFO: ROC Delay Settings: 227
[09:23:00.133] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[09:23:00.133] <TB2>     INFO: ROC Port 0 Delay: 3
[09:23:00.133] <TB2>     INFO: ROC Port 1 Delay: 4
[09:23:00.133] <TB2>     INFO: Functional ROC Area: 4
[09:23:00.136] <TB2>     INFO: Test took 117618 ms.
[09:23:00.136] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[09:23:00.136] <TB2>     INFO:    ----------------------------------------------------------------------
[09:23:00.136] <TB2>     INFO:    PixTestTiming::TimingTest()
[09:23:00.136] <TB2>     INFO:    ----------------------------------------------------------------------
[09:23:01.276] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4048 4048 4048 4048 4048 4048 4048 4048 e062 c000 a101 8040 404b 404b 404b 4049 404b 404b 404b 4049 e062 c000 
[09:23:01.276] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4048 4048 4048 4048 4048 4048 4048 4048 e022 c000 a102 80b1 4049 4049 4049 4048 4049 4049 4049 4049 e022 c000 
[09:23:01.276] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4048 4048 4048 4048 4048 4048 4048 4048 e022 c000 a103 80c0 4048 4048 4048 4049 4049 4049 4049 4049 e022 c000 
[09:23:01.276] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[09:23:15.322] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:15.322] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[09:23:29.325] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:29.325] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[09:23:43.335] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:43.335] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[09:23:57.443] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:57.443] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[09:24:11.498] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:11.498] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[09:24:25.450] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:25.450] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[09:24:39.402] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:39.403] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[09:24:53.706] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:53.706] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[09:25:07.721] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:07.721] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[09:25:21.649] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:22.032] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:22.045] <TB2>     INFO: Decoding statistics:
[09:25:22.045] <TB2>     INFO:   General information:
[09:25:22.045] <TB2>     INFO: 	 16bit words read:         240000000
[09:25:22.045] <TB2>     INFO: 	 valid events total:       20000000
[09:25:22.045] <TB2>     INFO: 	 empty events:             20000000
[09:25:22.045] <TB2>     INFO: 	 valid events with pixels: 0
[09:25:22.045] <TB2>     INFO: 	 valid pixel hits:         0
[09:25:22.045] <TB2>     INFO:   Event errors: 	           0
[09:25:22.045] <TB2>     INFO: 	 start marker:             0
[09:25:22.045] <TB2>     INFO: 	 stop marker:              0
[09:25:22.045] <TB2>     INFO: 	 overflow:                 0
[09:25:22.045] <TB2>     INFO: 	 invalid 5bit words:       0
[09:25:22.045] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[09:25:22.045] <TB2>     INFO:   TBM errors: 		           0
[09:25:22.045] <TB2>     INFO: 	 flawed TBM headers:       0
[09:25:22.045] <TB2>     INFO: 	 flawed TBM trailers:      0
[09:25:22.045] <TB2>     INFO: 	 event ID mismatches:      0
[09:25:22.045] <TB2>     INFO:   ROC errors: 		           0
[09:25:22.045] <TB2>     INFO: 	 missing ROC header(s):    0
[09:25:22.045] <TB2>     INFO: 	 misplaced readback start: 0
[09:25:22.045] <TB2>     INFO:   Pixel decoding errors:	   0
[09:25:22.045] <TB2>     INFO: 	 pixel data incomplete:    0
[09:25:22.045] <TB2>     INFO: 	 pixel address:            0
[09:25:22.045] <TB2>     INFO: 	 pulse height fill bit:    0
[09:25:22.045] <TB2>     INFO: 	 buffer corruption:        0
[09:25:22.045] <TB2>     INFO:    ----------------------------------------------------------------------
[09:25:22.045] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[09:25:22.045] <TB2>     INFO:    ----------------------------------------------------------------------
[09:25:22.045] <TB2>     INFO:    ----------------------------------------------------------------------
[09:25:22.045] <TB2>     INFO:    Read back bit status: 1
[09:25:22.045] <TB2>     INFO:    ----------------------------------------------------------------------
[09:25:22.045] <TB2>     INFO:    ----------------------------------------------------------------------
[09:25:22.045] <TB2>     INFO:    Timings are good!
[09:25:22.045] <TB2>     INFO:    ----------------------------------------------------------------------
[09:25:22.045] <TB2>     INFO: Test took 141909 ms.
[09:25:22.045] <TB2>     INFO: PixTestTiming::TimingTest() done.
[09:25:22.046] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//tbmParameters_C0a.dat
[09:25:22.046] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:25:22.046] <TB2>     INFO: PixTestTiming::doTest took 600638 ms.
[09:25:22.046] <TB2>     INFO: PixTestTiming::doTest() done
[09:25:22.046] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[09:25:22.046] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[09:25:22.046] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[09:25:22.046] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[09:25:22.046] <TB2>     INFO: Write out ROCDelayScan3_V0
[09:25:22.047] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[09:25:22.047] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[09:25:22.399] <TB2>     INFO: ######################################################################
[09:25:22.400] <TB2>     INFO: PixTestAlive::doTest()
[09:25:22.400] <TB2>     INFO: ######################################################################
[09:25:22.403] <TB2>     INFO:    ----------------------------------------------------------------------
[09:25:22.403] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:25:22.403] <TB2>     INFO:    ----------------------------------------------------------------------
[09:25:22.404] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:25:22.751] <TB2>     INFO: Expecting 41600 events.
[09:25:26.865] <TB2>     INFO: 41600 events read in total (3399ms).
[09:25:26.866] <TB2>     INFO: Test took 4462ms.
[09:25:26.874] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:26.874] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[09:25:26.874] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[09:25:27.249] <TB2>     INFO: PixTestAlive::aliveTest() done
[09:25:27.249] <TB2>     INFO: number of dead pixels (per ROC):     0    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:25:27.249] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:25:27.252] <TB2>     INFO:    ----------------------------------------------------------------------
[09:25:27.252] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:25:27.252] <TB2>     INFO:    ----------------------------------------------------------------------
[09:25:27.254] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:25:27.600] <TB2>     INFO: Expecting 41600 events.
[09:25:30.588] <TB2>     INFO: 41600 events read in total (2273ms).
[09:25:30.588] <TB2>     INFO: Test took 3334ms.
[09:25:30.588] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:30.588] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[09:25:30.588] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[09:25:30.589] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[09:25:30.995] <TB2>     INFO: PixTestAlive::maskTest() done
[09:25:30.995] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:25:30.998] <TB2>     INFO:    ----------------------------------------------------------------------
[09:25:30.998] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:25:30.998] <TB2>     INFO:    ----------------------------------------------------------------------
[09:25:30.002] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:25:31.347] <TB2>     INFO: Expecting 41600 events.
[09:25:35.453] <TB2>     INFO: 41600 events read in total (3391ms).
[09:25:35.454] <TB2>     INFO: Test took 4452ms.
[09:25:35.462] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:35.462] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[09:25:35.462] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[09:25:35.839] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[09:25:35.839] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:25:35.840] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[09:25:35.840] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[09:25:35.848] <TB2>     INFO: ######################################################################
[09:25:35.848] <TB2>     INFO: PixTestTrim::doTest()
[09:25:35.848] <TB2>     INFO: ######################################################################
[09:25:35.851] <TB2>     INFO:    ----------------------------------------------------------------------
[09:25:35.851] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[09:25:35.851] <TB2>     INFO:    ----------------------------------------------------------------------
[09:25:35.929] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[09:25:35.929] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:25:35.942] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:25:35.942] <TB2>     INFO:     run 1 of 1
[09:25:35.942] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:25:36.285] <TB2>     INFO: Expecting 5025280 events.
[09:26:21.673] <TB2>     INFO: 1423312 events read in total (44673ms).
[09:27:05.496] <TB2>     INFO: 2832736 events read in total (88496ms).
[09:27:48.722] <TB2>     INFO: 4253968 events read in total (131723ms).
[09:28:12.827] <TB2>     INFO: 5025280 events read in total (155827ms).
[09:28:12.863] <TB2>     INFO: Test took 156921ms.
[09:28:12.917] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:28:13.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:28:14.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:28:15.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:28:17.077] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:28:18.465] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:28:19.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:28:21.235] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:28:22.622] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:28:23.939] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:28:25.310] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:28:26.629] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:28:28.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:28:29.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:28:30.743] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:28:32.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:28:33.484] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:28:34.909] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 228151296
[09:28:34.912] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.399 minThrLimit = 101.337 minThrNLimit = 124.491 -> result = 101.399 -> 101
[09:28:34.912] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.9914 minThrLimit = 87.8924 minThrNLimit = 108.628 -> result = 87.9914 -> 87
[09:28:34.913] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.4432 minThrLimit = 83.439 minThrNLimit = 102.574 -> result = 83.4432 -> 83
[09:28:34.913] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.5471 minThrLimit = 97.5286 minThrNLimit = 120.045 -> result = 97.5471 -> 97
[09:28:34.914] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.8555 minThrLimit = 97.8446 minThrNLimit = 116.552 -> result = 97.8555 -> 97
[09:28:34.914] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.0323 minThrLimit = 94.9811 minThrNLimit = 118.026 -> result = 95.0323 -> 95
[09:28:34.914] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7577 minThrLimit = 94.7284 minThrNLimit = 117.371 -> result = 94.7577 -> 94
[09:28:34.915] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8996 minThrLimit = 87.8477 minThrNLimit = 104.853 -> result = 87.8996 -> 87
[09:28:34.915] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.2603 minThrLimit = 90.2495 minThrNLimit = 112.262 -> result = 90.2603 -> 90
[09:28:34.915] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.0377 minThrLimit = 88.0167 minThrNLimit = 105.462 -> result = 88.0377 -> 88
[09:28:34.916] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.8232 minThrLimit = 94.8231 minThrNLimit = 117.828 -> result = 94.8232 -> 94
[09:28:34.916] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.9134 minThrLimit = 89.884 minThrNLimit = 112.019 -> result = 89.9134 -> 89
[09:28:34.917] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.942 minThrLimit = 86.8994 minThrNLimit = 109.091 -> result = 86.942 -> 86
[09:28:34.917] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.967 minThrLimit = 100.944 minThrNLimit = 123.012 -> result = 100.967 -> 100
[09:28:34.917] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.6524 minThrLimit = 80.6368 minThrNLimit = 102.158 -> result = 80.6524 -> 80
[09:28:34.918] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.636 minThrLimit = 102.585 minThrNLimit = 124.045 -> result = 102.636 -> 102
[09:28:34.918] <TB2>     INFO: ROC 0 VthrComp = 101
[09:28:34.918] <TB2>     INFO: ROC 1 VthrComp = 87
[09:28:34.918] <TB2>     INFO: ROC 2 VthrComp = 83
[09:28:34.918] <TB2>     INFO: ROC 3 VthrComp = 97
[09:28:34.918] <TB2>     INFO: ROC 4 VthrComp = 97
[09:28:34.918] <TB2>     INFO: ROC 5 VthrComp = 95
[09:28:34.918] <TB2>     INFO: ROC 6 VthrComp = 94
[09:28:34.919] <TB2>     INFO: ROC 7 VthrComp = 87
[09:28:34.919] <TB2>     INFO: ROC 8 VthrComp = 90
[09:28:34.919] <TB2>     INFO: ROC 9 VthrComp = 88
[09:28:34.919] <TB2>     INFO: ROC 10 VthrComp = 94
[09:28:34.919] <TB2>     INFO: ROC 11 VthrComp = 89
[09:28:34.919] <TB2>     INFO: ROC 12 VthrComp = 86
[09:28:34.919] <TB2>     INFO: ROC 13 VthrComp = 100
[09:28:34.919] <TB2>     INFO: ROC 14 VthrComp = 80
[09:28:34.919] <TB2>     INFO: ROC 15 VthrComp = 102
[09:28:34.919] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[09:28:34.919] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:28:34.931] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:28:34.931] <TB2>     INFO:     run 1 of 1
[09:28:34.931] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:28:35.273] <TB2>     INFO: Expecting 5025280 events.
[09:29:11.029] <TB2>     INFO: 887304 events read in total (35041ms).
[09:29:46.070] <TB2>     INFO: 1773768 events read in total (70082ms).
[09:30:20.465] <TB2>     INFO: 2659968 events read in total (104477ms).
[09:30:55.198] <TB2>     INFO: 3536272 events read in total (139210ms).
[09:31:28.766] <TB2>     INFO: 4407344 events read in total (172778ms).
[09:31:53.784] <TB2>     INFO: 5025280 events read in total (197796ms).
[09:31:53.856] <TB2>     INFO: Test took 198925ms.
[09:31:54.026] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:31:54.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:31:55.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:31:57.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:31:59.102] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:32:00.681] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:32:02.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:32:03.841] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:32:05.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:32:06.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:32:08.569] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:32:10.165] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:32:11.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:32:13.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:32:14.887] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:32:16.465] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:32:18.021] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:32:19.620] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277032960
[09:32:19.624] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.0679 for pixel 24/0 mean/min/max = 43.967/31.7151/56.2189
[09:32:19.624] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.9644 for pixel 21/65 mean/min/max = 45.1616/32.1811/58.1421
[09:32:19.624] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.383 for pixel 48/7 mean/min/max = 45.727/33.0314/58.4226
[09:32:19.625] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.5855 for pixel 10/79 mean/min/max = 45.2416/31.8263/58.6569
[09:32:19.625] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.4186 for pixel 8/58 mean/min/max = 45.4129/32.0197/58.8062
[09:32:19.625] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 60.2079 for pixel 8/1 mean/min/max = 45.9747/31.5778/60.3717
[09:32:19.626] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.9368 for pixel 10/52 mean/min/max = 44.853/32.7113/56.9947
[09:32:19.626] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 60.255 for pixel 18/11 mean/min/max = 46.4959/32.6748/60.3169
[09:32:19.626] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 59.8446 for pixel 6/8 mean/min/max = 46.5274/33.1294/59.9254
[09:32:19.627] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 60.7476 for pixel 8/8 mean/min/max = 47.2223/33.6064/60.8382
[09:32:19.627] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.8432 for pixel 0/58 mean/min/max = 45.7944/32.5234/59.0654
[09:32:19.627] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.7752 for pixel 26/23 mean/min/max = 45.323/34.7744/55.8715
[09:32:19.628] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 60.1549 for pixel 26/1 mean/min/max = 46.237/32.1997/60.2742
[09:32:19.628] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.0006 for pixel 3/79 mean/min/max = 45.3151/32.5737/58.0565
[09:32:19.628] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.2118 for pixel 21/0 mean/min/max = 44.8693/33.512/56.2265
[09:32:19.628] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.9681 for pixel 12/18 mean/min/max = 45.8591/32.6393/59.0789
[09:32:19.629] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[09:32:19.761] <TB2>     INFO: Expecting 411648 events.
[09:32:27.481] <TB2>     INFO: 411648 events read in total (7005ms).
[09:32:27.487] <TB2>     INFO: Expecting 411648 events.
[09:32:35.146] <TB2>     INFO: 411648 events read in total (6996ms).
[09:32:35.155] <TB2>     INFO: Expecting 411648 events.
[09:32:42.819] <TB2>     INFO: 411648 events read in total (7006ms).
[09:32:42.830] <TB2>     INFO: Expecting 411648 events.
[09:32:50.477] <TB2>     INFO: 411648 events read in total (6988ms).
[09:32:50.490] <TB2>     INFO: Expecting 411648 events.
[09:32:58.041] <TB2>     INFO: 411648 events read in total (6891ms).
[09:32:58.058] <TB2>     INFO: Expecting 411648 events.
[09:33:05.627] <TB2>     INFO: 411648 events read in total (6916ms).
[09:33:05.646] <TB2>     INFO: Expecting 411648 events.
[09:33:13.242] <TB2>     INFO: 411648 events read in total (6945ms).
[09:33:13.263] <TB2>     INFO: Expecting 411648 events.
[09:33:20.865] <TB2>     INFO: 411648 events read in total (6955ms).
[09:33:20.888] <TB2>     INFO: Expecting 411648 events.
[09:33:28.459] <TB2>     INFO: 411648 events read in total (6921ms).
[09:33:28.486] <TB2>     INFO: Expecting 411648 events.
[09:33:36.069] <TB2>     INFO: 411648 events read in total (6939ms).
[09:33:36.097] <TB2>     INFO: Expecting 411648 events.
[09:33:43.667] <TB2>     INFO: 411648 events read in total (6925ms).
[09:33:43.698] <TB2>     INFO: Expecting 411648 events.
[09:33:51.241] <TB2>     INFO: 411648 events read in total (6900ms).
[09:33:51.275] <TB2>     INFO: Expecting 411648 events.
[09:33:58.880] <TB2>     INFO: 411648 events read in total (6971ms).
[09:33:58.916] <TB2>     INFO: Expecting 411648 events.
[09:34:06.479] <TB2>     INFO: 411648 events read in total (6931ms).
[09:34:06.516] <TB2>     INFO: Expecting 411648 events.
[09:34:14.054] <TB2>     INFO: 411648 events read in total (6900ms).
[09:34:14.096] <TB2>     INFO: Expecting 411648 events.
[09:34:21.652] <TB2>     INFO: 411648 events read in total (6924ms).
[09:34:21.695] <TB2>     INFO: Test took 122066ms.
[09:34:22.187] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5024 < 35 for itrim = 99; old thr = 34.1229 ... break
[09:34:22.222] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1026 < 35 for itrim = 107; old thr = 34.105 ... break
[09:34:22.257] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4173 < 35 for itrim = 103; old thr = 34.5079 ... break
[09:34:22.285] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2736 < 35 for itrim = 97; old thr = 34.017 ... break
[09:34:22.317] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.302 < 35 for itrim = 103; old thr = 34.2672 ... break
[09:34:22.353] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2938 < 35 for itrim = 108; old thr = 34.6879 ... break
[09:34:22.393] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1369 < 35 for itrim = 110; old thr = 34.0036 ... break
[09:34:22.419] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3742 < 35 for itrim = 100; old thr = 33.6437 ... break
[09:34:22.452] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3445 < 35 for itrim = 104; old thr = 34.4397 ... break
[09:34:22.484] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5604 < 35 for itrim+1 = 104; old thr = 34.6978 ... break
[09:34:22.516] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4963 < 35 for itrim = 99; old thr = 33.8779 ... break
[09:34:22.559] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1038 < 35 for itrim+1 = 103; old thr = 34.9068 ... break
[09:34:22.596] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1767 < 35 for itrim = 114; old thr = 34.3404 ... break
[09:34:22.625] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4969 < 35 for itrim = 100; old thr = 34.1573 ... break
[09:34:22.656] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0558 < 35 for itrim = 86; old thr = 33.4591 ... break
[09:34:22.687] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5106 < 35 for itrim+1 = 107; old thr = 34.6965 ... break
[09:34:22.764] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[09:34:22.774] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:34:22.774] <TB2>     INFO:     run 1 of 1
[09:34:22.774] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:34:23.117] <TB2>     INFO: Expecting 5025280 events.
[09:34:58.395] <TB2>     INFO: 868688 events read in total (34563ms).
[09:35:33.139] <TB2>     INFO: 1737520 events read in total (69307ms).
[09:36:07.707] <TB2>     INFO: 2606504 events read in total (103875ms).
[09:36:41.634] <TB2>     INFO: 3464256 events read in total (137802ms).
[09:37:14.628] <TB2>     INFO: 4317392 events read in total (170796ms).
[09:37:43.275] <TB2>     INFO: 5025280 events read in total (199443ms).
[09:37:43.355] <TB2>     INFO: Test took 200581ms.
[09:37:43.533] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:37:43.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:37:45.435] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:37:46.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:37:48.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:37:50.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:37:51.603] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:37:53.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:37:54.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:37:56.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:37:57.770] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:37:59.334] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:38:00.871] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:38:02.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:38:03.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:38:05.486] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:38:06.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:38:08.571] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290050048
[09:38:08.572] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.599925 .. 52.096824
[09:38:08.647] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 62 (-1/-1) hits flags = 528 (plus default)
[09:38:08.657] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:38:08.657] <TB2>     INFO:     run 1 of 1
[09:38:08.657] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:38:08.001] <TB2>     INFO: Expecting 2063360 events.
[09:38:49.391] <TB2>     INFO: 1137680 events read in total (39675ms).
[09:39:22.035] <TB2>     INFO: 2063360 events read in total (72319ms).
[09:39:22.065] <TB2>     INFO: Test took 73409ms.
[09:39:22.117] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:39:22.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:39:23.230] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:39:24.255] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:39:25.280] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:39:26.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:39:27.323] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:39:28.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:39:29.378] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:39:30.405] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:39:31.425] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:39:32.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:39:33.479] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:39:34.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:39:35.532] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:39:36.559] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:39:37.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:39:38.613] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258592768
[09:39:38.694] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.989827 .. 46.115745
[09:39:38.768] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 56 (-1/-1) hits flags = 528 (plus default)
[09:39:38.777] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:39:38.777] <TB2>     INFO:     run 1 of 1
[09:39:38.777] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:39:39.120] <TB2>     INFO: Expecting 1697280 events.
[09:40:19.764] <TB2>     INFO: 1147080 events read in total (39929ms).
[09:40:39.205] <TB2>     INFO: 1697280 events read in total (59370ms).
[09:40:39.220] <TB2>     INFO: Test took 60442ms.
[09:40:39.255] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:40:39.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:40:40.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:40:41.298] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:40:42.277] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:40:43.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:40:44.233] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:40:45.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:40:46.187] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:40:47.162] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:40:48.141] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:40:49.114] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:40:50.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:40:51.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:40:52.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:40:53.029] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:40:54.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:40:54.989] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 228306944
[09:40:55.073] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.807392 .. 44.168876
[09:40:55.149] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 54 (-1/-1) hits flags = 528 (plus default)
[09:40:55.159] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:40:55.159] <TB2>     INFO:     run 1 of 1
[09:40:55.159] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:40:55.507] <TB2>     INFO: Expecting 1497600 events.
[09:41:36.273] <TB2>     INFO: 1135088 events read in total (40052ms).
[09:41:49.313] <TB2>     INFO: 1497600 events read in total (53092ms).
[09:41:49.334] <TB2>     INFO: Test took 54176ms.
[09:41:49.371] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:41:49.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:41:50.400] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:41:51.356] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:41:52.312] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:41:53.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:41:54.225] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:41:55.182] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:41:56.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:41:57.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:41:58.048] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:41:58.003] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:41:59.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:42:00.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:42:01.876] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:42:02.840] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:42:03.801] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:42:04.763] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309043200
[09:42:04.843] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 21.367563 .. 43.264690
[09:42:04.919] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 11 .. 53 (-1/-1) hits flags = 528 (plus default)
[09:42:04.929] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:42:04.929] <TB2>     INFO:     run 1 of 1
[09:42:04.929] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:42:05.271] <TB2>     INFO: Expecting 1431040 events.
[09:42:44.825] <TB2>     INFO: 1142768 events read in total (38839ms).
[09:42:55.356] <TB2>     INFO: 1431040 events read in total (49370ms).
[09:42:55.368] <TB2>     INFO: Test took 50439ms.
[09:42:55.402] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:42:55.467] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:42:56.417] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:42:57.366] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:42:58.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:42:59.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:43:00.209] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:43:01.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:43:02.103] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:43:03.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:43:03.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:43:04.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:43:05.889] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:43:06.836] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:43:07.787] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:43:08.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:43:09.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:43:10.632] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239079424
[09:43:10.718] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[09:43:10.718] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[09:43:10.728] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:43:10.728] <TB2>     INFO:     run 1 of 1
[09:43:10.728] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:43:11.072] <TB2>     INFO: Expecting 1364480 events.
[09:43:50.091] <TB2>     INFO: 1075152 events read in total (38304ms).
[09:44:00.833] <TB2>     INFO: 1364480 events read in total (49046ms).
[09:44:00.848] <TB2>     INFO: Test took 50120ms.
[09:44:00.881] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:44:00.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:44:01.944] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:44:02.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:44:03.929] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:44:04.922] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:44:05.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:44:06.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:44:07.877] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:44:08.863] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:44:09.838] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:44:10.801] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:44:11.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:44:12.750] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:44:13.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:44:14.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:44:15.702] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:44:16.697] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 247853056
[09:44:16.733] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C0.dat
[09:44:16.733] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C1.dat
[09:44:16.733] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C2.dat
[09:44:16.734] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C3.dat
[09:44:16.734] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C4.dat
[09:44:16.734] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C5.dat
[09:44:16.734] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C6.dat
[09:44:16.734] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C7.dat
[09:44:16.734] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C8.dat
[09:44:16.734] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C9.dat
[09:44:16.734] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C10.dat
[09:44:16.734] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C11.dat
[09:44:16.735] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C12.dat
[09:44:16.735] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C13.dat
[09:44:16.735] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C14.dat
[09:44:16.735] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C15.dat
[09:44:16.735] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C0.dat
[09:44:16.743] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C1.dat
[09:44:16.749] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C2.dat
[09:44:16.756] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C3.dat
[09:44:16.763] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C4.dat
[09:44:16.769] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C5.dat
[09:44:16.776] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C6.dat
[09:44:16.783] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C7.dat
[09:44:16.789] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C8.dat
[09:44:16.796] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C9.dat
[09:44:16.803] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C10.dat
[09:44:16.809] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C11.dat
[09:44:16.816] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C12.dat
[09:44:16.823] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C13.dat
[09:44:16.829] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C14.dat
[09:44:16.836] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C15.dat
[09:44:16.842] <TB2>     INFO: PixTestTrim::trimTest() done
[09:44:16.842] <TB2>     INFO: vtrim:      99 107 103  97 103 108 110 100 104 104  99 103 114 100  86 107 
[09:44:16.842] <TB2>     INFO: vthrcomp:  101  87  83  97  97  95  94  87  90  88  94  89  86 100  80 102 
[09:44:16.842] <TB2>     INFO: vcal mean:  34.91  34.93  34.95  34.98  34.93  34.93  34.93  34.95  34.98  34.98  34.97  34.96  34.94  34.90  34.96  34.93 
[09:44:16.842] <TB2>     INFO: vcal RMS:    0.86   0.83   1.00   0.87   0.88   0.85   0.79   0.86   0.82   0.85   0.80   0.79   0.85   0.83   0.79   0.86 
[09:44:16.843] <TB2>     INFO: bits mean:  10.01   9.80   9.52   9.73   9.91   9.37   9.83   9.43   9.05   9.01   9.10   9.43   9.41   9.22   9.50   9.38 
[09:44:16.843] <TB2>     INFO: bits RMS:    2.66   2.57   2.59   2.65   2.53   2.83   2.50   2.60   2.71   2.62   2.85   2.38   2.65   2.81   2.53   2.65 
[09:44:16.852] <TB2>     INFO:    ----------------------------------------------------------------------
[09:44:16.853] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[09:44:16.853] <TB2>     INFO:    ----------------------------------------------------------------------
[09:44:16.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[09:44:16.856] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[09:44:16.866] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:44:16.867] <TB2>     INFO:     run 1 of 1
[09:44:16.867] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:44:17.211] <TB2>     INFO: Expecting 4160000 events.
[09:45:04.136] <TB2>     INFO: 1156900 events read in total (46210ms).
[09:45:50.251] <TB2>     INFO: 2302275 events read in total (92325ms).
[09:46:35.833] <TB2>     INFO: 3433920 events read in total (137908ms).
[09:47:04.554] <TB2>     INFO: 4160000 events read in total (166628ms).
[09:47:04.623] <TB2>     INFO: Test took 167757ms.
[09:47:04.758] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:47:05.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:47:06.883] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:47:08.726] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:47:10.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:47:12.445] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:47:14.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:47:16.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:47:18.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:47:19.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:47:21.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:47:23.668] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:47:25.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:47:27.383] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:47:29.239] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:47:31.107] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:47:32.994] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:47:34.882] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 292794368
[09:47:34.883] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[09:47:34.958] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[09:47:34.958] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[09:47:34.968] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:47:34.968] <TB2>     INFO:     run 1 of 1
[09:47:34.968] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:47:35.311] <TB2>     INFO: Expecting 3473600 events.
[09:48:21.818] <TB2>     INFO: 1222500 events read in total (45792ms).
[09:49:09.437] <TB2>     INFO: 2424725 events read in total (93411ms).
[09:49:51.655] <TB2>     INFO: 3473600 events read in total (135629ms).
[09:49:51.715] <TB2>     INFO: Test took 136748ms.
[09:49:51.814] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:49:51.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:49:53.702] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:49:55.458] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:49:57.205] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:49:58.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:50:00.535] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:50:02.205] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:50:03.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:50:05.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:50:07.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:50:08.951] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:50:10.613] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:50:12.333] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:50:14.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:50:15.709] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:50:17.415] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:50:19.062] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 282644480
[09:50:19.062] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[09:50:19.136] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[09:50:19.136] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[09:50:19.145] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:50:19.145] <TB2>     INFO:     run 1 of 1
[09:50:19.145] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:50:19.487] <TB2>     INFO: Expecting 3224000 events.
[09:51:09.410] <TB2>     INFO: 1282320 events read in total (49208ms).
[09:51:58.128] <TB2>     INFO: 2536975 events read in total (97926ms).
[09:52:24.133] <TB2>     INFO: 3224000 events read in total (123932ms).
[09:52:24.176] <TB2>     INFO: Test took 125031ms.
[09:52:24.250] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:52:24.393] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:52:25.967] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:52:27.584] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:52:29.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:52:30.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:52:32.337] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:52:33.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:52:35.505] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:52:37.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:52:38.702] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:52:40.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:52:41.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:52:43.482] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:52:45.090] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:52:46.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:52:48.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:52:49.826] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309899264
[09:52:49.827] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[09:52:49.900] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[09:52:49.900] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[09:52:49.910] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:52:49.910] <TB2>     INFO:     run 1 of 1
[09:52:49.910] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:52:50.253] <TB2>     INFO: Expecting 3224000 events.
[09:53:38.903] <TB2>     INFO: 1281755 events read in total (47935ms).
[09:54:27.611] <TB2>     INFO: 2536275 events read in total (96643ms).
[09:54:54.630] <TB2>     INFO: 3224000 events read in total (123662ms).
[09:54:54.664] <TB2>     INFO: Test took 124754ms.
[09:54:54.736] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:54:54.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:54:56.455] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:54:58.131] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:54:59.816] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:55:01.444] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:55:03.076] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:55:04.708] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:55:06.366] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:55:07.962] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:55:09.570] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:55:11.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:55:12.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:55:14.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:55:15.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:55:17.534] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:55:19.161] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:55:20.696] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 352940032
[09:55:20.697] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[09:55:20.770] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[09:55:20.770] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[09:55:20.779] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:55:20.780] <TB2>     INFO:     run 1 of 1
[09:55:20.780] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:55:21.122] <TB2>     INFO: Expecting 3224000 events.
[09:56:09.536] <TB2>     INFO: 1281540 events read in total (47700ms).
[09:56:58.739] <TB2>     INFO: 2535625 events read in total (96903ms).
[09:57:25.852] <TB2>     INFO: 3224000 events read in total (124016ms).
[09:57:25.886] <TB2>     INFO: Test took 125106ms.
[09:57:25.959] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:57:26.099] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:57:27.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:57:29.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:57:30.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:57:32.543] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:57:34.131] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:57:35.703] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:57:37.308] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:57:38.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:57:40.510] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:57:42.115] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:57:43.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:57:45.332] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:57:46.944] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:57:48.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:57:50.161] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:57:51.704] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361009152
[09:57:51.705] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.83221, thr difference RMS: 1.60312
[09:57:51.706] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.53554, thr difference RMS: 1.40267
[09:57:51.706] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.66888, thr difference RMS: 1.62643
[09:57:51.706] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.87198, thr difference RMS: 1.58914
[09:57:51.706] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 11.0487, thr difference RMS: 1.52666
[09:57:51.707] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.27418, thr difference RMS: 1.80373
[09:57:51.707] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.15342, thr difference RMS: 1.44891
[09:57:51.707] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.16828, thr difference RMS: 1.56685
[09:57:51.707] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.0015, thr difference RMS: 1.63419
[09:57:51.707] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.14957, thr difference RMS: 1.6362
[09:57:51.708] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.78914, thr difference RMS: 1.65103
[09:57:51.708] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.27229, thr difference RMS: 1.55806
[09:57:51.708] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.51908, thr difference RMS: 1.43432
[09:57:51.708] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.50499, thr difference RMS: 1.46896
[09:57:51.708] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.58286, thr difference RMS: 1.28035
[09:57:51.709] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.2075, thr difference RMS: 1.28331
[09:57:51.709] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.77431, thr difference RMS: 1.59849
[09:57:51.709] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.56727, thr difference RMS: 1.37636
[09:57:51.709] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.51488, thr difference RMS: 1.61342
[09:57:51.709] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.89078, thr difference RMS: 1.58673
[09:57:51.710] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 11.0201, thr difference RMS: 1.51624
[09:57:51.710] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.23035, thr difference RMS: 1.78064
[09:57:51.710] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.11809, thr difference RMS: 1.46354
[09:57:51.710] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.11307, thr difference RMS: 1.5885
[09:57:51.710] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.95018, thr difference RMS: 1.64205
[09:57:51.711] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.15487, thr difference RMS: 1.61697
[09:57:51.711] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.79858, thr difference RMS: 1.64732
[09:57:51.711] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.27841, thr difference RMS: 1.56429
[09:57:51.711] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.37676, thr difference RMS: 1.44227
[09:57:51.711] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.45448, thr difference RMS: 1.45439
[09:57:51.712] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.55875, thr difference RMS: 1.26433
[09:57:51.712] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.0811, thr difference RMS: 1.27742
[09:57:51.712] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.86325, thr difference RMS: 1.59296
[09:57:51.712] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.68209, thr difference RMS: 1.38903
[09:57:51.712] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.50847, thr difference RMS: 1.61346
[09:57:51.713] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.99042, thr difference RMS: 1.56396
[09:57:51.713] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 11.1677, thr difference RMS: 1.5484
[09:57:51.713] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.29816, thr difference RMS: 1.77294
[09:57:51.713] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.14926, thr difference RMS: 1.45112
[09:57:51.713] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.1616, thr difference RMS: 1.57083
[09:57:51.714] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.97309, thr difference RMS: 1.61565
[09:57:51.714] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.24697, thr difference RMS: 1.59007
[09:57:51.714] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.84247, thr difference RMS: 1.68744
[09:57:51.714] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.37551, thr difference RMS: 1.54101
[09:57:51.714] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.33364, thr difference RMS: 1.44201
[09:57:51.715] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.58159, thr difference RMS: 1.44342
[09:57:51.715] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.63768, thr difference RMS: 1.27244
[09:57:51.715] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.1022, thr difference RMS: 1.27605
[09:57:51.715] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.92795, thr difference RMS: 1.58952
[09:57:51.715] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.7267, thr difference RMS: 1.38587
[09:57:51.716] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.5238, thr difference RMS: 1.58962
[09:57:51.716] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.0803, thr difference RMS: 1.57706
[09:57:51.716] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 11.2657, thr difference RMS: 1.57478
[09:57:51.716] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.49725, thr difference RMS: 1.81453
[09:57:51.716] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.22052, thr difference RMS: 1.44256
[09:57:51.717] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.15072, thr difference RMS: 1.56498
[09:57:51.717] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.99546, thr difference RMS: 1.63375
[09:57:51.717] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.37015, thr difference RMS: 1.5748
[09:57:51.717] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.97122, thr difference RMS: 1.68863
[09:57:51.717] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.48199, thr difference RMS: 1.55461
[09:57:51.718] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.27281, thr difference RMS: 1.42909
[09:57:51.718] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.653, thr difference RMS: 1.46101
[09:57:51.718] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.59153, thr difference RMS: 1.28404
[09:57:51.718] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.1624, thr difference RMS: 1.2721
[09:57:51.823] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[09:57:51.826] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1935 seconds
[09:57:51.826] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[09:57:52.529] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[09:57:52.529] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[09:57:52.532] <TB2>     INFO: ######################################################################
[09:57:52.532] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[09:57:52.532] <TB2>     INFO: ######################################################################
[09:57:52.532] <TB2>     INFO:    ----------------------------------------------------------------------
[09:57:52.532] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[09:57:52.532] <TB2>     INFO:    ----------------------------------------------------------------------
[09:57:52.532] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[09:57:52.543] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[09:57:52.543] <TB2>     INFO:     run 1 of 1
[09:57:52.543] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:57:52.890] <TB2>     INFO: Expecting 59072000 events.
[09:58:19.529] <TB2>     INFO: 1072800 events read in total (25924ms).
[09:58:47.165] <TB2>     INFO: 2141400 events read in total (53560ms).
[09:59:14.514] <TB2>     INFO: 3212200 events read in total (80909ms).
[09:59:43.304] <TB2>     INFO: 4283200 events read in total (109699ms).
[10:00:11.753] <TB2>     INFO: 5351400 events read in total (138148ms).
[10:00:40.066] <TB2>     INFO: 6422000 events read in total (166461ms).
[10:01:06.060] <TB2>     INFO: 7492600 events read in total (192455ms).
[10:01:33.675] <TB2>     INFO: 8561600 events read in total (220070ms).
[10:02:01.096] <TB2>     INFO: 9634800 events read in total (247491ms).
[10:02:29.243] <TB2>     INFO: 10703400 events read in total (275638ms).
[10:02:57.453] <TB2>     INFO: 11771800 events read in total (303848ms).
[10:03:25.339] <TB2>     INFO: 12844000 events read in total (331734ms).
[10:03:52.494] <TB2>     INFO: 13913000 events read in total (358889ms).
[10:04:20.630] <TB2>     INFO: 14982200 events read in total (387025ms).
[10:04:48.823] <TB2>     INFO: 16053800 events read in total (415218ms).
[10:05:16.820] <TB2>     INFO: 17122200 events read in total (443215ms).
[10:05:44.970] <TB2>     INFO: 18191200 events read in total (471365ms).
[10:06:13.121] <TB2>     INFO: 19262600 events read in total (499516ms).
[10:06:41.242] <TB2>     INFO: 20330800 events read in total (527637ms).
[10:07:09.379] <TB2>     INFO: 21399000 events read in total (555774ms).
[10:07:37.539] <TB2>     INFO: 22471200 events read in total (583934ms).
[10:08:05.685] <TB2>     INFO: 23540000 events read in total (612080ms).
[10:08:33.792] <TB2>     INFO: 24609200 events read in total (640187ms).
[10:09:01.951] <TB2>     INFO: 25681400 events read in total (668346ms).
[10:09:30.061] <TB2>     INFO: 26749800 events read in total (696457ms).
[10:09:58.153] <TB2>     INFO: 27817800 events read in total (724548ms).
[10:10:26.309] <TB2>     INFO: 28890800 events read in total (752704ms).
[10:10:54.501] <TB2>     INFO: 29959400 events read in total (780896ms).
[10:11:22.587] <TB2>     INFO: 31028800 events read in total (808982ms).
[10:11:50.719] <TB2>     INFO: 32100200 events read in total (837114ms).
[10:12:18.952] <TB2>     INFO: 33168800 events read in total (865347ms).
[10:12:47.170] <TB2>     INFO: 34238600 events read in total (893565ms).
[10:13:15.342] <TB2>     INFO: 35309400 events read in total (921737ms).
[10:13:43.638] <TB2>     INFO: 36377800 events read in total (950033ms).
[10:14:11.869] <TB2>     INFO: 37446000 events read in total (978264ms).
[10:14:40.149] <TB2>     INFO: 38517600 events read in total (1006544ms).
[10:15:08.377] <TB2>     INFO: 39585600 events read in total (1034772ms).
[10:15:36.561] <TB2>     INFO: 40653200 events read in total (1062956ms).
[10:16:04.866] <TB2>     INFO: 41723400 events read in total (1091261ms).
[10:16:33.054] <TB2>     INFO: 42793200 events read in total (1119449ms).
[10:17:01.254] <TB2>     INFO: 43861000 events read in total (1147649ms).
[10:17:29.393] <TB2>     INFO: 44928800 events read in total (1175788ms).
[10:17:57.618] <TB2>     INFO: 46000600 events read in total (1204013ms).
[10:18:25.867] <TB2>     INFO: 47069000 events read in total (1232262ms).
[10:18:54.115] <TB2>     INFO: 48136600 events read in total (1260510ms).
[10:19:22.338] <TB2>     INFO: 49206600 events read in total (1288733ms).
[10:19:50.579] <TB2>     INFO: 50276000 events read in total (1316974ms).
[10:20:18.825] <TB2>     INFO: 51343800 events read in total (1345220ms).
[10:20:47.068] <TB2>     INFO: 52411600 events read in total (1373463ms).
[10:21:15.189] <TB2>     INFO: 53482000 events read in total (1401584ms).
[10:21:43.452] <TB2>     INFO: 54550400 events read in total (1429847ms).
[10:22:11.683] <TB2>     INFO: 55618000 events read in total (1458078ms).
[10:22:39.971] <TB2>     INFO: 56685200 events read in total (1486366ms).
[10:23:08.274] <TB2>     INFO: 57755600 events read in total (1514669ms).
[10:23:36.509] <TB2>     INFO: 58825000 events read in total (1542904ms).
[10:23:43.315] <TB2>     INFO: 59072000 events read in total (1549710ms).
[10:23:43.334] <TB2>     INFO: Test took 1550791ms.
[10:23:43.391] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:23:43.517] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:23:43.517] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:44.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:23:44.720] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:45.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:23:45.924] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:47.101] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:23:47.101] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:48.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:23:48.304] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:49.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:23:49.500] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:50.695] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:23:50.695] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:51.900] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:23:51.901] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:53.103] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:23:53.103] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:54.313] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:23:54.313] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:55.517] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:23:55.517] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:56.721] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:23:56.721] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:57.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:23:57.927] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:59.130] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:23:59.130] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:24:00.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:24:00.329] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:24:01.511] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:24:01.511] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:24:02.697] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 505196544
[10:24:02.725] <TB2>     INFO: PixTestScurves::scurves() done 
[10:24:02.725] <TB2>     INFO: Vcal mean:  35.10  35.05  35.08  35.06  35.05  35.06  35.04  35.13  35.10  35.13  35.10  35.06  35.06  35.05  35.08  35.01 
[10:24:02.725] <TB2>     INFO: Vcal RMS:    0.74   0.72   0.89   0.75   0.77   0.73   0.67   0.74   0.70   0.73   0.67   0.66   0.72   0.71   0.67   0.74 
[10:24:02.725] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[10:24:02.797] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[10:24:02.797] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[10:24:02.797] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[10:24:02.797] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[10:24:02.797] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[10:24:02.798] <TB2>     INFO: ######################################################################
[10:24:02.798] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[10:24:02.798] <TB2>     INFO: ######################################################################
[10:24:02.801] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:24:03.143] <TB2>     INFO: Expecting 41600 events.
[10:24:07.226] <TB2>     INFO: 41600 events read in total (3359ms).
[10:24:07.227] <TB2>     INFO: Test took 4426ms.
[10:24:07.235] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:24:07.235] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[10:24:07.235] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:24:07.239] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 40, 78] has eff 0/10
[10:24:07.239] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 40, 78]
[10:24:07.243] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[10:24:07.243] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[10:24:07.243] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[10:24:07.243] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[10:24:07.583] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:24:07.927] <TB2>     INFO: Expecting 41600 events.
[10:24:12.067] <TB2>     INFO: 41600 events read in total (3426ms).
[10:24:12.068] <TB2>     INFO: Test took 4485ms.
[10:24:12.076] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:24:12.076] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[10:24:12.076] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[10:24:12.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.812
[10:24:12.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 193
[10:24:12.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.239
[10:24:12.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[10:24:12.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.302
[10:24:12.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[10:24:12.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.849
[10:24:12.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[10:24:12.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.091
[10:24:12.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 162
[10:24:12.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.127
[10:24:12.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[10:24:12.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.634
[10:24:12.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 185
[10:24:12.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.955
[10:24:12.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,12] phvalue 193
[10:24:12.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.866
[10:24:12.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[10:24:12.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.228
[10:24:12.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 178
[10:24:12.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.105
[10:24:12.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 166
[10:24:12.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.89
[10:24:12.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 184
[10:24:12.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.152
[10:24:12.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,10] phvalue 179
[10:24:12.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.325
[10:24:12.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 184
[10:24:12.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.152
[10:24:12.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 168
[10:24:12.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.483
[10:24:12.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[10:24:12.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[10:24:12.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[10:24:12.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[10:24:12.168] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:24:12.511] <TB2>     INFO: Expecting 41600 events.
[10:24:16.625] <TB2>     INFO: 41600 events read in total (3399ms).
[10:24:16.626] <TB2>     INFO: Test took 4458ms.
[10:24:16.634] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:24:16.634] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[10:24:16.634] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[10:24:16.638] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[10:24:16.638] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 4
[10:24:16.638] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9995
[10:24:16.638] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 77
[10:24:16.639] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.4441
[10:24:16.639] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 82
[10:24:16.639] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.1763
[10:24:16.639] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 79
[10:24:16.639] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9813
[10:24:16.639] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,26] phvalue 78
[10:24:16.639] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.8394
[10:24:16.639] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 53
[10:24:16.639] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.9241
[10:24:16.639] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 62
[10:24:16.639] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7638
[10:24:16.639] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,50] phvalue 82
[10:24:16.640] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.4031
[10:24:16.640] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 93
[10:24:16.640] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.1326
[10:24:16.640] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 74
[10:24:16.640] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.248
[10:24:16.640] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 64
[10:24:16.640] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.192
[10:24:16.640] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 63
[10:24:16.640] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.8881
[10:24:16.640] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 78
[10:24:16.640] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.7834
[10:24:16.640] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 72
[10:24:16.641] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.5322
[10:24:16.641] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 74
[10:24:16.641] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8441
[10:24:16.641] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 65
[10:24:16.641] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.2567
[10:24:16.641] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 71
[10:24:16.643] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 0 0
[10:24:17.047] <TB2>     INFO: Expecting 2560 events.
[10:24:17.005] <TB2>     INFO: 2560 events read in total (243ms).
[10:24:17.005] <TB2>     INFO: Test took 1361ms.
[10:24:18.006] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:18.006] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 1 1
[10:24:18.513] <TB2>     INFO: Expecting 2560 events.
[10:24:19.470] <TB2>     INFO: 2560 events read in total (242ms).
[10:24:19.471] <TB2>     INFO: Test took 1465ms.
[10:24:19.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:19.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 2 2
[10:24:19.978] <TB2>     INFO: Expecting 2560 events.
[10:24:20.936] <TB2>     INFO: 2560 events read in total (243ms).
[10:24:20.936] <TB2>     INFO: Test took 1465ms.
[10:24:20.936] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:20.936] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 26, 3 3
[10:24:21.444] <TB2>     INFO: Expecting 2560 events.
[10:24:22.401] <TB2>     INFO: 2560 events read in total (242ms).
[10:24:22.402] <TB2>     INFO: Test took 1466ms.
[10:24:22.402] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:22.402] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 4 4
[10:24:22.909] <TB2>     INFO: Expecting 2560 events.
[10:24:23.866] <TB2>     INFO: 2560 events read in total (242ms).
[10:24:23.866] <TB2>     INFO: Test took 1463ms.
[10:24:23.867] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:23.867] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 5 5
[10:24:24.374] <TB2>     INFO: Expecting 2560 events.
[10:24:25.331] <TB2>     INFO: 2560 events read in total (242ms).
[10:24:25.332] <TB2>     INFO: Test took 1465ms.
[10:24:25.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:25.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 50, 6 6
[10:24:25.839] <TB2>     INFO: Expecting 2560 events.
[10:24:26.796] <TB2>     INFO: 2560 events read in total (242ms).
[10:24:26.797] <TB2>     INFO: Test took 1464ms.
[10:24:26.799] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:26.799] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 7 7
[10:24:27.305] <TB2>     INFO: Expecting 2560 events.
[10:24:28.264] <TB2>     INFO: 2560 events read in total (244ms).
[10:24:28.264] <TB2>     INFO: Test took 1464ms.
[10:24:28.264] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:28.265] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 8 8
[10:24:28.772] <TB2>     INFO: Expecting 2560 events.
[10:24:29.732] <TB2>     INFO: 2560 events read in total (245ms).
[10:24:29.732] <TB2>     INFO: Test took 1467ms.
[10:24:29.732] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:29.732] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 9 9
[10:24:30.240] <TB2>     INFO: Expecting 2560 events.
[10:24:31.199] <TB2>     INFO: 2560 events read in total (245ms).
[10:24:31.200] <TB2>     INFO: Test took 1467ms.
[10:24:31.200] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:31.200] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 10 10
[10:24:31.707] <TB2>     INFO: Expecting 2560 events.
[10:24:32.667] <TB2>     INFO: 2560 events read in total (245ms).
[10:24:32.667] <TB2>     INFO: Test took 1467ms.
[10:24:32.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:32.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 11 11
[10:24:33.175] <TB2>     INFO: Expecting 2560 events.
[10:24:34.134] <TB2>     INFO: 2560 events read in total (244ms).
[10:24:34.135] <TB2>     INFO: Test took 1467ms.
[10:24:34.135] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:34.135] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 12 12
[10:24:34.643] <TB2>     INFO: Expecting 2560 events.
[10:24:35.600] <TB2>     INFO: 2560 events read in total (242ms).
[10:24:35.601] <TB2>     INFO: Test took 1466ms.
[10:24:35.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:35.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 13 13
[10:24:36.108] <TB2>     INFO: Expecting 2560 events.
[10:24:37.066] <TB2>     INFO: 2560 events read in total (243ms).
[10:24:37.066] <TB2>     INFO: Test took 1464ms.
[10:24:37.067] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:37.067] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 14 14
[10:24:37.574] <TB2>     INFO: Expecting 2560 events.
[10:24:38.532] <TB2>     INFO: 2560 events read in total (243ms).
[10:24:38.533] <TB2>     INFO: Test took 1466ms.
[10:24:38.533] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:38.533] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 15 15
[10:24:39.042] <TB2>     INFO: Expecting 2560 events.
[10:24:39.999] <TB2>     INFO: 2560 events read in total (242ms).
[10:24:39.000] <TB2>     INFO: Test took 1467ms.
[10:24:39.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:39.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[10:24:39.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[10:24:39.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[10:24:39.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[10:24:39.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[10:24:39.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[10:24:39.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[10:24:39.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[10:24:39.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[10:24:39.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[10:24:39.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[10:24:39.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[10:24:39.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC12
[10:24:39.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[10:24:39.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[10:24:39.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC15
[10:24:39.003] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:24:40.509] <TB2>     INFO: Expecting 655360 events.
[10:24:52.236] <TB2>     INFO: 655360 events read in total (11013ms).
[10:24:52.247] <TB2>     INFO: Expecting 655360 events.
[10:25:03.945] <TB2>     INFO: 655360 events read in total (11142ms).
[10:25:03.961] <TB2>     INFO: Expecting 655360 events.
[10:25:15.524] <TB2>     INFO: 655360 events read in total (11005ms).
[10:25:15.544] <TB2>     INFO: Expecting 655360 events.
[10:25:27.229] <TB2>     INFO: 655360 events read in total (11131ms).
[10:25:27.252] <TB2>     INFO: Expecting 655360 events.
[10:25:38.815] <TB2>     INFO: 655360 events read in total (11014ms).
[10:25:38.843] <TB2>     INFO: Expecting 655360 events.
[10:25:50.411] <TB2>     INFO: 655360 events read in total (11023ms).
[10:25:50.444] <TB2>     INFO: Expecting 655360 events.
[10:26:02.113] <TB2>     INFO: 655360 events read in total (11132ms).
[10:26:02.149] <TB2>     INFO: Expecting 655360 events.
[10:26:13.725] <TB2>     INFO: 655360 events read in total (11039ms).
[10:26:13.765] <TB2>     INFO: Expecting 655360 events.
[10:26:25.538] <TB2>     INFO: 655360 events read in total (11241ms).
[10:26:25.584] <TB2>     INFO: Expecting 655360 events.
[10:26:37.150] <TB2>     INFO: 655360 events read in total (11039ms).
[10:26:37.201] <TB2>     INFO: Expecting 655360 events.
[10:26:48.791] <TB2>     INFO: 655360 events read in total (11064ms).
[10:26:48.846] <TB2>     INFO: Expecting 655360 events.
[10:27:00.415] <TB2>     INFO: 655360 events read in total (11043ms).
[10:27:00.474] <TB2>     INFO: Expecting 655360 events.
[10:27:12.058] <TB2>     INFO: 655360 events read in total (11057ms).
[10:27:12.120] <TB2>     INFO: Expecting 655360 events.
[10:27:23.912] <TB2>     INFO: 655360 events read in total (11265ms).
[10:27:23.977] <TB2>     INFO: Expecting 655360 events.
[10:27:35.594] <TB2>     INFO: 655360 events read in total (11090ms).
[10:27:35.665] <TB2>     INFO: Expecting 655360 events.
[10:27:47.265] <TB2>     INFO: 655360 events read in total (11074ms).
[10:27:47.339] <TB2>     INFO: Test took 187336ms.
[10:27:47.432] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:27:47.739] <TB2>     INFO: Expecting 655360 events.
[10:27:59.173] <TB2>     INFO: 655360 events read in total (10719ms).
[10:27:59.184] <TB2>     INFO: Expecting 655360 events.
[10:28:10.423] <TB2>     INFO: 655360 events read in total (10678ms).
[10:28:10.438] <TB2>     INFO: Expecting 655360 events.
[10:28:22.088] <TB2>     INFO: 655360 events read in total (11088ms).
[10:28:22.108] <TB2>     INFO: Expecting 655360 events.
[10:28:33.644] <TB2>     INFO: 655360 events read in total (10979ms).
[10:28:33.668] <TB2>     INFO: Expecting 655360 events.
[10:28:45.367] <TB2>     INFO: 655360 events read in total (11151ms).
[10:28:45.394] <TB2>     INFO: Expecting 655360 events.
[10:28:56.948] <TB2>     INFO: 655360 events read in total (11010ms).
[10:28:56.980] <TB2>     INFO: Expecting 655360 events.
[10:29:08.521] <TB2>     INFO: 655360 events read in total (11000ms).
[10:29:08.557] <TB2>     INFO: Expecting 655360 events.
[10:29:20.131] <TB2>     INFO: 655360 events read in total (11036ms).
[10:29:20.171] <TB2>     INFO: Expecting 655360 events.
[10:29:31.773] <TB2>     INFO: 655360 events read in total (11068ms).
[10:29:31.818] <TB2>     INFO: Expecting 655360 events.
[10:29:43.350] <TB2>     INFO: 655360 events read in total (11004ms).
[10:29:43.400] <TB2>     INFO: Expecting 655360 events.
[10:29:54.740] <TB2>     INFO: 655360 events read in total (10814ms).
[10:29:54.793] <TB2>     INFO: Expecting 655360 events.
[10:30:06.342] <TB2>     INFO: 655360 events read in total (11023ms).
[10:30:06.399] <TB2>     INFO: Expecting 655360 events.
[10:30:17.951] <TB2>     INFO: 655360 events read in total (11025ms).
[10:30:18.012] <TB2>     INFO: Expecting 655360 events.
[10:30:29.700] <TB2>     INFO: 655360 events read in total (11161ms).
[10:30:29.766] <TB2>     INFO: Expecting 655360 events.
[10:30:41.441] <TB2>     INFO: 655360 events read in total (11148ms).
[10:30:41.511] <TB2>     INFO: Expecting 655360 events.
[10:30:53.032] <TB2>     INFO: 655360 events read in total (10995ms).
[10:30:53.105] <TB2>     INFO: Test took 185673ms.
[10:30:53.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:53.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[10:30:53.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:53.280] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[10:30:53.280] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:53.280] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[10:30:53.280] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:53.280] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[10:30:53.280] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:53.281] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[10:30:53.281] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:53.281] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[10:30:53.281] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:53.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[10:30:53.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:53.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[10:30:53.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:53.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[10:30:53.283] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:53.283] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[10:30:53.283] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:53.283] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[10:30:53.283] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:53.284] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[10:30:53.284] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:53.284] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[10:30:53.284] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:53.285] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[10:30:53.285] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:53.285] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[10:30:53.285] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:53.285] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[10:30:53.285] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:53.293] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:53.300] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:53.307] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:53.314] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:53.321] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:53.328] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:53.335] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:53.342] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:53.349] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:53.356] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:53.363] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:53.370] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:53.377] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[10:30:53.384] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[10:30:53.391] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[10:30:53.398] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[10:30:53.405] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[10:30:53.412] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[10:30:53.418] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[10:30:53.426] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:53.432] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[10:30:53.440] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[10:30:53.446] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[10:30:53.453] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[10:30:53.460] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:53.467] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:53.475] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[10:30:53.502] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C0.dat
[10:30:53.503] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C1.dat
[10:30:53.503] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C2.dat
[10:30:53.503] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C3.dat
[10:30:53.503] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C4.dat
[10:30:53.503] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C5.dat
[10:30:53.503] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C6.dat
[10:30:53.503] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C7.dat
[10:30:53.503] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C8.dat
[10:30:53.504] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C9.dat
[10:30:53.504] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C10.dat
[10:30:53.504] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C11.dat
[10:30:53.504] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C12.dat
[10:30:53.504] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C13.dat
[10:30:53.504] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C14.dat
[10:30:53.504] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C15.dat
[10:30:53.849] <TB2>     INFO: Expecting 41600 events.
[10:30:57.690] <TB2>     INFO: 41600 events read in total (3126ms).
[10:30:57.691] <TB2>     INFO: Test took 4185ms.
[10:30:58.338] <TB2>     INFO: Expecting 41600 events.
[10:31:02.169] <TB2>     INFO: 41600 events read in total (3116ms).
[10:31:02.170] <TB2>     INFO: Test took 4180ms.
[10:31:02.818] <TB2>     INFO: Expecting 41600 events.
[10:31:06.653] <TB2>     INFO: 41600 events read in total (3120ms).
[10:31:06.653] <TB2>     INFO: Test took 4181ms.
[10:31:06.958] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:07.090] <TB2>     INFO: Expecting 2560 events.
[10:31:08.049] <TB2>     INFO: 2560 events read in total (244ms).
[10:31:08.050] <TB2>     INFO: Test took 1092ms.
[10:31:08.052] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:08.557] <TB2>     INFO: Expecting 2560 events.
[10:31:09.516] <TB2>     INFO: 2560 events read in total (244ms).
[10:31:09.516] <TB2>     INFO: Test took 1464ms.
[10:31:09.519] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:10.025] <TB2>     INFO: Expecting 2560 events.
[10:31:10.984] <TB2>     INFO: 2560 events read in total (244ms).
[10:31:10.984] <TB2>     INFO: Test took 1465ms.
[10:31:10.987] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:11.493] <TB2>     INFO: Expecting 2560 events.
[10:31:12.452] <TB2>     INFO: 2560 events read in total (244ms).
[10:31:12.452] <TB2>     INFO: Test took 1465ms.
[10:31:12.454] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:12.961] <TB2>     INFO: Expecting 2560 events.
[10:31:13.919] <TB2>     INFO: 2560 events read in total (243ms).
[10:31:13.920] <TB2>     INFO: Test took 1466ms.
[10:31:13.922] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:14.428] <TB2>     INFO: Expecting 2560 events.
[10:31:15.388] <TB2>     INFO: 2560 events read in total (245ms).
[10:31:15.388] <TB2>     INFO: Test took 1466ms.
[10:31:15.390] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:15.897] <TB2>     INFO: Expecting 2560 events.
[10:31:16.856] <TB2>     INFO: 2560 events read in total (245ms).
[10:31:16.856] <TB2>     INFO: Test took 1466ms.
[10:31:16.858] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:17.365] <TB2>     INFO: Expecting 2560 events.
[10:31:18.324] <TB2>     INFO: 2560 events read in total (245ms).
[10:31:18.324] <TB2>     INFO: Test took 1466ms.
[10:31:18.326] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:18.833] <TB2>     INFO: Expecting 2560 events.
[10:31:19.790] <TB2>     INFO: 2560 events read in total (242ms).
[10:31:19.791] <TB2>     INFO: Test took 1465ms.
[10:31:19.793] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:20.299] <TB2>     INFO: Expecting 2560 events.
[10:31:21.259] <TB2>     INFO: 2560 events read in total (245ms).
[10:31:21.259] <TB2>     INFO: Test took 1466ms.
[10:31:21.262] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:21.768] <TB2>     INFO: Expecting 2560 events.
[10:31:22.727] <TB2>     INFO: 2560 events read in total (244ms).
[10:31:22.728] <TB2>     INFO: Test took 1466ms.
[10:31:22.730] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:23.236] <TB2>     INFO: Expecting 2560 events.
[10:31:24.195] <TB2>     INFO: 2560 events read in total (244ms).
[10:31:24.196] <TB2>     INFO: Test took 1466ms.
[10:31:24.199] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:24.704] <TB2>     INFO: Expecting 2560 events.
[10:31:25.661] <TB2>     INFO: 2560 events read in total (242ms).
[10:31:25.661] <TB2>     INFO: Test took 1462ms.
[10:31:25.663] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:26.170] <TB2>     INFO: Expecting 2560 events.
[10:31:27.129] <TB2>     INFO: 2560 events read in total (244ms).
[10:31:27.130] <TB2>     INFO: Test took 1467ms.
[10:31:27.133] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:27.638] <TB2>     INFO: Expecting 2560 events.
[10:31:28.597] <TB2>     INFO: 2560 events read in total (244ms).
[10:31:28.598] <TB2>     INFO: Test took 1466ms.
[10:31:28.600] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:29.106] <TB2>     INFO: Expecting 2560 events.
[10:31:30.066] <TB2>     INFO: 2560 events read in total (245ms).
[10:31:30.066] <TB2>     INFO: Test took 1466ms.
[10:31:30.068] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:30.574] <TB2>     INFO: Expecting 2560 events.
[10:31:31.535] <TB2>     INFO: 2560 events read in total (245ms).
[10:31:31.535] <TB2>     INFO: Test took 1467ms.
[10:31:31.538] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:32.043] <TB2>     INFO: Expecting 2560 events.
[10:31:32.003] <TB2>     INFO: 2560 events read in total (245ms).
[10:31:32.003] <TB2>     INFO: Test took 1465ms.
[10:31:32.005] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:33.512] <TB2>     INFO: Expecting 2560 events.
[10:31:34.472] <TB2>     INFO: 2560 events read in total (245ms).
[10:31:34.472] <TB2>     INFO: Test took 1467ms.
[10:31:34.475] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:34.981] <TB2>     INFO: Expecting 2560 events.
[10:31:35.940] <TB2>     INFO: 2560 events read in total (244ms).
[10:31:35.941] <TB2>     INFO: Test took 1466ms.
[10:31:35.943] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:36.449] <TB2>     INFO: Expecting 2560 events.
[10:31:37.407] <TB2>     INFO: 2560 events read in total (243ms).
[10:31:37.408] <TB2>     INFO: Test took 1465ms.
[10:31:37.410] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:37.916] <TB2>     INFO: Expecting 2560 events.
[10:31:38.875] <TB2>     INFO: 2560 events read in total (244ms).
[10:31:38.875] <TB2>     INFO: Test took 1465ms.
[10:31:38.877] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:39.383] <TB2>     INFO: Expecting 2560 events.
[10:31:40.340] <TB2>     INFO: 2560 events read in total (242ms).
[10:31:40.341] <TB2>     INFO: Test took 1464ms.
[10:31:40.344] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:40.849] <TB2>     INFO: Expecting 2560 events.
[10:31:41.806] <TB2>     INFO: 2560 events read in total (242ms).
[10:31:41.807] <TB2>     INFO: Test took 1463ms.
[10:31:41.809] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:42.315] <TB2>     INFO: Expecting 2560 events.
[10:31:43.275] <TB2>     INFO: 2560 events read in total (245ms).
[10:31:43.275] <TB2>     INFO: Test took 1466ms.
[10:31:43.278] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:43.784] <TB2>     INFO: Expecting 2560 events.
[10:31:44.744] <TB2>     INFO: 2560 events read in total (244ms).
[10:31:44.744] <TB2>     INFO: Test took 1466ms.
[10:31:44.746] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:45.253] <TB2>     INFO: Expecting 2560 events.
[10:31:46.213] <TB2>     INFO: 2560 events read in total (245ms).
[10:31:46.213] <TB2>     INFO: Test took 1467ms.
[10:31:46.215] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:46.722] <TB2>     INFO: Expecting 2560 events.
[10:31:47.680] <TB2>     INFO: 2560 events read in total (243ms).
[10:31:47.680] <TB2>     INFO: Test took 1465ms.
[10:31:47.683] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:48.189] <TB2>     INFO: Expecting 2560 events.
[10:31:49.148] <TB2>     INFO: 2560 events read in total (244ms).
[10:31:49.149] <TB2>     INFO: Test took 1466ms.
[10:31:49.152] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:49.657] <TB2>     INFO: Expecting 2560 events.
[10:31:50.614] <TB2>     INFO: 2560 events read in total (242ms).
[10:31:50.614] <TB2>     INFO: Test took 1463ms.
[10:31:50.617] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:51.123] <TB2>     INFO: Expecting 2560 events.
[10:31:52.082] <TB2>     INFO: 2560 events read in total (244ms).
[10:31:52.083] <TB2>     INFO: Test took 1467ms.
[10:31:52.085] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:52.591] <TB2>     INFO: Expecting 2560 events.
[10:31:53.551] <TB2>     INFO: 2560 events read in total (245ms).
[10:31:53.551] <TB2>     INFO: Test took 1466ms.
[10:31:54.564] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[10:31:54.564] <TB2>     INFO: PH scale (per ROC):    83  76  78  70  70  77  77  67  74  80  68  78  80  80  73  66
[10:31:54.564] <TB2>     INFO: PH offset (per ROC):  171 171 171 175 200 182 167 164 177 181 189 173 176 175 186 183
[10:31:54.739] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[10:31:54.742] <TB2>     INFO: ######################################################################
[10:31:54.742] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[10:31:54.742] <TB2>     INFO: ######################################################################
[10:31:54.742] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[10:31:54.753] <TB2>     INFO: scanning low vcal = 10
[10:31:55.096] <TB2>     INFO: Expecting 41600 events.
[10:31:58.818] <TB2>     INFO: 41600 events read in total (3007ms).
[10:31:58.818] <TB2>     INFO: Test took 4065ms.
[10:31:58.820] <TB2>     INFO: scanning low vcal = 20
[10:31:59.326] <TB2>     INFO: Expecting 41600 events.
[10:32:03.041] <TB2>     INFO: 41600 events read in total (3000ms).
[10:32:03.042] <TB2>     INFO: Test took 4222ms.
[10:32:03.043] <TB2>     INFO: scanning low vcal = 30
[10:32:03.550] <TB2>     INFO: Expecting 41600 events.
[10:32:07.277] <TB2>     INFO: 41600 events read in total (3012ms).
[10:32:07.277] <TB2>     INFO: Test took 4234ms.
[10:32:07.279] <TB2>     INFO: scanning low vcal = 40
[10:32:07.781] <TB2>     INFO: Expecting 41600 events.
[10:32:12.024] <TB2>     INFO: 41600 events read in total (3528ms).
[10:32:12.024] <TB2>     INFO: Test took 4745ms.
[10:32:12.027] <TB2>     INFO: scanning low vcal = 50
[10:32:12.446] <TB2>     INFO: Expecting 41600 events.
[10:32:16.710] <TB2>     INFO: 41600 events read in total (3549ms).
[10:32:16.711] <TB2>     INFO: Test took 4684ms.
[10:32:16.714] <TB2>     INFO: scanning low vcal = 60
[10:32:17.132] <TB2>     INFO: Expecting 41600 events.
[10:32:21.388] <TB2>     INFO: 41600 events read in total (3541ms).
[10:32:21.388] <TB2>     INFO: Test took 4674ms.
[10:32:21.391] <TB2>     INFO: scanning low vcal = 70
[10:32:21.808] <TB2>     INFO: Expecting 41600 events.
[10:32:26.072] <TB2>     INFO: 41600 events read in total (3549ms).
[10:32:26.073] <TB2>     INFO: Test took 4682ms.
[10:32:26.076] <TB2>     INFO: scanning low vcal = 80
[10:32:26.493] <TB2>     INFO: Expecting 41600 events.
[10:32:30.787] <TB2>     INFO: 41600 events read in total (3579ms).
[10:32:30.788] <TB2>     INFO: Test took 4712ms.
[10:32:30.791] <TB2>     INFO: scanning low vcal = 90
[10:32:31.208] <TB2>     INFO: Expecting 41600 events.
[10:32:35.458] <TB2>     INFO: 41600 events read in total (3535ms).
[10:32:35.459] <TB2>     INFO: Test took 4668ms.
[10:32:35.462] <TB2>     INFO: scanning low vcal = 100
[10:32:35.879] <TB2>     INFO: Expecting 41600 events.
[10:32:40.276] <TB2>     INFO: 41600 events read in total (3683ms).
[10:32:40.277] <TB2>     INFO: Test took 4815ms.
[10:32:40.279] <TB2>     INFO: scanning low vcal = 110
[10:32:40.694] <TB2>     INFO: Expecting 41600 events.
[10:32:44.947] <TB2>     INFO: 41600 events read in total (3538ms).
[10:32:44.948] <TB2>     INFO: Test took 4669ms.
[10:32:44.951] <TB2>     INFO: scanning low vcal = 120
[10:32:45.369] <TB2>     INFO: Expecting 41600 events.
[10:32:49.624] <TB2>     INFO: 41600 events read in total (3540ms).
[10:32:49.625] <TB2>     INFO: Test took 4674ms.
[10:32:49.628] <TB2>     INFO: scanning low vcal = 130
[10:32:50.042] <TB2>     INFO: Expecting 41600 events.
[10:32:54.287] <TB2>     INFO: 41600 events read in total (3530ms).
[10:32:54.287] <TB2>     INFO: Test took 4659ms.
[10:32:54.291] <TB2>     INFO: scanning low vcal = 140
[10:32:54.706] <TB2>     INFO: Expecting 41600 events.
[10:32:58.975] <TB2>     INFO: 41600 events read in total (3554ms).
[10:32:58.975] <TB2>     INFO: Test took 4684ms.
[10:32:58.978] <TB2>     INFO: scanning low vcal = 150
[10:32:59.392] <TB2>     INFO: Expecting 41600 events.
[10:33:03.647] <TB2>     INFO: 41600 events read in total (3540ms).
[10:33:03.648] <TB2>     INFO: Test took 4670ms.
[10:33:03.651] <TB2>     INFO: scanning low vcal = 160
[10:33:04.069] <TB2>     INFO: Expecting 41600 events.
[10:33:08.327] <TB2>     INFO: 41600 events read in total (3543ms).
[10:33:08.328] <TB2>     INFO: Test took 4677ms.
[10:33:08.332] <TB2>     INFO: scanning low vcal = 170
[10:33:08.750] <TB2>     INFO: Expecting 41600 events.
[10:33:12.005] <TB2>     INFO: 41600 events read in total (3540ms).
[10:33:13.006] <TB2>     INFO: Test took 4674ms.
[10:33:13.010] <TB2>     INFO: scanning low vcal = 180
[10:33:13.425] <TB2>     INFO: Expecting 41600 events.
[10:33:17.687] <TB2>     INFO: 41600 events read in total (3546ms).
[10:33:17.688] <TB2>     INFO: Test took 4678ms.
[10:33:17.691] <TB2>     INFO: scanning low vcal = 190
[10:33:18.108] <TB2>     INFO: Expecting 41600 events.
[10:33:22.372] <TB2>     INFO: 41600 events read in total (3550ms).
[10:33:22.373] <TB2>     INFO: Test took 4682ms.
[10:33:22.376] <TB2>     INFO: scanning low vcal = 200
[10:33:22.790] <TB2>     INFO: Expecting 41600 events.
[10:33:27.048] <TB2>     INFO: 41600 events read in total (3543ms).
[10:33:27.048] <TB2>     INFO: Test took 4672ms.
[10:33:27.051] <TB2>     INFO: scanning low vcal = 210
[10:33:27.469] <TB2>     INFO: Expecting 41600 events.
[10:33:31.715] <TB2>     INFO: 41600 events read in total (3531ms).
[10:33:31.716] <TB2>     INFO: Test took 4665ms.
[10:33:31.719] <TB2>     INFO: scanning low vcal = 220
[10:33:32.139] <TB2>     INFO: Expecting 41600 events.
[10:33:36.411] <TB2>     INFO: 41600 events read in total (3557ms).
[10:33:36.412] <TB2>     INFO: Test took 4693ms.
[10:33:36.415] <TB2>     INFO: scanning low vcal = 230
[10:33:36.829] <TB2>     INFO: Expecting 41600 events.
[10:33:41.098] <TB2>     INFO: 41600 events read in total (3554ms).
[10:33:41.099] <TB2>     INFO: Test took 4684ms.
[10:33:41.102] <TB2>     INFO: scanning low vcal = 240
[10:33:41.521] <TB2>     INFO: Expecting 41600 events.
[10:33:45.788] <TB2>     INFO: 41600 events read in total (3552ms).
[10:33:45.789] <TB2>     INFO: Test took 4687ms.
[10:33:45.792] <TB2>     INFO: scanning low vcal = 250
[10:33:46.210] <TB2>     INFO: Expecting 41600 events.
[10:33:50.474] <TB2>     INFO: 41600 events read in total (3550ms).
[10:33:50.475] <TB2>     INFO: Test took 4683ms.
[10:33:50.479] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[10:33:50.894] <TB2>     INFO: Expecting 41600 events.
[10:33:55.156] <TB2>     INFO: 41600 events read in total (3547ms).
[10:33:55.156] <TB2>     INFO: Test took 4677ms.
[10:33:55.159] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[10:33:55.575] <TB2>     INFO: Expecting 41600 events.
[10:33:59.840] <TB2>     INFO: 41600 events read in total (3550ms).
[10:33:59.841] <TB2>     INFO: Test took 4682ms.
[10:33:59.844] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[10:34:00.258] <TB2>     INFO: Expecting 41600 events.
[10:34:04.537] <TB2>     INFO: 41600 events read in total (3564ms).
[10:34:04.537] <TB2>     INFO: Test took 4693ms.
[10:34:04.540] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[10:34:04.958] <TB2>     INFO: Expecting 41600 events.
[10:34:09.209] <TB2>     INFO: 41600 events read in total (3536ms).
[10:34:09.210] <TB2>     INFO: Test took 4670ms.
[10:34:09.213] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[10:34:09.632] <TB2>     INFO: Expecting 41600 events.
[10:34:13.892] <TB2>     INFO: 41600 events read in total (3545ms).
[10:34:13.893] <TB2>     INFO: Test took 4680ms.
[10:34:14.441] <TB2>     INFO: PixTestGainPedestal::measure() done 
[10:34:14.444] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[10:34:14.444] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[10:34:14.444] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[10:34:14.445] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[10:34:14.445] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[10:34:14.445] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[10:34:14.445] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[10:34:14.445] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[10:34:14.445] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[10:34:14.446] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[10:34:14.446] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[10:34:14.446] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[10:34:14.446] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[10:34:14.446] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[10:34:14.446] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[10:34:14.446] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[10:34:52.629] <TB2>     INFO: PixTestGainPedestal::fit() done
[10:34:52.629] <TB2>     INFO: non-linearity mean:  0.957 0.955 0.954 0.959 0.960 0.959 0.955 0.956 0.958 0.961 0.950 0.954 0.968 0.963 0.954 0.956
[10:34:52.629] <TB2>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.006 0.008 0.006 0.006 0.006 0.005 0.006 0.007 0.006 0.005 0.005 0.007 0.006
[10:34:52.629] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[10:34:52.652] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[10:34:52.674] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[10:34:52.697] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[10:34:52.719] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[10:34:52.741] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[10:34:52.763] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[10:34:52.785] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[10:34:52.808] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[10:34:52.830] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[10:34:52.852] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[10:34:52.874] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[10:34:52.897] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[10:34:52.919] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[10:34:52.941] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[10:34:52.963] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[10:34:52.985] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[10:34:52.985] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[10:34:52.993] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[10:34:52.993] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[10:34:52.996] <TB2>     INFO: ######################################################################
[10:34:52.996] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[10:34:52.996] <TB2>     INFO: ######################################################################
[10:34:52.998] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[10:34:53.008] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:34:53.008] <TB2>     INFO:     run 1 of 1
[10:34:53.008] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:34:53.356] <TB2>     INFO: Expecting 3120000 events.
[10:35:44.733] <TB2>     INFO: 1319845 events read in total (50662ms).
[10:36:35.551] <TB2>     INFO: 2640975 events read in total (101481ms).
[10:36:54.148] <TB2>     INFO: 3120000 events read in total (120078ms).
[10:36:54.190] <TB2>     INFO: Test took 121183ms.
[10:36:54.258] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:36:54.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:36:55.828] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:36:57.171] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:36:58.505] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:36:59.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:37:01.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:37:02.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:37:04.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:37:05.591] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:37:06.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:37:08.311] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:37:09.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:37:11.108] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:37:12.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:37:13.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:37:15.262] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:37:16.731] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392175616
[10:37:16.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[10:37:16.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.8585, RMS = 1.82064
[10:37:16.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[10:37:16.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[10:37:16.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.9311, RMS = 1.89701
[10:37:16.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[10:37:16.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[10:37:16.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.407, RMS = 0.873513
[10:37:16.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[10:37:16.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[10:37:16.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1755, RMS = 1.08195
[10:37:16.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[10:37:16.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[10:37:16.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.8343, RMS = 1.48344
[10:37:16.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[10:37:16.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[10:37:16.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.7157, RMS = 1.64267
[10:37:16.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[10:37:16.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[10:37:16.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3751, RMS = 1.52099
[10:37:16.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[10:37:16.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[10:37:16.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6826, RMS = 1.31765
[10:37:16.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[10:37:16.772] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[10:37:16.772] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9965, RMS = 1.73742
[10:37:16.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[10:37:16.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[10:37:16.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.6671, RMS = 1.93758
[10:37:16.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[10:37:16.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[10:37:16.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6033, RMS = 1.38973
[10:37:16.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[10:37:16.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[10:37:16.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6804, RMS = 1.25485
[10:37:16.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[10:37:16.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[10:37:16.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9184, RMS = 1.10739
[10:37:16.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[10:37:16.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[10:37:16.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4182, RMS = 1.14189
[10:37:16.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[10:37:16.778] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[10:37:16.778] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8784, RMS = 1.23129
[10:37:16.778] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[10:37:16.778] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[10:37:16.778] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5822, RMS = 1.32191
[10:37:16.778] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:37:16.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[10:37:16.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5868, RMS = 0.913959
[10:37:16.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[10:37:16.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[10:37:16.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3445, RMS = 1.30982
[10:37:16.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[10:37:16.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[10:37:16.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.7296, RMS = 1.32097
[10:37:16.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:37:16.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[10:37:16.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3081, RMS = 1.64694
[10:37:16.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[10:37:16.781] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[10:37:16.781] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6972, RMS = 1.4452
[10:37:16.781] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[10:37:16.781] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[10:37:16.781] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3774, RMS = 1.18946
[10:37:16.781] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[10:37:16.782] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[10:37:16.782] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3742, RMS = 1.20548
[10:37:16.782] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[10:37:16.782] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[10:37:16.782] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6379, RMS = 1.26946
[10:37:16.782] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[10:37:16.783] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[10:37:16.784] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0587, RMS = 1.59764
[10:37:16.784] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:37:16.784] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[10:37:16.784] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.6324, RMS = 1.75358
[10:37:16.784] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:37:16.785] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[10:37:16.785] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.9097, RMS = 2.08964
[10:37:16.785] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[10:37:16.785] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[10:37:16.785] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.0469, RMS = 2.11273
[10:37:16.785] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[10:37:16.786] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[10:37:16.786] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.2274, RMS = 1.28164
[10:37:16.786] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[10:37:16.786] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[10:37:16.786] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.0987, RMS = 1.4404
[10:37:16.786] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[10:37:16.787] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[10:37:16.787] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.6518, RMS = 1.64158
[10:37:16.787] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[10:37:16.787] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[10:37:16.787] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.4353, RMS = 2.10358
[10:37:16.787] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[10:37:16.790] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[10:37:16.790] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    1    0    0    0   16    0    1    0    0    0    0    0    0
[10:37:16.790] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[10:37:16.886] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[10:37:16.886] <TB2>     INFO: enter test to run
[10:37:16.886] <TB2>     INFO:   test:  no parameter change
[10:37:16.887] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.1mA
[10:37:16.888] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 462.3mA
[10:37:16.888] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.3 C
[10:37:16.888] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[10:37:17.382] <TB2>    QUIET: Connection to board 141 closed.
[10:37:17.383] <TB2>     INFO: pXar: this is the end, my friend
[10:37:17.383] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
