// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "11/24/2023 20:48:53"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module tx_shift_register (
	clk,
	reset_n,
	shift,
	load,
	data_in,
	txData);
input 	clk;
input 	reset_n;
input 	shift;
input 	load;
input 	[10:0] data_in;
output 	txData;

// Design Ports Information
// txData	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_in[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// load	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// shift	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset_n	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[1]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[2]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[3]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[4]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[5]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[6]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[7]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[8]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[9]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[10]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \shift~combout ;
wire \load~combout ;
wire \n_data[10]~11_combout ;
wire \reset_n~combout ;
wire \reset_n~clkctrl_outclk ;
wire \n_data[9]~10_combout ;
wire \p_data[1]~0_combout ;
wire \n_data[8]~9_combout ;
wire \n_data[7]~8_combout ;
wire \n_data[6]~7_combout ;
wire \n_data[5]~6_combout ;
wire \n_data[4]~5_combout ;
wire \n_data[3]~4_combout ;
wire \n_data[2]~3_combout ;
wire \n_data[1]~2_combout ;
wire \n_data[0]~0_combout ;
wire \n_data[0]~1_combout ;
wire [10:0] p_data;
wire [10:0] \data_in~combout ;


// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[0]));
// synopsys translate_off
defparam \data_in[0]~I .input_async_reset = "none";
defparam \data_in[0]~I .input_power_up = "low";
defparam \data_in[0]~I .input_register_mode = "none";
defparam \data_in[0]~I .input_sync_reset = "none";
defparam \data_in[0]~I .oe_async_reset = "none";
defparam \data_in[0]~I .oe_power_up = "low";
defparam \data_in[0]~I .oe_register_mode = "none";
defparam \data_in[0]~I .oe_sync_reset = "none";
defparam \data_in[0]~I .operation_mode = "input";
defparam \data_in[0]~I .output_async_reset = "none";
defparam \data_in[0]~I .output_power_up = "low";
defparam \data_in[0]~I .output_register_mode = "none";
defparam \data_in[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[6]));
// synopsys translate_off
defparam \data_in[6]~I .input_async_reset = "none";
defparam \data_in[6]~I .input_power_up = "low";
defparam \data_in[6]~I .input_register_mode = "none";
defparam \data_in[6]~I .input_sync_reset = "none";
defparam \data_in[6]~I .oe_async_reset = "none";
defparam \data_in[6]~I .oe_power_up = "low";
defparam \data_in[6]~I .oe_register_mode = "none";
defparam \data_in[6]~I .oe_sync_reset = "none";
defparam \data_in[6]~I .operation_mode = "input";
defparam \data_in[6]~I .output_async_reset = "none";
defparam \data_in[6]~I .output_power_up = "low";
defparam \data_in[6]~I .output_register_mode = "none";
defparam \data_in[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[7]));
// synopsys translate_off
defparam \data_in[7]~I .input_async_reset = "none";
defparam \data_in[7]~I .input_power_up = "low";
defparam \data_in[7]~I .input_register_mode = "none";
defparam \data_in[7]~I .input_sync_reset = "none";
defparam \data_in[7]~I .oe_async_reset = "none";
defparam \data_in[7]~I .oe_power_up = "low";
defparam \data_in[7]~I .oe_register_mode = "none";
defparam \data_in[7]~I .oe_sync_reset = "none";
defparam \data_in[7]~I .operation_mode = "input";
defparam \data_in[7]~I .output_async_reset = "none";
defparam \data_in[7]~I .output_power_up = "low";
defparam \data_in[7]~I .output_register_mode = "none";
defparam \data_in[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[10]));
// synopsys translate_off
defparam \data_in[10]~I .input_async_reset = "none";
defparam \data_in[10]~I .input_power_up = "low";
defparam \data_in[10]~I .input_register_mode = "none";
defparam \data_in[10]~I .input_sync_reset = "none";
defparam \data_in[10]~I .oe_async_reset = "none";
defparam \data_in[10]~I .oe_power_up = "low";
defparam \data_in[10]~I .oe_register_mode = "none";
defparam \data_in[10]~I .oe_sync_reset = "none";
defparam \data_in[10]~I .operation_mode = "input";
defparam \data_in[10]~I .output_async_reset = "none";
defparam \data_in[10]~I .output_power_up = "low";
defparam \data_in[10]~I .output_register_mode = "none";
defparam \data_in[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \shift~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\shift~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(shift));
// synopsys translate_off
defparam \shift~I .input_async_reset = "none";
defparam \shift~I .input_power_up = "low";
defparam \shift~I .input_register_mode = "none";
defparam \shift~I .input_sync_reset = "none";
defparam \shift~I .oe_async_reset = "none";
defparam \shift~I .oe_power_up = "low";
defparam \shift~I .oe_register_mode = "none";
defparam \shift~I .oe_sync_reset = "none";
defparam \shift~I .operation_mode = "input";
defparam \shift~I .output_async_reset = "none";
defparam \shift~I .output_power_up = "low";
defparam \shift~I .output_register_mode = "none";
defparam \shift~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[1]));
// synopsys translate_off
defparam \data_in[1]~I .input_async_reset = "none";
defparam \data_in[1]~I .input_power_up = "low";
defparam \data_in[1]~I .input_register_mode = "none";
defparam \data_in[1]~I .input_sync_reset = "none";
defparam \data_in[1]~I .oe_async_reset = "none";
defparam \data_in[1]~I .oe_power_up = "low";
defparam \data_in[1]~I .oe_register_mode = "none";
defparam \data_in[1]~I .oe_sync_reset = "none";
defparam \data_in[1]~I .operation_mode = "input";
defparam \data_in[1]~I .output_async_reset = "none";
defparam \data_in[1]~I .output_power_up = "low";
defparam \data_in[1]~I .output_register_mode = "none";
defparam \data_in[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[2]));
// synopsys translate_off
defparam \data_in[2]~I .input_async_reset = "none";
defparam \data_in[2]~I .input_power_up = "low";
defparam \data_in[2]~I .input_register_mode = "none";
defparam \data_in[2]~I .input_sync_reset = "none";
defparam \data_in[2]~I .oe_async_reset = "none";
defparam \data_in[2]~I .oe_power_up = "low";
defparam \data_in[2]~I .oe_register_mode = "none";
defparam \data_in[2]~I .oe_sync_reset = "none";
defparam \data_in[2]~I .operation_mode = "input";
defparam \data_in[2]~I .output_async_reset = "none";
defparam \data_in[2]~I .output_power_up = "low";
defparam \data_in[2]~I .output_register_mode = "none";
defparam \data_in[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[3]));
// synopsys translate_off
defparam \data_in[3]~I .input_async_reset = "none";
defparam \data_in[3]~I .input_power_up = "low";
defparam \data_in[3]~I .input_register_mode = "none";
defparam \data_in[3]~I .input_sync_reset = "none";
defparam \data_in[3]~I .oe_async_reset = "none";
defparam \data_in[3]~I .oe_power_up = "low";
defparam \data_in[3]~I .oe_register_mode = "none";
defparam \data_in[3]~I .oe_sync_reset = "none";
defparam \data_in[3]~I .operation_mode = "input";
defparam \data_in[3]~I .output_async_reset = "none";
defparam \data_in[3]~I .output_power_up = "low";
defparam \data_in[3]~I .output_register_mode = "none";
defparam \data_in[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[4]));
// synopsys translate_off
defparam \data_in[4]~I .input_async_reset = "none";
defparam \data_in[4]~I .input_power_up = "low";
defparam \data_in[4]~I .input_register_mode = "none";
defparam \data_in[4]~I .input_sync_reset = "none";
defparam \data_in[4]~I .oe_async_reset = "none";
defparam \data_in[4]~I .oe_power_up = "low";
defparam \data_in[4]~I .oe_register_mode = "none";
defparam \data_in[4]~I .oe_sync_reset = "none";
defparam \data_in[4]~I .operation_mode = "input";
defparam \data_in[4]~I .output_async_reset = "none";
defparam \data_in[4]~I .output_power_up = "low";
defparam \data_in[4]~I .output_register_mode = "none";
defparam \data_in[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[8]));
// synopsys translate_off
defparam \data_in[8]~I .input_async_reset = "none";
defparam \data_in[8]~I .input_power_up = "low";
defparam \data_in[8]~I .input_register_mode = "none";
defparam \data_in[8]~I .input_sync_reset = "none";
defparam \data_in[8]~I .oe_async_reset = "none";
defparam \data_in[8]~I .oe_power_up = "low";
defparam \data_in[8]~I .oe_register_mode = "none";
defparam \data_in[8]~I .oe_sync_reset = "none";
defparam \data_in[8]~I .operation_mode = "input";
defparam \data_in[8]~I .output_async_reset = "none";
defparam \data_in[8]~I .output_power_up = "low";
defparam \data_in[8]~I .output_register_mode = "none";
defparam \data_in[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \load~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\load~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(load));
// synopsys translate_off
defparam \load~I .input_async_reset = "none";
defparam \load~I .input_power_up = "low";
defparam \load~I .input_register_mode = "none";
defparam \load~I .input_sync_reset = "none";
defparam \load~I .oe_async_reset = "none";
defparam \load~I .oe_power_up = "low";
defparam \load~I .oe_register_mode = "none";
defparam \load~I .oe_sync_reset = "none";
defparam \load~I .operation_mode = "input";
defparam \load~I .output_async_reset = "none";
defparam \load~I .output_power_up = "low";
defparam \load~I .output_register_mode = "none";
defparam \load~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N16
cycloneii_lcell_comb \n_data[10]~11 (
// Equation(s):
// \n_data[10]~11_combout  = (\shift~combout ) # ((\load~combout  & (\data_in~combout [10])) # (!\load~combout  & ((p_data[10]))))

	.dataa(\data_in~combout [10]),
	.datab(\shift~combout ),
	.datac(p_data[10]),
	.datad(\load~combout ),
	.cin(gnd),
	.combout(\n_data[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \n_data[10]~11 .lut_mask = 16'hEEFC;
defparam \n_data[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset_n~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset_n~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset_n));
// synopsys translate_off
defparam \reset_n~I .input_async_reset = "none";
defparam \reset_n~I .input_power_up = "low";
defparam \reset_n~I .input_register_mode = "none";
defparam \reset_n~I .input_sync_reset = "none";
defparam \reset_n~I .oe_async_reset = "none";
defparam \reset_n~I .oe_power_up = "low";
defparam \reset_n~I .oe_register_mode = "none";
defparam \reset_n~I .oe_sync_reset = "none";
defparam \reset_n~I .operation_mode = "input";
defparam \reset_n~I .output_async_reset = "none";
defparam \reset_n~I .output_power_up = "low";
defparam \reset_n~I .output_register_mode = "none";
defparam \reset_n~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \reset_n~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset_n~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_n~clkctrl_outclk ));
// synopsys translate_off
defparam \reset_n~clkctrl .clock_type = "global clock";
defparam \reset_n~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X64_Y32_N17
cycloneii_lcell_ff \p_data[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\n_data[10]~11_combout ),
	.sdata(gnd),
	.aclr(!\reset_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(p_data[10]));

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[9]));
// synopsys translate_off
defparam \data_in[9]~I .input_async_reset = "none";
defparam \data_in[9]~I .input_power_up = "low";
defparam \data_in[9]~I .input_register_mode = "none";
defparam \data_in[9]~I .input_sync_reset = "none";
defparam \data_in[9]~I .oe_async_reset = "none";
defparam \data_in[9]~I .oe_power_up = "low";
defparam \data_in[9]~I .oe_register_mode = "none";
defparam \data_in[9]~I .oe_sync_reset = "none";
defparam \data_in[9]~I .operation_mode = "input";
defparam \data_in[9]~I .output_async_reset = "none";
defparam \data_in[9]~I .output_power_up = "low";
defparam \data_in[9]~I .output_register_mode = "none";
defparam \data_in[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N2
cycloneii_lcell_comb \n_data[9]~10 (
// Equation(s):
// \n_data[9]~10_combout  = (\shift~combout  & (p_data[10])) # (!\shift~combout  & ((\data_in~combout [9])))

	.dataa(vcc),
	.datab(\shift~combout ),
	.datac(p_data[10]),
	.datad(\data_in~combout [9]),
	.cin(gnd),
	.combout(\n_data[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \n_data[9]~10 .lut_mask = 16'hF3C0;
defparam \n_data[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N20
cycloneii_lcell_comb \p_data[1]~0 (
// Equation(s):
// \p_data[1]~0_combout  = (\load~combout ) # (\shift~combout )

	.dataa(vcc),
	.datab(\load~combout ),
	.datac(\shift~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\p_data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_data[1]~0 .lut_mask = 16'hFCFC;
defparam \p_data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y32_N3
cycloneii_lcell_ff \p_data[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\n_data[9]~10_combout ),
	.sdata(gnd),
	.aclr(!\reset_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(p_data[9]));

// Location: LCCOMB_X64_Y32_N28
cycloneii_lcell_comb \n_data[8]~9 (
// Equation(s):
// \n_data[8]~9_combout  = (\shift~combout  & ((p_data[9]))) # (!\shift~combout  & (\data_in~combout [8]))

	.dataa(vcc),
	.datab(\data_in~combout [8]),
	.datac(\shift~combout ),
	.datad(p_data[9]),
	.cin(gnd),
	.combout(\n_data[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \n_data[8]~9 .lut_mask = 16'hFC0C;
defparam \n_data[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y32_N29
cycloneii_lcell_ff \p_data[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\n_data[8]~9_combout ),
	.sdata(gnd),
	.aclr(!\reset_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(p_data[8]));

// Location: LCCOMB_X64_Y32_N6
cycloneii_lcell_comb \n_data[7]~8 (
// Equation(s):
// \n_data[7]~8_combout  = (\shift~combout  & ((p_data[8]))) # (!\shift~combout  & (\data_in~combout [7]))

	.dataa(\data_in~combout [7]),
	.datab(vcc),
	.datac(\shift~combout ),
	.datad(p_data[8]),
	.cin(gnd),
	.combout(\n_data[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \n_data[7]~8 .lut_mask = 16'hFA0A;
defparam \n_data[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y32_N7
cycloneii_lcell_ff \p_data[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\n_data[7]~8_combout ),
	.sdata(gnd),
	.aclr(!\reset_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(p_data[7]));

// Location: LCCOMB_X64_Y32_N4
cycloneii_lcell_comb \n_data[6]~7 (
// Equation(s):
// \n_data[6]~7_combout  = (\shift~combout  & ((p_data[7]))) # (!\shift~combout  & (\data_in~combout [6]))

	.dataa(\data_in~combout [6]),
	.datab(vcc),
	.datac(\shift~combout ),
	.datad(p_data[7]),
	.cin(gnd),
	.combout(\n_data[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \n_data[6]~7 .lut_mask = 16'hFA0A;
defparam \n_data[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y32_N5
cycloneii_lcell_ff \p_data[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\n_data[6]~7_combout ),
	.sdata(gnd),
	.aclr(!\reset_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(p_data[6]));

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[5]));
// synopsys translate_off
defparam \data_in[5]~I .input_async_reset = "none";
defparam \data_in[5]~I .input_power_up = "low";
defparam \data_in[5]~I .input_register_mode = "none";
defparam \data_in[5]~I .input_sync_reset = "none";
defparam \data_in[5]~I .oe_async_reset = "none";
defparam \data_in[5]~I .oe_power_up = "low";
defparam \data_in[5]~I .oe_register_mode = "none";
defparam \data_in[5]~I .oe_sync_reset = "none";
defparam \data_in[5]~I .operation_mode = "input";
defparam \data_in[5]~I .output_async_reset = "none";
defparam \data_in[5]~I .output_power_up = "low";
defparam \data_in[5]~I .output_register_mode = "none";
defparam \data_in[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N18
cycloneii_lcell_comb \n_data[5]~6 (
// Equation(s):
// \n_data[5]~6_combout  = (\shift~combout  & (p_data[6])) # (!\shift~combout  & ((\data_in~combout [5])))

	.dataa(vcc),
	.datab(\shift~combout ),
	.datac(p_data[6]),
	.datad(\data_in~combout [5]),
	.cin(gnd),
	.combout(\n_data[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \n_data[5]~6 .lut_mask = 16'hF3C0;
defparam \n_data[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y32_N19
cycloneii_lcell_ff \p_data[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\n_data[5]~6_combout ),
	.sdata(gnd),
	.aclr(!\reset_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(p_data[5]));

// Location: LCCOMB_X64_Y32_N12
cycloneii_lcell_comb \n_data[4]~5 (
// Equation(s):
// \n_data[4]~5_combout  = (\shift~combout  & ((p_data[5]))) # (!\shift~combout  & (\data_in~combout [4]))

	.dataa(vcc),
	.datab(\data_in~combout [4]),
	.datac(\shift~combout ),
	.datad(p_data[5]),
	.cin(gnd),
	.combout(\n_data[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \n_data[4]~5 .lut_mask = 16'hFC0C;
defparam \n_data[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y32_N13
cycloneii_lcell_ff \p_data[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\n_data[4]~5_combout ),
	.sdata(gnd),
	.aclr(!\reset_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(p_data[4]));

// Location: LCCOMB_X64_Y32_N10
cycloneii_lcell_comb \n_data[3]~4 (
// Equation(s):
// \n_data[3]~4_combout  = (\shift~combout  & ((p_data[4]))) # (!\shift~combout  & (\data_in~combout [3]))

	.dataa(vcc),
	.datab(\shift~combout ),
	.datac(\data_in~combout [3]),
	.datad(p_data[4]),
	.cin(gnd),
	.combout(\n_data[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \n_data[3]~4 .lut_mask = 16'hFC30;
defparam \n_data[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y32_N11
cycloneii_lcell_ff \p_data[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\n_data[3]~4_combout ),
	.sdata(gnd),
	.aclr(!\reset_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(p_data[3]));

// Location: LCCOMB_X64_Y32_N26
cycloneii_lcell_comb \n_data[2]~3 (
// Equation(s):
// \n_data[2]~3_combout  = (\shift~combout  & ((p_data[3]))) # (!\shift~combout  & (\data_in~combout [2]))

	.dataa(vcc),
	.datab(\data_in~combout [2]),
	.datac(\shift~combout ),
	.datad(p_data[3]),
	.cin(gnd),
	.combout(\n_data[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \n_data[2]~3 .lut_mask = 16'hFC0C;
defparam \n_data[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y32_N27
cycloneii_lcell_ff \p_data[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\n_data[2]~3_combout ),
	.sdata(gnd),
	.aclr(!\reset_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(p_data[2]));

// Location: LCCOMB_X64_Y32_N24
cycloneii_lcell_comb \n_data[1]~2 (
// Equation(s):
// \n_data[1]~2_combout  = (\shift~combout  & ((p_data[2]))) # (!\shift~combout  & (\data_in~combout [1]))

	.dataa(vcc),
	.datab(\shift~combout ),
	.datac(\data_in~combout [1]),
	.datad(p_data[2]),
	.cin(gnd),
	.combout(\n_data[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \n_data[1]~2 .lut_mask = 16'hFC30;
defparam \n_data[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y32_N25
cycloneii_lcell_ff \p_data[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\n_data[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\reset_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(p_data[1]));

// Location: LCCOMB_X64_Y32_N22
cycloneii_lcell_comb \n_data[0]~0 (
// Equation(s):
// \n_data[0]~0_combout  = (!\shift~combout  & ((\load~combout  & (\data_in~combout [0])) # (!\load~combout  & ((!p_data[0])))))

	.dataa(\data_in~combout [0]),
	.datab(\load~combout ),
	.datac(\shift~combout ),
	.datad(p_data[0]),
	.cin(gnd),
	.combout(\n_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \n_data[0]~0 .lut_mask = 16'h080B;
defparam \n_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N0
cycloneii_lcell_comb \n_data[0]~1 (
// Equation(s):
// \n_data[0]~1_combout  = (!\n_data[0]~0_combout  & ((!p_data[1]) # (!\shift~combout )))

	.dataa(vcc),
	.datab(\shift~combout ),
	.datac(p_data[1]),
	.datad(\n_data[0]~0_combout ),
	.cin(gnd),
	.combout(\n_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \n_data[0]~1 .lut_mask = 16'h003F;
defparam \n_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y32_N1
cycloneii_lcell_ff \p_data[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\n_data[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\reset_n~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(p_data[0]));

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \txData~I (
	.datain(!p_data[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(txData));
// synopsys translate_off
defparam \txData~I .input_async_reset = "none";
defparam \txData~I .input_power_up = "low";
defparam \txData~I .input_register_mode = "none";
defparam \txData~I .input_sync_reset = "none";
defparam \txData~I .oe_async_reset = "none";
defparam \txData~I .oe_power_up = "low";
defparam \txData~I .oe_register_mode = "none";
defparam \txData~I .oe_sync_reset = "none";
defparam \txData~I .operation_mode = "output";
defparam \txData~I .output_async_reset = "none";
defparam \txData~I .output_power_up = "low";
defparam \txData~I .output_register_mode = "none";
defparam \txData~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
