{"Source Block": ["hdl/library/common/ad_mux.v@68:78@HdlIdDef", "\nassign mux_in[DW-1:0] = data_in;\nassign ch_sel_pln[CLOG2_CH_CNT-1:0] = ch_sel;\n\ngenvar i;\ngenvar j;\n\ngenerate\n\n\n  for (i = 0; i < NUM_STAGES; i = i + 1) begin: g_stage\n"], "Clone Blocks": [["hdl/library/common/ad_mux.v@67:77", "\n\nassign mux_in[DW-1:0] = data_in;\nassign ch_sel_pln[CLOG2_CH_CNT-1:0] = ch_sel;\n\ngenvar i;\ngenvar j;\n\ngenerate\n\n\n"]], "Diff Content": {"Delete": [[73, "genvar j;\n"]], "Add": [[73, "  assign mux_in[DW-1:0] = data_in;\n"], [73, "  assign ch_sel_pln[CLOG2_CH_CNT-1:0] = ch_sel;\n"]]}}