// Seed: 3692676916
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    output wire id_3,
    output wor id_4
);
  wire  id_6;
  logic id_7 = 1;
  assign id_4 = id_0;
  assign id_3 = id_2;
  logic id_8;
endmodule
module module_1 #(
    parameter id_3 = 32'd73
) (
    input  tri  id_0,
    output wire id_1
);
  assign #_id_3 id_1 = -1'b0;
  assign {id_0, 1} = id_0;
  wire id_4;
  wire id_5;
  wire id_6;
  logic [-1 : id_3] id_7;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_1
  );
  wire id_8;
  ;
endmodule
