// Seed: 769788430
module module_0;
  assign id_1 = 1 & "";
  reg id_2;
  assign module_1.id_3 = 0;
  initial begin : LABEL_0
    id_2 <= -id_1;
    id_2 = 1'b0;
    id_1 = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_10 = id_4;
  initial #1 id_3 = #1 1 * 1 * 1;
  module_0 modCall_1 ();
  logic [7:0] id_11, id_12;
  always @(*) begin : LABEL_0
    if (1) begin : LABEL_0
      id_3 <= 1;
    end else begin : LABEL_0
      id_8[1 : 1>=1'b0] = id_11[1];
    end
  end
endmodule
