Simulator report for hw6
Thu Mar 22 09:51:04 2012
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 152 nodes    ;
; Simulation Coverage         ;      45.39 % ;
; Total Number of Transitions ; 244          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Option                                                                                     ; Setting      ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Simulation mode                                                                            ; Functional   ; Timing        ;
; Start time                                                                                 ; 0 ns         ; 0 ns          ;
; Simulation results format                                                                  ; CVWF         ;               ;
; Vector input source                                                                        ; hw6_wave.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On           ; On            ;
; Check outputs                                                                              ; Off          ; Off           ;
; Report simulation coverage                                                                 ; On           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On           ; On            ;
; Display missing 1-value coverage report                                                    ; On           ; On            ;
; Display missing 0-value coverage report                                                    ; On           ; On            ;
; Detect setup and hold time violations                                                      ; Off          ; Off           ;
; Detect glitches                                                                            ; Off          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off          ; Off           ;
; Generate Signal Activity File                                                              ; Off          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off          ; Off           ;
; Group bus channels in simulation results                                                   ; Off          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto         ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      45.39 % ;
; Total nodes checked                                 ; 152          ;
; Total output ports checked                          ; 152          ;
; Total output ports with complete 1/0-value coverage ; 69           ;
; Total output ports with no 1/0-value coverage       ; 83           ;
; Total output ports with no 1-value coverage         ; 83           ;
; Total output ports with no 0-value coverage         ; 83           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                              ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+
; Node Name                                                 ; Output Port Name                                          ; Output Port Type ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+
; |hw6|process_0~0                                          ; |hw6|process_0~0                                          ; out0             ;
; |hw6|count~2                                              ; |hw6|count~2                                              ; out              ;
; |hw6|pr_state~0                                           ; |hw6|pr_state~0                                           ; out              ;
; |hw6|pr_state~1                                           ; |hw6|pr_state~1                                           ; out              ;
; |hw6|count~5                                              ; |hw6|count~5                                              ; out              ;
; |hw6|pr_state[0]                                          ; |hw6|pr_state[0]                                          ; regout           ;
; |hw6|clk                                                  ; |hw6|clk                                                  ; out              ;
; |hw6|rst                                                  ; |hw6|rst                                                  ; out              ;
; |hw6|x                                                    ; |hw6|x                                                    ; out              ;
; |hw6|Equal0~0                                             ; |hw6|Equal0~0                                             ; out0             ;
; |hw6|Equal0~1                                             ; |hw6|Equal0~1                                             ; out0             ;
; |hw6|Equal0~3                                             ; |hw6|Equal0~3                                             ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~3              ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~3              ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~4              ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~4              ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~7              ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~7              ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~8              ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~8              ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~11             ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~11             ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~12             ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~12             ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~15             ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~15             ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~16             ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~16             ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~17             ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~17             ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1 ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]   ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~0              ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~0              ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~3              ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~3              ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0 ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~11             ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~11             ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~16             ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~16             ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~17             ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~17             ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]   ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~0              ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~0              ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~3              ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~3              ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~4              ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~4              ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~5              ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~5              ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~7              ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~7              ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~8              ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~8              ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0 ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~11             ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~11             ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~12             ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~12             ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~13             ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~13             ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~15             ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~15             ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~16             ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~16             ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1 ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]   ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~0              ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~0              ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~3              ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~3              ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0 ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~11             ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~11             ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~16             ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~16             ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~17             ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~17             ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]   ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~3              ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~3              ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~5              ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~5              ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~11             ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~11             ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~13             ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~13             ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~16             ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~16             ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~3              ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~3              ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~4              ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~4              ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~5              ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~5              ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~7              ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~7              ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~8              ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~8              ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~11             ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~11             ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~12             ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~12             ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~13             ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~13             ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~15             ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~15             ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~16             ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~16             ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~17             ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~17             ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1 ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]   ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]   ; out0             ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                 ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+
; Node Name                                                 ; Output Port Name                                          ; Output Port Type ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+
; |hw6|count~0                                              ; |hw6|count~0                                              ; out              ;
; |hw6|count~1                                              ; |hw6|count~1                                              ; out              ;
; |hw6|count~3                                              ; |hw6|count~3                                              ; out              ;
; |hw6|count~4                                              ; |hw6|count~4                                              ; out              ;
; |hw6|count[2]                                             ; |hw6|count[2]                                             ; regout           ;
; |hw6|count[1]                                             ; |hw6|count[1]                                             ; regout           ;
; |hw6|count[0]                                             ; |hw6|count[0]                                             ; regout           ;
; |hw6|pr_state[1]                                          ; |hw6|pr_state[1]                                          ; regout           ;
; |hw6|input1                                               ; |hw6|input1                                               ; out              ;
; |hw6|y                                                    ; |hw6|y                                                    ; pin_out          ;
; |hw6|Add0~0                                               ; |hw6|Add0~0                                               ; out0             ;
; |hw6|Add0~1                                               ; |hw6|Add0~1                                               ; out0             ;
; |hw6|Add0~2                                               ; |hw6|Add0~2                                               ; out0             ;
; |hw6|Equal0~2                                             ; |hw6|Equal0~2                                             ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~1              ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~1              ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~2              ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~2              ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~6              ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~6              ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~9              ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~9              ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~10             ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~10             ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~14             ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~14             ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~1              ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~1              ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~2              ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~2              ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~4              ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~4              ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~5              ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~5              ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~6              ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~6              ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~7              ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~7              ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~8              ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~8              ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~9              ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~9              ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~10             ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~10             ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~12             ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~12             ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~13             ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~13             ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~14             ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~14             ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~15             ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~15             ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1 ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~1              ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~1              ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~2              ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~2              ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~6              ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~6              ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~9              ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~9              ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~10             ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~10             ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~14             ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~14             ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~17             ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~17             ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~1              ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~1              ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~2              ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~2              ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~5              ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~5              ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~6              ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~6              ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~7              ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~7              ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~8              ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~8              ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~9              ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~9              ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~10             ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~10             ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~13             ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~13             ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~14             ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~14             ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~15             ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~15             ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~0              ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~0              ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~1              ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~1              ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~2              ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~2              ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~4              ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~4              ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~6              ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~6              ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~7              ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~7              ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~8              ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~8              ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0 ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~9              ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~9              ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~10             ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~10             ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~12             ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~12             ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~14             ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~14             ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~15             ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~15             ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~17             ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~17             ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1 ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]   ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~0              ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~0              ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~1              ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~1              ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~2              ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~2              ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~6              ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~6              ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0 ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~9              ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~9              ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~10             ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~10             ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~14             ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~14             ; out0             ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                 ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+
; Node Name                                                 ; Output Port Name                                          ; Output Port Type ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+
; |hw6|count~0                                              ; |hw6|count~0                                              ; out              ;
; |hw6|count~1                                              ; |hw6|count~1                                              ; out              ;
; |hw6|count~3                                              ; |hw6|count~3                                              ; out              ;
; |hw6|count~4                                              ; |hw6|count~4                                              ; out              ;
; |hw6|count[2]                                             ; |hw6|count[2]                                             ; regout           ;
; |hw6|count[1]                                             ; |hw6|count[1]                                             ; regout           ;
; |hw6|count[0]                                             ; |hw6|count[0]                                             ; regout           ;
; |hw6|pr_state[1]                                          ; |hw6|pr_state[1]                                          ; regout           ;
; |hw6|input1                                               ; |hw6|input1                                               ; out              ;
; |hw6|y                                                    ; |hw6|y                                                    ; pin_out          ;
; |hw6|Add0~0                                               ; |hw6|Add0~0                                               ; out0             ;
; |hw6|Add0~1                                               ; |hw6|Add0~1                                               ; out0             ;
; |hw6|Add0~2                                               ; |hw6|Add0~2                                               ; out0             ;
; |hw6|Equal0~2                                             ; |hw6|Equal0~2                                             ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~1              ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~1              ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~2              ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~2              ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~6              ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~6              ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~9              ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~9              ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~10             ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~10             ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; out0             ;
; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~14             ; |hw6|lpm_mux:Mux5|mux_umc:auto_generated|_~14             ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~1              ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~1              ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~2              ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~2              ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~4              ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~4              ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~5              ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~5              ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~6              ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~6              ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~7              ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~7              ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~8              ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~8              ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~9              ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~9              ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~10             ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~10             ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~12             ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~12             ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~13             ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~13             ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~14             ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~14             ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~15             ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|_~15             ; out0             ;
; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1 ; |hw6|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~1              ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~1              ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~2              ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~2              ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~6              ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~6              ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~9              ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~9              ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~10             ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~10             ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~14             ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~14             ; out0             ;
; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~17             ; |hw6|lpm_mux:Mux3|mux_umc:auto_generated|_~17             ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~1              ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~1              ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~2              ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~2              ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~5              ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~5              ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~6              ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~6              ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~7              ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~7              ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~8              ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~8              ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~9              ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~9              ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~10             ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~10             ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~13             ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~13             ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~14             ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~14             ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~15             ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|_~15             ; out0             ;
; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; |hw6|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~0              ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~0              ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~1              ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~1              ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~2              ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~2              ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~4              ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~4              ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~6              ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~6              ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~7              ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~7              ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~8              ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~8              ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0 ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~9              ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~9              ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~10             ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~10             ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~12             ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~12             ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~14             ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~14             ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~15             ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~15             ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~17             ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|_~17             ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1 ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]   ; |hw6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~0              ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~0              ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~1              ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~1              ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~2              ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~2              ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~6              ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~6              ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0 ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~9              ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~9              ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~10             ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~10             ; out0             ;
; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~14             ; |hw6|lpm_mux:Mux0|mux_umc:auto_generated|_~14             ; out0             ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Mar 22 09:51:03 2012
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off hw6 -c hw6
Info: Using vector source file "C:/altera/91sp1/quartus/projects/hw6/hw6_wave.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of hw6_wave.vwf called hw6.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      45.39 %
Info: Number of transitions in simulation is 244
Info: Vector file hw6_wave.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 137 megabytes
    Info: Processing ended: Thu Mar 22 09:51:04 2012
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


