{
  "totalCount" : 5628,
  "totalCountFiltered" : 5628,
  "duration" : 742,
  "indexDuration" : 223,
  "requestDuration" : 491,
  "searchUid" : "1bd7faf9-c17e-433d-94e4-254d2439c3e5",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-2-uk6ybrifhlsxo2tqhvu4ltsake",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTItdWs2eWJyaWZobHN4bzJ0cWh2dTRsdHNha2U=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "excerpt" : "",
    "firstSentences" : null,
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;IsCopyProtected;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en",
      "excerpt" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell Smart Card Interface (PL131) Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
        "document_number" : "ddi0228",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3684372",
        "sysurihash" : "G5vn1IJxujfT0wJC",
        "urihash" : "G5vn1IJxujfT0wJC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0228/a/en",
        "systransactionid" : 863677,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1168390861000,
        "topparentid" : 3684372,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763072000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080624000,
        "permanentid" : "4617f333ad03422111d1065c02ad5bcf27ec9716fac1c8cbcbd6d608b728",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e40ca06a95ce53f905d",
        "transactionid" : 863677,
        "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080624000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0228:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080624049502151,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 227,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080527967,
        "syssize" : 227,
        "sysdate" : 1649080624000,
        "haslayout" : "1",
        "topparent" : "3684372",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684372,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Smart Card Interface (SCI).",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080624000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0228/a/?lang=en",
        "modified" : 1638976581000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080624049502151,
        "uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en",
      "Excerpt" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell Smart Card Interface (PL131) Technical ..."
    },
    "childResults" : [ {
      "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en",
      "excerpt" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell Smart Card Interface (PL131) Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
        "document_number" : "ddi0228",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3684372",
        "sysurihash" : "G5vn1IJxujfT0wJC",
        "urihash" : "G5vn1IJxujfT0wJC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0228/a/en",
        "systransactionid" : 863677,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1168390861000,
        "topparentid" : 3684372,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763072000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080624000,
        "permanentid" : "4617f333ad03422111d1065c02ad5bcf27ec9716fac1c8cbcbd6d608b728",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e40ca06a95ce53f905d",
        "transactionid" : 863677,
        "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080624000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0228:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080624049502151,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 227,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080527967,
        "syssize" : 227,
        "sysdate" : 1649080624000,
        "haslayout" : "1",
        "topparent" : "3684372",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684372,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Smart Card Interface (SCI).",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080624000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0228/a/?lang=en",
        "modified" : 1638976581000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080624049502151,
        "uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en",
      "Excerpt" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell Smart Card Interface (PL131) Technical ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
      "document_number" : "ddi0228",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3684372",
      "sysurihash" : "Gwo47cIhcð2XgvYH",
      "urihash" : "Gwo47cIhcð2XgvYH",
      "sysuri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
      "systransactionid" : 863677,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1168390861000,
      "topparentid" : 3684372,
      "numberofpages" : 122,
      "sysconcepts" : "registers ; shows ; parity errors ; smart cards ; signals ; deactivation sequence ; PrimeCell SCI ; SCI ; sequence ; cards ; nSCIDATAOUTEN ; nSCICLKOUTEN ; assignment ; warm reset ; leading edges ; DMA controller",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3684372,
      "parentitem" : "5ed11e40ca06a95ce53f905d",
      "concepts" : "registers ; shows ; parity errors ; smart cards ; signals ; deactivation sequence ; PrimeCell SCI ; SCI ; sequence ; cards ; nSCIDATAOUTEN ; nSCICLKOUTEN ; assignment ; warm reset ; leading edges ; DMA controller",
      "documenttype" : "pdf",
      "isattachment" : "3684372",
      "sysindexeddate" : 1649080627000,
      "permanentid" : "23d6ec56661a51516b24134d63c1f226455fb848deeb51d83ec96818c444",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11e40ca06a95ce53f905f",
      "transactionid" : 863677,
      "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
      "date" : 1649080626000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0228:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080626960031814,
      "sysisattachment" : "3684372",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3684372,
      "size" : 1213749,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080529828,
      "syssize" : 1213749,
      "sysdate" : 1649080626000,
      "topparent" : "3684372",
      "label_version" : "1.0",
      "systopparentid" : 3684372,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell Smart Card Interface (SCI).",
      "wordcount" : 1837,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080627000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080626960031814,
      "uri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "Excerpt" : "",
    "FirstSentences" : null
  }, {
    "title" : "Arm Cortex-A75 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862e90",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "firstSentences" : "Arm® Cortex®-A75 Core Revision: r3p1 Technical Reference Manual Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 100403_0301_00_en Arm® Cortex®-A75 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A75 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100403/0301/en",
      "printableUri" : "https://developer.arm.com/documentation/100403/0301/en",
      "clickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
        "document_number" : "100403",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817213",
        "sysurihash" : "aDnxwI5CiqhpJa6E",
        "urihash" : "aDnxwI5CiqhpJa6E",
        "sysuri" : "https://developer.arm.com/documentation/100403/0301/en",
        "systransactionid" : 861336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532938753000,
        "topparentid" : 4817213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318383000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721253000,
        "permanentid" : "07e9c3e1e2fc3f6e36774cbe4e765d8f5b507feb10bfee1feaa869ba0a9e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09efa3736a0d2e8627db",
        "transactionid" : 861336,
        "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
        "products" : [ "Cortex-A75" ],
        "date" : 1648721253000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100403:0301:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721253425500263,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4446,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721245322,
        "syssize" : 4446,
        "sysdate" : 1648721253000,
        "haslayout" : "1",
        "topparent" : "4817213",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817213,
        "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721253000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100403/0301/?lang=en",
        "modified" : 1636361492000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721253425500263,
        "uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100403/0301/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en",
      "ClickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A75 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100403/0301/en",
      "printableUri" : "https://developer.arm.com/documentation/100403/0301/en",
      "clickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
        "document_number" : "100403",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817213",
        "sysurihash" : "aDnxwI5CiqhpJa6E",
        "urihash" : "aDnxwI5CiqhpJa6E",
        "sysuri" : "https://developer.arm.com/documentation/100403/0301/en",
        "systransactionid" : 861336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532938753000,
        "topparentid" : 4817213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318383000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721253000,
        "permanentid" : "07e9c3e1e2fc3f6e36774cbe4e765d8f5b507feb10bfee1feaa869ba0a9e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09efa3736a0d2e8627db",
        "transactionid" : 861336,
        "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
        "products" : [ "Cortex-A75" ],
        "date" : 1648721253000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100403:0301:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721253425500263,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4446,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721245322,
        "syssize" : 4446,
        "sysdate" : 1648721253000,
        "haslayout" : "1",
        "topparent" : "4817213",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817213,
        "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721253000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100403/0301/?lang=en",
        "modified" : 1636361492000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721253425500263,
        "uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100403/0301/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en",
      "ClickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Load/Store accesses crossing page boundaries",
      "uri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "printableUri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "clickUri" : "https://developer.arm.com/documentation/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "excerpt" : "Load\\/Store accesses crossing page boundaries The Cortex-A75 core implements a set of behaviors for load ... Crossing a page boundary with different memory types or shareability attributes The ...",
      "firstSentences" : "Load\\/Store accesses crossing page boundaries The Cortex-A75 core implements a set of behaviors for load or store accesses that cross page boundaries. Crossing a page boundary with different ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A75 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "printableUri" : "https://developer.arm.com/documentation/100403/0301/en",
        "clickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
          "document_number" : "100403",
          "document_version" : "0301",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4817213",
          "sysurihash" : "aDnxwI5CiqhpJa6E",
          "urihash" : "aDnxwI5CiqhpJa6E",
          "sysuri" : "https://developer.arm.com/documentation/100403/0301/en",
          "systransactionid" : 861336,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532938753000,
          "topparentid" : 4817213,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721253000,
          "permanentid" : "07e9c3e1e2fc3f6e36774cbe4e765d8f5b507feb10bfee1feaa869ba0a9e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09efa3736a0d2e8627db",
          "transactionid" : 861336,
          "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
          "products" : [ "Cortex-A75" ],
          "date" : 1648721253000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100403:0301:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721253425500263,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4446,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721245322,
          "syssize" : 4446,
          "sysdate" : 1648721253000,
          "haslayout" : "1",
          "topparent" : "4817213",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4817213,
          "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721253000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100403/0301/?lang=en",
          "modified" : 1636361492000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721253425500263,
          "uri" : "https://developer.arm.com/documentation/100403/0301/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en",
        "ClickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Load/Store accesses crossing page boundaries ",
        "document_number" : "100403",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817213",
        "sysurihash" : "DyN1v0modb3fG9CK",
        "urihash" : "DyN1v0modb3fG9CK",
        "sysuri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
        "systransactionid" : 861336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532938753000,
        "topparentid" : 4817213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318383000,
        "sysconcepts" : "memory types ; boundaries ; loads ; accesses ; stores ; constrained unpredictable ; architecture profile ; Reference Manual Armv8 ; alignment fault",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "attachmentparentid" : 4817213,
        "parentitem" : "5e7e09efa3736a0d2e8627db",
        "concepts" : "memory types ; boundaries ; loads ; accesses ; stores ; constrained unpredictable ; architecture profile ; Reference Manual Armv8 ; alignment fault",
        "documenttype" : "html",
        "isattachment" : "4817213",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721253000,
        "permanentid" : "24aafd705c06a6f578ef21f549b0af7b73cdaf636c7859159966e34760f0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f5a3736a0d2e862c6b",
        "transactionid" : 861336,
        "title" : "Load/Store accesses crossing page boundaries ",
        "products" : [ "Cortex-A75" ],
        "date" : 1648721253000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100403:0301:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721253405306581,
        "sysisattachment" : "4817213",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4817213,
        "size" : 1691,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721245322,
        "syssize" : 1691,
        "sysdate" : 1648721253000,
        "haslayout" : "1",
        "topparent" : "4817213",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817213,
        "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721253000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
        "modified" : 1636361492000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721253405306581,
        "uri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
        "syscollection" : "default"
      },
      "Title" : "Load/Store accesses crossing page boundaries",
      "Uri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "ClickUri" : "https://developer.arm.com/documentation/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "Excerpt" : "Load\\/Store accesses crossing page boundaries The Cortex-A75 core implements a set of behaviors for load ... Crossing a page boundary with different memory types or shareability attributes The ...",
      "FirstSentences" : "Load\\/Store accesses crossing page boundaries The Cortex-A75 core implements a set of behaviors for load or store accesses that cross page boundaries. Crossing a page boundary with different ..."
    }, {
      "title" : "TRCACVRn, Address Comparator Value Registers 0-7",
      "uri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "printableUri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "clickUri" : "https://developer.arm.com/documentation/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "excerpt" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn indicate the address for the address comparators. Bit field descriptions The TRCACVRn is a 64-bit register.",
      "firstSentences" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn indicate the address for the address comparators. Bit field descriptions The TRCACVRn is a 64-bit register. Figure D10-2 TRCACVRn bit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A75 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "printableUri" : "https://developer.arm.com/documentation/100403/0301/en",
        "clickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
          "document_number" : "100403",
          "document_version" : "0301",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4817213",
          "sysurihash" : "aDnxwI5CiqhpJa6E",
          "urihash" : "aDnxwI5CiqhpJa6E",
          "sysuri" : "https://developer.arm.com/documentation/100403/0301/en",
          "systransactionid" : 861336,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532938753000,
          "topparentid" : 4817213,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721253000,
          "permanentid" : "07e9c3e1e2fc3f6e36774cbe4e765d8f5b507feb10bfee1feaa869ba0a9e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09efa3736a0d2e8627db",
          "transactionid" : 861336,
          "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
          "products" : [ "Cortex-A75" ],
          "date" : 1648721253000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100403:0301:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721253425500263,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4446,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721245322,
          "syssize" : 4446,
          "sysdate" : 1648721253000,
          "haslayout" : "1",
          "topparent" : "4817213",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4817213,
          "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721253000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100403/0301/?lang=en",
          "modified" : 1636361492000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721253425500263,
          "uri" : "https://developer.arm.com/documentation/100403/0301/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en",
        "ClickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "TRCACVRn, Address Comparator Value Registers 0-7 ",
        "document_number" : "100403",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817213",
        "sysurihash" : "4EHrñf3nLly9Y21k",
        "urihash" : "4EHrñf3nLly9Y21k",
        "sysuri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
        "systransactionid" : 861336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532938753000,
        "topparentid" : 4817213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318383000,
        "sysconcepts" : "address comparators ; TRCACVRn ; Reference Manual Armv8 ; Figure D10 ; interface ; register",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "attachmentparentid" : 4817213,
        "parentitem" : "5e7e09efa3736a0d2e8627db",
        "concepts" : "address comparators ; TRCACVRn ; Reference Manual Armv8 ; Figure D10 ; interface ; register",
        "documenttype" : "html",
        "isattachment" : "4817213",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721253000,
        "permanentid" : "10b7c383579c3ee1074602ed8840ac053cb932bf0db750a80abdaa22d1b1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f5a3736a0d2e862c1d",
        "transactionid" : 861336,
        "title" : "TRCACVRn, Address Comparator Value Registers 0-7 ",
        "products" : [ "Cortex-A75" ],
        "date" : 1648721253000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100403:0301:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721253385491989,
        "sysisattachment" : "4817213",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4817213,
        "size" : 576,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721245166,
        "syssize" : 576,
        "sysdate" : 1648721253000,
        "haslayout" : "1",
        "topparent" : "4817213",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817213,
        "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721253000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
        "modified" : 1636361492000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721253385491989,
        "uri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
        "syscollection" : "default"
      },
      "Title" : "TRCACVRn, Address Comparator Value Registers 0-7",
      "Uri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "ClickUri" : "https://developer.arm.com/documentation/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "Excerpt" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn indicate the address for the address comparators. Bit field descriptions The TRCACVRn is a 64-bit register.",
      "FirstSentences" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn indicate the address for the address comparators. Bit field descriptions The TRCACVRn is a 64-bit register. Figure D10-2 TRCACVRn bit ..."
    } ],
    "totalNumberOfChildResults" : 598,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
      "document_number" : "100403",
      "document_version" : "0301",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4817213",
      "sysauthor" : "ARM",
      "sysurihash" : "Wd3IrBðioOYd0nvA",
      "urihash" : "Wd3IrBðioOYd0nvA",
      "sysuri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A75",
      "systransactionid" : 861336,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1532938753000,
      "topparentid" : 4817213,
      "numberofpages" : 826,
      "sysconcepts" : "registers ; functional groups ; instructions ; architecture profile ; translations ; A75 cores ; Reference Manual Armv8 ; cores ; exception levels ; EL1 ; configurations ; arm ; Cortex ; reset ; Non-secure states ; assignments",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
      "attachmentparentid" : 4817213,
      "parentitem" : "5e7e09efa3736a0d2e8627db",
      "concepts" : "registers ; functional groups ; instructions ; architecture profile ; translations ; A75 cores ; Reference Manual Armv8 ; cores ; exception levels ; EL1 ; configurations ; arm ; Cortex ; reset ; Non-secure states ; assignments",
      "documenttype" : "pdf",
      "isattachment" : "4817213",
      "sysindexeddate" : 1648721256000,
      "permanentid" : "ecd0ad7956a6b3e1d37045182c0917857cdc6885f096faebe6fa0674cc4f",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e09f6a3736a0d2e862e90",
      "transactionid" : 861336,
      "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Cortex®‑A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1648721255000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100403:0301:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648721255560673396,
      "sysisattachment" : "4817213",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4817213,
      "size" : 3276984,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862e90",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648721250787,
      "syssubject" : "This Technical Reference Manual is for the Cortex®‑A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 3276984,
      "sysdate" : 1648721255000,
      "topparent" : "4817213",
      "author" : "ARM",
      "label_version" : "r3p1",
      "systopparentid" : 4817213,
      "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5528,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648721256000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862e90",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648721255560673396,
      "uri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862e90",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "Excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "FirstSentences" : "Arm® Cortex®-A75 Core Revision: r3p1 Technical Reference Manual Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 100403_0301_00_en Arm® Cortex®-A75 Core Technical ..."
  }, {
    "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2c7588295d1e18d38b5f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
    "excerpt" : "However, all warranties implied or expressed, including but not limited to implied ... Confidentiality Status ... The right to use, copy and disclose this document may be subject to license ...",
    "firstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright © 1999-2001 ARM Limited. All rights reserved. ARM DDI 0159D ii Date ARM PrimeCell SDRAM Controller (PL170) Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
      "excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
      "firstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
        "document_number" : "ddi0159",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495200",
        "sysurihash" : "is4JcXu2FOf9xLey",
        "urihash" : "is4JcXu2FOf9xLey",
        "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599589000,
        "topparentid" : 3495200,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375796000,
        "sysconcepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714697000,
        "permanentid" : "b2bd25e5c6c1c86b09a43a8749e6632365979d98e14c0cea611b592bc1fd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c7488295d1e18d38b2f",
        "transactionid" : 861201,
        "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648714697000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0159:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714697678138591,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2715,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714693690,
        "syssize" : 2715,
        "sysdate" : 1648714697000,
        "haslayout" : "1",
        "topparent" : "3495200",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495200,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
        "wordcount" : 204,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0159/d/?lang=en",
        "modified" : 1638974420000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714697678138591,
        "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
      "Excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
      "FirstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Commands",
      "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
      "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
      "clickUri" : "https://developer.arm.com/documentation/ddi0159/d/command-descriptions/commands?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
      "excerpt" : "Commands The SDRAM contoller engine supports the commands shown in Table B.1. Mnemonic Operation ACT Opens an SDRAM row. REF CAS before RAS style refresh. SREF Self refresh.",
      "firstSentences" : "Commands The SDRAM contoller engine supports the commands shown in Table B.1. Mnemonic Operation ACT Opens an SDRAM row. REF CAS before RAS style refresh. SREF Self refresh. PRE Precharge, closes ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
        "excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
        "firstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
          "document_number" : "ddi0159",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495200",
          "sysurihash" : "is4JcXu2FOf9xLey",
          "urihash" : "is4JcXu2FOf9xLey",
          "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en",
          "systransactionid" : 861201,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172599589000,
          "topparentid" : 3495200,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375796000,
          "sysconcepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714697000,
          "permanentid" : "b2bd25e5c6c1c86b09a43a8749e6632365979d98e14c0cea611b592bc1fd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c7488295d1e18d38b2f",
          "transactionid" : 861201,
          "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1648714697000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0159:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714697678138591,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2715,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714693690,
          "syssize" : 2715,
          "sysdate" : 1648714697000,
          "haslayout" : "1",
          "topparent" : "3495200",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495200,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
          "wordcount" : 204,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714697000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0159/d/?lang=en",
          "modified" : 1638974420000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714697678138591,
          "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
        "Excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
        "FirstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Commands ",
        "document_number" : "ddi0159",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495200",
        "sysurihash" : "ñyjEgNkascclTCok",
        "urihash" : "ñyjEgNkascclTCok",
        "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599589000,
        "topparentid" : 3495200,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375796000,
        "sysconcepts" : "open row ; precharge ; SREF Self ; RAS style ; contoller engine ; WRA ; bank ; commands",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3495200,
        "parentitem" : "5e8e2c7488295d1e18d38b2f",
        "concepts" : "open row ; precharge ; SREF Self ; RAS style ; contoller engine ; WRA ; bank ; commands",
        "documenttype" : "html",
        "isattachment" : "3495200",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714698000,
        "permanentid" : "efef2686598f3bae0edbf5e5bd3733c744dc8556c91fd9a1976c8de3ee26",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c7588295d1e18d38b5d",
        "transactionid" : 861201,
        "title" : "Commands ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648714698000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0159:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714698311172683,
        "sysisattachment" : "3495200",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495200,
        "size" : 567,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0159/d/command-descriptions/commands?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714693690,
        "syssize" : 567,
        "sysdate" : 1648714698000,
        "haslayout" : "1",
        "topparent" : "3495200",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495200,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714698000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0159/d/command-descriptions/commands?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0159/d/command-descriptions/commands?lang=en",
        "modified" : 1638974420000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714698311172683,
        "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
        "syscollection" : "default"
      },
      "Title" : "Commands",
      "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0159/d/command-descriptions/commands?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
      "Excerpt" : "Commands The SDRAM contoller engine supports the commands shown in Table B.1. Mnemonic Operation ACT Opens an SDRAM row. REF CAS before RAS style refresh. SREF Self refresh.",
      "FirstSentences" : "Commands The SDRAM contoller engine supports the commands shown in Table B.1. Mnemonic Operation ACT Opens an SDRAM row. REF CAS before RAS style refresh. SREF Self refresh. PRE Precharge, closes ..."
    }, {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter provides an overview of the ARM PrimeCell SDRAM Controller ( ... It contains the following sections: Overview of a Primecell SDRAM, ASIC\\/ASSP, ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter provides an overview of the ARM PrimeCell SDRAM Controller (PL170). It contains the following sections: Overview of a Primecell SDRAM, ASIC\\/ASSP, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
        "excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
        "firstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
          "document_number" : "ddi0159",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495200",
          "sysurihash" : "is4JcXu2FOf9xLey",
          "urihash" : "is4JcXu2FOf9xLey",
          "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en",
          "systransactionid" : 861201,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172599589000,
          "topparentid" : 3495200,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375796000,
          "sysconcepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714697000,
          "permanentid" : "b2bd25e5c6c1c86b09a43a8749e6632365979d98e14c0cea611b592bc1fd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c7488295d1e18d38b2f",
          "transactionid" : 861201,
          "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1648714697000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0159:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714697678138591,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2715,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714693690,
          "syssize" : 2715,
          "sysdate" : 1648714697000,
          "haslayout" : "1",
          "topparent" : "3495200",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495200,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
          "wordcount" : 204,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714697000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0159/d/?lang=en",
          "modified" : 1638974420000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714697678138591,
          "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
        "Excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
        "FirstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0159",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495200",
        "sysurihash" : "1PjpvtZlHWno0AW1",
        "urihash" : "1PjpvtZlHWno0AW1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599589000,
        "topparentid" : 3495200,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375796000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3495200,
        "parentitem" : "5e8e2c7488295d1e18d38b2f",
        "documenttype" : "html",
        "isattachment" : "3495200",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714698000,
        "permanentid" : "827a651e36bd0529eaef790e273da2f590079352c3b4d1c3ca0c0f981554",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c7588295d1e18d38b40",
        "transactionid" : 861201,
        "title" : "Functional Overview ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648714698000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0159:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714698270301768,
        "sysisattachment" : "3495200",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495200,
        "size" : 307,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714693690,
        "syssize" : 307,
        "sysdate" : 1648714698000,
        "haslayout" : "1",
        "topparent" : "3495200",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495200,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714698000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0159/d/functional-overview?lang=en",
        "modified" : 1638974420000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714698270301768,
        "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter provides an overview of the ARM PrimeCell SDRAM Controller ( ... It contains the following sections: Overview of a Primecell SDRAM, ASIC\\/ASSP, ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter provides an overview of the ARM PrimeCell SDRAM Controller (PL170). It contains the following sections: Overview of a Primecell SDRAM, ASIC\\/ASSP, ..."
    }, {
      "title" : "Pad interface",
      "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
      "excerpt" : "Pad interface All data and control signals must be passed synchronously to the SDRAMs. Resynchronization from the ASIC clock domain to the external bus clock domain is achieved in this ...",
      "firstSentences" : "Pad interface All data and control signals must be passed synchronously to the SDRAMs. Resynchronization from the ASIC clock domain to the external bus clock domain is achieved in this block. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
        "excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
        "firstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
          "document_number" : "ddi0159",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495200",
          "sysurihash" : "is4JcXu2FOf9xLey",
          "urihash" : "is4JcXu2FOf9xLey",
          "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en",
          "systransactionid" : 861201,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172599589000,
          "topparentid" : 3495200,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375796000,
          "sysconcepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714697000,
          "permanentid" : "b2bd25e5c6c1c86b09a43a8749e6632365979d98e14c0cea611b592bc1fd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c7488295d1e18d38b2f",
          "transactionid" : 861201,
          "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1648714697000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0159:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714697678138591,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2715,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714693690,
          "syssize" : 2715,
          "sysdate" : 1648714697000,
          "haslayout" : "1",
          "topparent" : "3495200",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495200,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
          "wordcount" : 204,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714697000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0159/d/?lang=en",
          "modified" : 1638974420000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714697678138591,
          "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
        "Excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
        "FirstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Pad interface ",
        "document_number" : "ddi0159",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495200",
        "sysurihash" : "YuEvoc8dñw7oJWEW",
        "urihash" : "YuEvoc8dñw7oJWEW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599589000,
        "topparentid" : 3495200,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375796000,
        "sysconcepts" : "clock ; external bus ; pad ; control signals ; Resynchronization ; SDRAMs",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3495200,
        "parentitem" : "5e8e2c7488295d1e18d38b2f",
        "concepts" : "clock ; external bus ; pad ; control signals ; Resynchronization ; SDRAMs",
        "documenttype" : "html",
        "isattachment" : "3495200",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714698000,
        "permanentid" : "1a08ba97e9e2fb53b44196975017e9590ebc5896fa4a44656211f141e68d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c7588295d1e18d38b46",
        "transactionid" : 861201,
        "title" : "Pad interface ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648714698000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0159:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714698193330887,
        "sysisattachment" : "3495200",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495200,
        "size" : 437,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714693690,
        "syssize" : 437,
        "sysdate" : 1648714698000,
        "haslayout" : "1",
        "topparent" : "3495200",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495200,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714698000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0159/d/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface?lang=en",
        "modified" : 1638974420000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714698193330887,
        "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
        "syscollection" : "default"
      },
      "Title" : "Pad interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
      "Excerpt" : "Pad interface All data and control signals must be passed synchronously to the SDRAMs. Resynchronization from the ASIC clock domain to the external bus clock domain is achieved in this ...",
      "FirstSentences" : "Pad interface All data and control signals must be passed synchronously to the SDRAMs. Resynchronization from the ASIC clock domain to the external bus clock domain is achieved in this block. The ..."
    } ],
    "totalNumberOfChildResults" : 17,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
      "document_number" : "ddi0159",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3495200",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "E7guVgG14ngHaIRY",
      "urihash" : "E7guVgG14ngHaIRY",
      "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
      "systransactionid" : 861201,
      "copyright" : "Copyright © 1999-2001 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1172599589000,
      "topparentid" : 3495200,
      "numberofpages" : 54,
      "sysconcepts" : "AHB interfaces ; quad word ; registers ; AHB ports ; SDRAM controller ; documentation ; ARM ; accesses ; highest priority ; diagram conventions ; Arbitration Arbitration ; controller engine ; bursts ; PrimeCell SDRAM ; read buffers ; clock domains",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 3495200,
      "parentitem" : "5e8e2c7488295d1e18d38b2f",
      "concepts" : "AHB interfaces ; quad word ; registers ; AHB ports ; SDRAM controller ; documentation ; ARM ; accesses ; highest priority ; diagram conventions ; Arbitration Arbitration ; controller engine ; bursts ; PrimeCell SDRAM ; read buffers ; clock domains",
      "documenttype" : "pdf",
      "isattachment" : "3495200",
      "sysindexeddate" : 1648714699000,
      "permanentid" : "43a32d2e28788ecc88b5c62e0a785162b1309735da9ed52b6ad4f3967f41",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2c7588295d1e18d38b5f",
      "transactionid" : 861201,
      "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
      "date" : 1648714699000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0159:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714699490547776,
      "sysisattachment" : "3495200",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3495200,
      "size" : 434650,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2c7588295d1e18d38b5f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714695412,
      "syssize" : 434650,
      "sysdate" : 1648714699000,
      "topparent" : "3495200",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 3495200,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
      "wordcount" : 1235,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714699000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2c7588295d1e18d38b5f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714699490547776,
      "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2c7588295d1e18d38b5f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
    "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied ... Confidentiality Status ... The right to use, copy and disclose this document may be subject to license ...",
    "FirstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright © 1999-2001 ARM Limited. All rights reserved. ARM DDI 0159D ii Date ARM PrimeCell SDRAM Controller (PL170) Technical ..."
  }, {
    "title" : "ARM720T Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e124c88295d1e18d34cf0",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
    "excerpt" : "ARM DDI 0229C Contents ... ARM720T Technical Reference Manual ... Chapter 2 ... ARM DDI 0229C ... Preface ... About this document ... xvi Feedback ... xx ... Introduction ... 1.1 ... 2.10",
    "firstSentences" : "ARM720T Revision: r4p3 Technical Reference Manual Copyright © 2001, 2003, 2004 ARM Limited. All rights reserved. ARM DDI 0229C ii ARM720T Technical Reference Manual Copyright © 2001, 2003, 2004 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM720T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
      "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
      "firstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM720T Technical Reference Manual ",
        "document_number" : "ddi0229",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3473824",
        "sysurihash" : "OF2UaSLwcljiw2eW",
        "urihash" : "OF2UaSLwcljiw2eW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "systransactionid" : 861200,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172759972000,
        "topparentid" : 3473824,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369098000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714640000,
        "permanentid" : "842dc28b91d4574220278bf723c7caff2b7d16edccbe5c96b919b9bd5f1f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e124a88295d1e18d34ba8",
        "transactionid" : 861200,
        "title" : "ARM720T Technical Reference Manual ",
        "products" : [ "ARM720T" ],
        "date" : 1648714640000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0229:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714640821562739,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2109,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714597178,
        "syssize" : 2109,
        "sysdate" : 1648714640000,
        "haslayout" : "1",
        "topparent" : "3473824",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3473824,
        "content_description" : "This document is a technical reference manual for the ARM720T r4p3 processor.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714640000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0229/c/?lang=en",
        "modified" : 1638976630000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714640821562739,
        "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM720T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
      "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
      "FirstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM720T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
      "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
      "firstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM720T Technical Reference Manual ",
        "document_number" : "ddi0229",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3473824",
        "sysurihash" : "OF2UaSLwcljiw2eW",
        "urihash" : "OF2UaSLwcljiw2eW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "systransactionid" : 861200,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172759972000,
        "topparentid" : 3473824,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369098000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714640000,
        "permanentid" : "842dc28b91d4574220278bf723c7caff2b7d16edccbe5c96b919b9bd5f1f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e124a88295d1e18d34ba8",
        "transactionid" : 861200,
        "title" : "ARM720T Technical Reference Manual ",
        "products" : [ "ARM720T" ],
        "date" : 1648714640000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0229:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714640821562739,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2109,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714597178,
        "syssize" : 2109,
        "sysdate" : 1648714640000,
        "haslayout" : "1",
        "topparent" : "3473824",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3473824,
        "content_description" : "This document is a technical reference manual for the ARM720T r4p3 processor.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714640000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0229/c/?lang=en",
        "modified" : 1638976630000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714640821562739,
        "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM720T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
      "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
      "FirstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "The coprocessor",
      "uri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
      "printableUri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
      "clickUri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
      "excerpt" : "The coprocessor The coprocessor decodes the instruction currently in the Decode stage of its pipeline ... A coprocessor instruction has a coprocessor number that matches the coprocessor ID of ...",
      "firstSentences" : "The coprocessor The coprocessor decodes the instruction currently in the Decode stage of its pipeline and checks whether that instruction is a coprocessor instruction. A coprocessor instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM720T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
        "firstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM720T Technical Reference Manual ",
          "document_number" : "ddi0229",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3473824",
          "sysurihash" : "OF2UaSLwcljiw2eW",
          "urihash" : "OF2UaSLwcljiw2eW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0229/c/en",
          "systransactionid" : 861200,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172759972000,
          "topparentid" : 3473824,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369098000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714640000,
          "permanentid" : "842dc28b91d4574220278bf723c7caff2b7d16edccbe5c96b919b9bd5f1f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e124a88295d1e18d34ba8",
          "transactionid" : 861200,
          "title" : "ARM720T Technical Reference Manual ",
          "products" : [ "ARM720T" ],
          "date" : 1648714640000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0229:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714640821562739,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2109,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714597178,
          "syssize" : 2109,
          "sysdate" : 1648714640000,
          "haslayout" : "1",
          "topparent" : "3473824",
          "label_version" : "r4p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3473824,
          "content_description" : "This document is a technical reference manual for the ARM720T r4p3 processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0229/c/?lang=en",
          "modified" : 1638976630000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714640821562739,
          "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM720T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
        "FirstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "The coprocessor ",
        "document_number" : "ddi0229",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3473824",
        "sysurihash" : "h89SnBleSGOkðCic",
        "urihash" : "h89SnBleSGOkðCic",
        "sysuri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
        "systransactionid" : 861200,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172759972000,
        "topparentid" : 3473824,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369098000,
        "sysconcepts" : "coprocessor instruction ; using EXTCPA ; ARM720T core ; checks ; pipeline",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 3473824,
        "parentitem" : "5e8e124a88295d1e18d34ba8",
        "concepts" : "coprocessor instruction ; using EXTCPA ; ARM720T core ; checks ; pipeline",
        "documenttype" : "html",
        "isattachment" : "3473824",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714640000,
        "permanentid" : "b6dd4f46c99e53efd8c98589264bc9fa39c3743d977c22b6b3edba4ab7f8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e124b88295d1e18d34c45",
        "transactionid" : 861200,
        "title" : "The coprocessor ",
        "products" : [ "ARM720T" ],
        "date" : 1648714640000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0229:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714640772979407,
        "sysisattachment" : "3473824",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3473824,
        "size" : 500,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714597162,
        "syssize" : 500,
        "sysdate" : 1648714640000,
        "haslayout" : "1",
        "topparent" : "3473824",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3473824,
        "content_description" : "This document is a technical reference manual for the ARM720T r4p3 processor.",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714640000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0229/c/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor?lang=en",
        "modified" : 1638976630000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714640772979407,
        "uri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
        "syscollection" : "default"
      },
      "Title" : "The coprocessor",
      "Uri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
      "Excerpt" : "The coprocessor The coprocessor decodes the instruction currently in the Decode stage of its pipeline ... A coprocessor instruction has a coprocessor number that matches the coprocessor ID of ...",
      "FirstSentences" : "The coprocessor The coprocessor decodes the instruction currently in the Decode stage of its pipeline and checks whether that instruction is a coprocessor instruction. A coprocessor instruction ..."
    }, {
      "title" : "Coprocessor interface signals",
      "uri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
      "excerpt" : "Coprocessor interface signals The signals used to interface the ARM720T core to a coprocessor are ... The clock and clock control signals include the main processor clock and bus reset: HCLK ...",
      "firstSentences" : "Coprocessor interface signals The signals used to interface the ARM720T core to a coprocessor are grouped into four categories. The clock and clock control signals include the main processor clock ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM720T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
        "firstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM720T Technical Reference Manual ",
          "document_number" : "ddi0229",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3473824",
          "sysurihash" : "OF2UaSLwcljiw2eW",
          "urihash" : "OF2UaSLwcljiw2eW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0229/c/en",
          "systransactionid" : 861200,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172759972000,
          "topparentid" : 3473824,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369098000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714640000,
          "permanentid" : "842dc28b91d4574220278bf723c7caff2b7d16edccbe5c96b919b9bd5f1f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e124a88295d1e18d34ba8",
          "transactionid" : 861200,
          "title" : "ARM720T Technical Reference Manual ",
          "products" : [ "ARM720T" ],
          "date" : 1648714640000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0229:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714640821562739,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2109,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714597178,
          "syssize" : 2109,
          "sysdate" : 1648714640000,
          "haslayout" : "1",
          "topparent" : "3473824",
          "label_version" : "r4p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3473824,
          "content_description" : "This document is a technical reference manual for the ARM720T r4p3 processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0229/c/?lang=en",
          "modified" : 1638976630000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714640821562739,
          "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM720T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
        "FirstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Coprocessor interface signals ",
        "document_number" : "ddi0229",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3473824",
        "sysurihash" : "NjKðKZlLnz2AHj1n",
        "urihash" : "NjKðKZlLnz2AHj1n",
        "sysuri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
        "systransactionid" : 861200,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172759972000,
        "topparentid" : 3473824,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369098000,
        "sysconcepts" : "signals ; Coprocessor interface ; clock ; handshaking ; instructions ; CPnOPC CPTBIT ; EXTCPCLKEN HRESETn ; bus reset ; ARM720T core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 3473824,
        "parentitem" : "5e8e124a88295d1e18d34ba8",
        "concepts" : "signals ; Coprocessor interface ; clock ; handshaking ; instructions ; CPnOPC CPTBIT ; EXTCPCLKEN HRESETn ; bus reset ; ARM720T core",
        "documenttype" : "html",
        "isattachment" : "3473824",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714640000,
        "permanentid" : "9f955309b5e2fcd205f84e84a116567f6887f8096c1f4ac3349fba777cce",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e124b88295d1e18d34c42",
        "transactionid" : 861200,
        "title" : "Coprocessor interface signals ",
        "products" : [ "ARM720T" ],
        "date" : 1648714640000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0229:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714640458047482,
        "sysisattachment" : "3473824",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3473824,
        "size" : 667,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714597162,
        "syssize" : 667,
        "sysdate" : 1648714640000,
        "haslayout" : "1",
        "topparent" : "3473824",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3473824,
        "content_description" : "This document is a technical reference manual for the ARM720T r4p3 processor.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714640000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0229/c/coprocessor-interface/coprocessor-interface-signals?lang=en",
        "modified" : 1638976630000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714640458047482,
        "uri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
        "syscollection" : "default"
      },
      "Title" : "Coprocessor interface signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
      "Excerpt" : "Coprocessor interface signals The signals used to interface the ARM720T core to a coprocessor are ... The clock and clock control signals include the main processor clock and bus reset: HCLK ...",
      "FirstSentences" : "Coprocessor interface signals The signals used to interface the ARM720T core to a coprocessor are grouped into four categories. The clock and clock control signals include the main processor clock ..."
    } ],
    "totalNumberOfChildResults" : 191,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM720T Technical Reference Manual ",
      "document_number" : "ddi0229",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3473824",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "UfMKYRqnaxðvhWWX",
      "urihash" : "UfMKYRqnaxðvhWWX",
      "sysuri" : "https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
      "systransactionid" : 861200,
      "copyright" : "Copyright © 2001, 2003, 2004 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1172759972000,
      "topparentid" : 3473824,
      "numberofpages" : 270,
      "sysconcepts" : "ARM720T processor ; instructions ; registers ; exceptions ; programming ; watchpoints ; breakpoints ; coprocessors ; signals ; scan chains ; debugging ; EmbeddedICE-RT ; bus ; ARM Limited ; descriptors ; rising edge",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
      "attachmentparentid" : 3473824,
      "parentitem" : "5e8e124a88295d1e18d34ba8",
      "concepts" : "ARM720T processor ; instructions ; registers ; exceptions ; programming ; watchpoints ; breakpoints ; coprocessors ; signals ; scan chains ; debugging ; EmbeddedICE-RT ; bus ; ARM Limited ; descriptors ; rising edge",
      "documenttype" : "pdf",
      "isattachment" : "3473824",
      "sysindexeddate" : 1648714648000,
      "permanentid" : "d043f62813749311a4fd88d88f7d97d8bfd955f720532b181fee71a55cbe",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e124c88295d1e18d34cf0",
      "transactionid" : 861200,
      "title" : "ARM720T Technical Reference Manual ",
      "date" : 1648714648000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0229:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714648267030842,
      "sysisattachment" : "3473824",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3473824,
      "size" : 1589792,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e124c88295d1e18d34cf0",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714600532,
      "syssize" : 1589792,
      "sysdate" : 1648714648000,
      "topparent" : "3473824",
      "author" : "ARM Limited",
      "label_version" : "r4p3",
      "systopparentid" : 3473824,
      "content_description" : "This document is a technical reference manual for the ARM720T r4p3 processor.",
      "wordcount" : 2747,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714648000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e124c88295d1e18d34cf0",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714648267030842,
      "uri" : "https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM720T Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e124c88295d1e18d34cf0",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
    "Excerpt" : "ARM DDI 0229C Contents ... ARM720T Technical Reference Manual ... Chapter 2 ... ARM DDI 0229C ... Preface ... About this document ... xvi Feedback ... xx ... Introduction ... 1.1 ... 2.10",
    "FirstSentences" : "ARM720T Revision: r4p3 Technical Reference Manual Copyright © 2001, 2003, 2004 ARM Limited. All rights reserved. ARM DDI 0229C ii ARM720T Technical Reference Manual Copyright © 2001, 2003, 2004 ..."
  }, {
    "title" : "Configuration Files",
    "uri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
    "printableUri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
    "clickUri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-files?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
    "excerpt" : "Chapter 5. Configuration Files This chapter describes the configuration files of the Versatile Express ... It contains the following sections: Overview of configuration files config.txt ...",
    "firstSentences" : "Chapter 5. Configuration Files This chapter describes the configuration files of the Versatile Express development system. It contains the following sections: Overview of configuration files ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Versatile Express Configuration Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
      "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
      "firstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Versatile Express Configuration Technical Reference Manual ",
        "document_number" : "ddi0496",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3519032",
        "sysurihash" : "HU5Vðfr76gslDVAi",
        "urihash" : "HU5Vðfr76gslDVAi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "systransactionid" : 861199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1372433263000,
        "topparentid" : 3519032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586525366000,
        "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714590000,
        "permanentid" : "4c4bd822c3cb66b03617616bb5bb58501e7eaa002c5ecad62679c3448713",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9074b68259fe2368e2ac9c",
        "transactionid" : 861199,
        "title" : "Versatile Express Configuration Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1648714590000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0496:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714590034549216,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3016,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714585221,
        "syssize" : 3016,
        "sysdate" : 1648714590000,
        "haslayout" : "1",
        "topparent" : "3519032",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3519032,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Versatile Express development system.",
        "wordcount" : 233,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714590000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0496/b/?lang=en",
        "modified" : 1639137369000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714590034549216,
        "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "syscollection" : "default"
      },
      "Title" : "Versatile Express Configuration Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
      "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
      "FirstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Versatile Express Configuration Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e9074b78259fe2368e2acd5",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
      "excerpt" : "This section contains conformance notices. ... The system should be powered down when not in use. ... Ensure attached cables do not lie across the card. Reorient the receiving antenna.",
      "firstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright © 2012-2013 ARM. All rights reserved. ARM DDI 0496B (ID062813) ARM DDI 0496B ID062813 Versatile Express Configuration Technical ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Versatile Express Configuration Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
        "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
        "firstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Versatile Express Configuration Technical Reference Manual ",
          "document_number" : "ddi0496",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3519032",
          "sysurihash" : "HU5Vðfr76gslDVAi",
          "urihash" : "HU5Vðfr76gslDVAi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0496/b/en",
          "systransactionid" : 861199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1372433263000,
          "topparentid" : 3519032,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586525366000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714590000,
          "permanentid" : "4c4bd822c3cb66b03617616bb5bb58501e7eaa002c5ecad62679c3448713",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9074b68259fe2368e2ac9c",
          "transactionid" : 861199,
          "title" : "Versatile Express Configuration Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1648714590000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0496:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714590034549216,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3016,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714585221,
          "syssize" : 3016,
          "sysdate" : 1648714590000,
          "haslayout" : "1",
          "topparent" : "3519032",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3519032,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Versatile Express development system.",
          "wordcount" : 233,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714590000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0496/b/?lang=en",
          "modified" : 1639137369000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714590034549216,
          "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
          "syscollection" : "default"
        },
        "Title" : "Versatile Express Configuration Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
        "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
        "FirstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Versatile Express Configuration Technical Reference Manual ",
        "document_number" : "ddi0496",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3519032",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "xF67ñgvjmkSñyWrJ",
        "urihash" : "xF67ñgvjmkSñyWrJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
        "keywords" : "Versatile Express, CoreTile Express",
        "systransactionid" : 861199,
        "copyright" : "Copyright ©€2012-2013 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1372433263000,
        "topparentid" : 3519032,
        "numberofpages" : 60,
        "sysconcepts" : "custom motherboard ; daughterboards ; applications ; command-line interface ; development system ; documentation ; ARM ; configuration files ; shows ; frequencies ; Versatile Express ; configuration process ; harmful interference ; architecture ; publications ; active-LOW",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 3519032,
        "parentitem" : "5e9074b68259fe2368e2ac9c",
        "concepts" : "custom motherboard ; daughterboards ; applications ; command-line interface ; development system ; documentation ; ARM ; configuration files ; shows ; frequencies ; Versatile Express ; configuration process ; harmful interference ; architecture ; publications ; active-LOW",
        "documenttype" : "pdf",
        "isattachment" : "3519032",
        "sysindexeddate" : 1648714591000,
        "permanentid" : "28a5c8c11238342270fa0a49f589c733f1e3a072bed738df52e59a2639ca",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9074b78259fe2368e2acd5",
        "transactionid" : 861199,
        "title" : "Versatile Express Configuration Technical Reference Manual ",
        "subject" : "This document is written for experiencedhardware\nand software developers to aid the development of ARM-basedproducts\nusing the CoreTile Express A5x2 daughterboard with theMotherboard\nExpress µATX as part of a development system ",
        "date" : 1648714591000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0496:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714591039974008,
        "sysisattachment" : "3519032",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3519032,
        "size" : 542982,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e9074b78259fe2368e2acd5",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714586891,
        "syssubject" : "This document is written for experiencedhardware\nand software developers to aid the development of ARM-basedproducts\nusing the CoreTile Express A5x2 daughterboard with theMotherboard\nExpress µATX as part of a development system ",
        "syssize" : 542982,
        "sysdate" : 1648714591000,
        "topparent" : "3519032",
        "author" : "ARM Limited",
        "label_version" : "1.0",
        "systopparentid" : 3519032,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Versatile Express development system.",
        "wordcount" : 1415,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714591000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e9074b78259fe2368e2acd5",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714591039974008,
        "uri" : "https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
        "syscollection" : "default"
      },
      "Title" : "Versatile Express Configuration Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e9074b78259fe2368e2acd5",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
      "Excerpt" : "This section contains conformance notices. ... The system should be powered down when not in use. ... Ensure attached cables do not lie across the card. Reorient the receiving antenna.",
      "FirstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright © 2012-2013 ARM. All rights reserved. ARM DDI 0496B (ID062813) ARM DDI 0496B ID062813 Versatile Express Configuration Technical ..."
    }, {
      "title" : "Versatile Express Configuration Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
      "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
      "firstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Versatile Express Configuration Technical Reference Manual ",
        "document_number" : "ddi0496",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3519032",
        "sysurihash" : "HU5Vðfr76gslDVAi",
        "urihash" : "HU5Vðfr76gslDVAi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "systransactionid" : 861199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1372433263000,
        "topparentid" : 3519032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586525366000,
        "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714590000,
        "permanentid" : "4c4bd822c3cb66b03617616bb5bb58501e7eaa002c5ecad62679c3448713",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9074b68259fe2368e2ac9c",
        "transactionid" : 861199,
        "title" : "Versatile Express Configuration Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1648714590000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0496:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714590034549216,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3016,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714585221,
        "syssize" : 3016,
        "sysdate" : 1648714590000,
        "haslayout" : "1",
        "topparent" : "3519032",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3519032,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Versatile Express development system.",
        "wordcount" : 233,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714590000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0496/b/?lang=en",
        "modified" : 1639137369000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714590034549216,
        "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "syscollection" : "default"
      },
      "Title" : "Versatile Express Configuration Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
      "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
      "FirstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "Configuration Environment",
      "uri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
      "printableUri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
      "clickUri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-environment?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
      "excerpt" : "Chapter 2. Configuration Environment This chapter describes the hardware configuration system of the ... It contains the following sections: Configuration environment using the Motherboard ...",
      "firstSentences" : "Chapter 2. Configuration Environment This chapter describes the hardware configuration system of the Versatile Express system using either the Motherboard Express, V2M-P1, or a custom motherboard ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Versatile Express Configuration Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
        "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
        "firstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Versatile Express Configuration Technical Reference Manual ",
          "document_number" : "ddi0496",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3519032",
          "sysurihash" : "HU5Vðfr76gslDVAi",
          "urihash" : "HU5Vðfr76gslDVAi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0496/b/en",
          "systransactionid" : 861199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1372433263000,
          "topparentid" : 3519032,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586525366000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714590000,
          "permanentid" : "4c4bd822c3cb66b03617616bb5bb58501e7eaa002c5ecad62679c3448713",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9074b68259fe2368e2ac9c",
          "transactionid" : 861199,
          "title" : "Versatile Express Configuration Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1648714590000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0496:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714590034549216,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3016,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714585221,
          "syssize" : 3016,
          "sysdate" : 1648714590000,
          "haslayout" : "1",
          "topparent" : "3519032",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3519032,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Versatile Express development system.",
          "wordcount" : 233,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714590000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0496/b/?lang=en",
          "modified" : 1639137369000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714590034549216,
          "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
          "syscollection" : "default"
        },
        "Title" : "Versatile Express Configuration Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
        "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
        "FirstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Configuration Environment ",
        "document_number" : "ddi0496",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3519032",
        "sysurihash" : "mlLxODQzrkEiz142",
        "urihash" : "mlLxODQzrkEiz142",
        "sysuri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
        "systransactionid" : 861199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1372433263000,
        "topparentid" : 3519032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586525366000,
        "sysconcepts" : "Configuration environment ; custom motherboard ; V2M ; Programmer Module ; Design",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 3519032,
        "parentitem" : "5e9074b68259fe2368e2ac9c",
        "concepts" : "Configuration environment ; custom motherboard ; V2M ; Programmer Module ; Design",
        "documenttype" : "html",
        "isattachment" : "3519032",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714590000,
        "permanentid" : "cdf4487802563f9b74e3dd0e254980b9e866d74e6e1bfe33641349f272b0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9074b78259fe2368e2acab",
        "transactionid" : 861199,
        "title" : "Configuration Environment ",
        "products" : [ "Logictile Express" ],
        "date" : 1648714589000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0496:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714590001931022,
        "sysisattachment" : "3519032",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3519032,
        "size" : 445,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-environment?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714585221,
        "syssize" : 445,
        "sysdate" : 1648714589000,
        "haslayout" : "1",
        "topparent" : "3519032",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3519032,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Versatile Express development system.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714590000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-environment?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0496/b/configuration-environment?lang=en",
        "modified" : 1639137369000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714590001931022,
        "uri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
        "syscollection" : "default"
      },
      "Title" : "Configuration Environment",
      "Uri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-environment?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
      "Excerpt" : "Chapter 2. Configuration Environment This chapter describes the hardware configuration system of the ... It contains the following sections: Configuration environment using the Motherboard ...",
      "FirstSentences" : "Chapter 2. Configuration Environment This chapter describes the hardware configuration system of the Versatile Express system using either the Motherboard Express, V2M-P1, or a custom motherboard ..."
    } ],
    "totalNumberOfChildResults" : 39,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Configuration Files ",
      "document_number" : "ddi0496",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3519032",
      "sysurihash" : "AEvcjVeTZoHxMUlA",
      "urihash" : "AEvcjVeTZoHxMUlA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
      "systransactionid" : 861199,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1372433263000,
      "topparentid" : 3519032,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586525366000,
      "sysconcepts" : "configuration files ; Express boards ; motherboard ; development system",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
      "attachmentparentid" : 3519032,
      "parentitem" : "5e9074b68259fe2368e2ac9c",
      "concepts" : "configuration files ; Express boards ; motherboard ; development system",
      "documenttype" : "html",
      "isattachment" : "3519032",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648714591000,
      "permanentid" : "e6513518392efdd37b819a2592670ecc551c9e1eaf53edef3890565cdf3c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9074b78259fe2368e2acba",
      "transactionid" : 861199,
      "title" : "Configuration Files ",
      "products" : [ "Logictile Express" ],
      "date" : 1648714591000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0496:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714591162153956,
      "sysisattachment" : "3519032",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3519032,
      "size" : 461,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-files?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714585221,
      "syssize" : 461,
      "sysdate" : 1648714591000,
      "haslayout" : "1",
      "topparent" : "3519032",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3519032,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the Versatile Express development system.",
      "wordcount" : 29,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714591000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-files?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0496/b/configuration-files?lang=en",
      "modified" : 1639137369000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714591162153956,
      "uri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
      "syscollection" : "default"
    },
    "Title" : "Configuration Files",
    "Uri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-files?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
    "Excerpt" : "Chapter 5. Configuration Files This chapter describes the configuration files of the Versatile Express ... It contains the following sections: Overview of configuration files config.txt ...",
    "FirstSentences" : "Chapter 5. Configuration Files This chapter describes the configuration files of the Versatile Express development system. It contains the following sections: Overview of configuration files ..."
  }, {
    "title" : "Slave interfaces",
    "uri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/interfaces/slave-interfaces",
    "printableUri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/interfaces/slave-interfaces",
    "clickUri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description/interfaces/slave-interfaces?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en/functional-description/interfaces/slave-interfaces",
    "excerpt" : "With between two and four VNs. ... The QVN protocol ensures that a transaction cannot be issued across an interface ... Without pre-allocated tokens. ... Slave interfaces CoreLink NIC-400",
    "firstSentences" : "Slave interfaces In a QVN-enabled configuration, every slave interface must be assigned to at least one VN. Every master interface that is addressable from a particular slave interface must be ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
      "printableUri" : "https://developer.arm.com/documentation/dsu0027/f/en",
      "clickUri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Revision History Revision A 08 August 2012 First release for r0p0 Revision B 07 May ... NIC-400",
      "firstSentences" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "document_number" : "dsu0027",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4994106",
        "sysurihash" : "CBHnMV2heJksax41",
        "urihash" : "CBHnMV2heJksax41",
        "sysuri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "systransactionid" : 861199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1457034026000,
        "topparentid" : 4994106,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586786233000,
        "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714560000,
        "permanentid" : "91967ae6b9438a72ade06d79d53d1483237c9158b84bcb5a4a49b9470244",
        "syslanguage" : [ "English" ],
        "itemid" : "5e946fb9c8052b1608762992",
        "transactionid" : 861199,
        "title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1648714560000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0027:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714560358615754,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4436,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714557872,
        "syssize" : 4436,
        "sysdate" : 1648714560000,
        "haslayout" : "1",
        "topparent" : "4994106",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4994106,
        "content_description" : "This document is the ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714560000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0027/f/?lang=en",
        "modified" : 1640096485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714560358615754,
        "uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0027/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Revision History Revision A 08 August 2012 First release for r0p0 Revision B 07 May ... NIC-400",
      "FirstSentences" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ..."
    },
    "childResults" : [ {
      "title" : "Operation",
      "uri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/operation",
      "printableUri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/operation",
      "clickUri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description/operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en/functional-description/operation",
      "excerpt" : "Operation The protocol uses tokens to control transaction flows. For more information, see the ARM CoreLink QVN Protocol Specification. ... Operation CoreLink NIC-400",
      "firstSentences" : "Operation The protocol uses tokens to control transaction flows. For more information, see the ARM CoreLink QVN Protocol Specification. Note The ARM CoreLink QVN Protocol Specification is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "printableUri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "clickUri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Revision History Revision A 08 August 2012 First release for r0p0 Revision B 07 May ... NIC-400",
        "firstSentences" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
          "document_number" : "dsu0027",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4994106",
          "sysurihash" : "CBHnMV2heJksax41",
          "urihash" : "CBHnMV2heJksax41",
          "sysuri" : "https://developer.arm.com/documentation/dsu0027/f/en",
          "systransactionid" : 861199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1457034026000,
          "topparentid" : 4994106,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586786233000,
          "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
          "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714560000,
          "permanentid" : "91967ae6b9438a72ade06d79d53d1483237c9158b84bcb5a4a49b9470244",
          "syslanguage" : [ "English" ],
          "itemid" : "5e946fb9c8052b1608762992",
          "transactionid" : 861199,
          "title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink NIC-400" ],
          "date" : 1648714560000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dsu0027:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714560358615754,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4436,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714557872,
          "syssize" : 4436,
          "sysdate" : 1648714560000,
          "haslayout" : "1",
          "topparent" : "4994106",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4994106,
          "content_description" : "This document is the ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714560000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dsu0027/f/?lang=en",
          "modified" : 1640096485000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714560358615754,
          "uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Revision History Revision A 08 August 2012 First release for r0p0 Revision B 07 May ... NIC-400",
        "FirstSentences" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Operation ",
        "document_number" : "dsu0027",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4994106",
        "sysurihash" : "9sohrðGlqE6c48zd",
        "urihash" : "9sohrðGlqE6c48zd",
        "sysuri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/operation",
        "systransactionid" : 861199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1457034026000,
        "topparentid" : 4994106,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586786233000,
        "sysconcepts" : "ARM ; protocol ; confidential document ; transaction flows ; separate ; tokens",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "attachmentparentid" : 4994106,
        "parentitem" : "5e946fb9c8052b1608762992",
        "concepts" : "ARM ; protocol ; confidential document ; transaction flows ; separate ; tokens",
        "documenttype" : "html",
        "isattachment" : "4994106",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714561000,
        "permanentid" : "3502d841510777c924c50fb66701c5cd080bca4c3d799be94642def5f1b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e946fbac8052b16087629d1",
        "transactionid" : 861199,
        "title" : "Operation ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1648714561000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0027:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714561476122104,
        "sysisattachment" : "4994106",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4994106,
        "size" : 302,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description/operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714557872,
        "syssize" : 302,
        "sysdate" : 1648714561000,
        "haslayout" : "1",
        "topparent" : "4994106",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4994106,
        "content_description" : "This document is the ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714561000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description/operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0027/f/functional-description/operation?lang=en",
        "modified" : 1640096485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714561476122104,
        "uri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/operation",
        "syscollection" : "default"
      },
      "Title" : "Operation",
      "Uri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/operation",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/operation",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description/operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en/functional-description/operation",
      "Excerpt" : "Operation The protocol uses tokens to control transaction flows. For more information, see the ARM CoreLink QVN Protocol Specification. ... Operation CoreLink NIC-400",
      "FirstSentences" : "Operation The protocol uses tokens to control transaction flows. For more information, see the ARM CoreLink QVN Protocol Specification. Note The ARM CoreLink QVN Protocol Specification is ..."
    }, {
      "title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
      "printableUri" : "https://developer.arm.com/documentation/dsu0027/f/en",
      "clickUri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Revision History Revision A 08 August 2012 First release for r0p0 Revision B 07 May ... NIC-400",
      "firstSentences" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "document_number" : "dsu0027",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4994106",
        "sysurihash" : "CBHnMV2heJksax41",
        "urihash" : "CBHnMV2heJksax41",
        "sysuri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "systransactionid" : 861199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1457034026000,
        "topparentid" : 4994106,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586786233000,
        "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714560000,
        "permanentid" : "91967ae6b9438a72ade06d79d53d1483237c9158b84bcb5a4a49b9470244",
        "syslanguage" : [ "English" ],
        "itemid" : "5e946fb9c8052b1608762992",
        "transactionid" : 861199,
        "title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1648714560000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0027:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714560358615754,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4436,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714557872,
        "syssize" : 4436,
        "sysdate" : 1648714560000,
        "haslayout" : "1",
        "topparent" : "4994106",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4994106,
        "content_description" : "This document is the ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714560000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0027/f/?lang=en",
        "modified" : 1640096485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714560358615754,
        "uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0027/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Revision History Revision A 08 August 2012 First release for r0p0 Revision B 07 May ... NIC-400",
      "FirstSentences" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This chapter provides a functional overview of the QVN-400 Network Interconnect ... It contains the following sections: Interfaces. Operation.",
      "firstSentences" : "Chapter 2. Functional Description This chapter provides a functional overview of the QVN-400 Network Interconnect Advanced Quality of Service for Virtual Networks. It contains the following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "printableUri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "clickUri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Revision History Revision A 08 August 2012 First release for r0p0 Revision B 07 May ... NIC-400",
        "firstSentences" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
          "document_number" : "dsu0027",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4994106",
          "sysurihash" : "CBHnMV2heJksax41",
          "urihash" : "CBHnMV2heJksax41",
          "sysuri" : "https://developer.arm.com/documentation/dsu0027/f/en",
          "systransactionid" : 861199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1457034026000,
          "topparentid" : 4994106,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586786233000,
          "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
          "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714560000,
          "permanentid" : "91967ae6b9438a72ade06d79d53d1483237c9158b84bcb5a4a49b9470244",
          "syslanguage" : [ "English" ],
          "itemid" : "5e946fb9c8052b1608762992",
          "transactionid" : 861199,
          "title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink NIC-400" ],
          "date" : 1648714560000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dsu0027:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714560358615754,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4436,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714557872,
          "syssize" : 4436,
          "sysdate" : 1648714560000,
          "haslayout" : "1",
          "topparent" : "4994106",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4994106,
          "content_description" : "This document is the ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714560000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dsu0027/f/?lang=en",
          "modified" : 1640096485000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714560358615754,
          "uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Revision History Revision A 08 August 2012 First release for r0p0 Revision B 07 May ... NIC-400",
        "FirstSentences" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "dsu0027",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4994106",
        "sysurihash" : "QjDOkcY0ñ3DjoYwv",
        "urihash" : "QjDOkcY0ñ3DjoYwv",
        "sysuri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description",
        "systransactionid" : 861199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1457034026000,
        "topparentid" : 4994106,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586786233000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "attachmentparentid" : 4994106,
        "parentitem" : "5e946fb9c8052b1608762992",
        "documenttype" : "html",
        "isattachment" : "4994106",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714560000,
        "permanentid" : "9126df2b8545ad5095d039d0a477fe29c3c49d9a9806a4a609d703cd9591",
        "syslanguage" : [ "English" ],
        "itemid" : "5e946fbac8052b16087629c9",
        "transactionid" : 861199,
        "title" : "Functional Description ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1648714560000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0027:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714560322514671,
        "sysisattachment" : "4994106",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4994106,
        "size" : 262,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714557872,
        "syssize" : 262,
        "sysdate" : 1648714560000,
        "haslayout" : "1",
        "topparent" : "4994106",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4994106,
        "content_description" : "This document is the ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714560000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0027/f/functional-description?lang=en",
        "modified" : 1640096485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714560322514671,
        "uri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This chapter provides a functional overview of the QVN-400 Network Interconnect ... It contains the following sections: Interfaces. Operation.",
      "FirstSentences" : "Chapter 2. Functional Description This chapter provides a functional overview of the QVN-400 Network Interconnect Advanced Quality of Service for Virtual Networks. It contains the following ..."
    } ],
    "totalNumberOfChildResults" : 13,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Slave interfaces ",
      "document_number" : "dsu0027",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4994106",
      "sysurihash" : "FW6n6GGT5L4KXi3c",
      "urihash" : "FW6n6GGT5L4KXi3c",
      "sysuri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/interfaces/slave-interfaces",
      "systransactionid" : 861199,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1457034026000,
      "topparentid" : 4994106,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586786233000,
      "sysconcepts" : "slave interface ; configuration ; transactions ; pre-allocated tokens ; protocol specification ; NIC ; destination ; ID ; confidential document ; virtual networks ; issuing capability ; multiplexing",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
      "attachmentparentid" : 4994106,
      "parentitem" : "5e946fb9c8052b1608762992",
      "concepts" : "slave interface ; configuration ; transactions ; pre-allocated tokens ; protocol specification ; NIC ; destination ; ID ; confidential document ; virtual networks ; issuing capability ; multiplexing",
      "documenttype" : "html",
      "isattachment" : "4994106",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648714561000,
      "permanentid" : "a97642eabc7626e9fe1917c62fdb1329fa7a9525fbd134c71886d3eea4da",
      "syslanguage" : [ "English" ],
      "itemid" : "5e946fbac8052b16087629cd",
      "transactionid" : 861199,
      "title" : "Slave interfaces ",
      "products" : [ "CoreLink NIC-400" ],
      "date" : 1648714561000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dsu0027:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714561539769526,
      "sysisattachment" : "4994106",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4994106,
      "size" : 2479,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description/interfaces/slave-interfaces?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714557872,
      "syssize" : 2479,
      "sysdate" : 1648714561000,
      "haslayout" : "1",
      "topparent" : "4994106",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4994106,
      "content_description" : "This document is the ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
      "wordcount" : 150,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714561000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description/interfaces/slave-interfaces?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dsu0027/f/functional-description/interfaces/slave-interfaces?lang=en",
      "modified" : 1640096485000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714561539769526,
      "uri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/interfaces/slave-interfaces",
      "syscollection" : "default"
    },
    "Title" : "Slave interfaces",
    "Uri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/interfaces/slave-interfaces",
    "PrintableUri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/interfaces/slave-interfaces",
    "ClickUri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description/interfaces/slave-interfaces?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en/functional-description/interfaces/slave-interfaces",
    "Excerpt" : "With between two and four VNs. ... The QVN protocol ensures that a transaction cannot be issued across an interface ... Without pre-allocated tokens. ... Slave interfaces CoreLink NIC-400",
    "FirstSentences" : "Slave interfaces In a QVN-enabled configuration, every slave interface must be assigned to at least one VN. Every master interface that is addressable from a particular slave interface must be ..."
  }, {
    "title" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0475/j/en/pdf/DDI0475J_corelink_nic400_network_interconnect_r1p2_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0475/j/en/pdf/DDI0475J_corelink_nic400_network_interconnect_r1p2_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f5a411f235b3560a01eb5ce",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0475/j/en/pdf/DDI0475J_corelink_nic400_network_interconnect_r1p2_trm.pdf",
    "excerpt" : "13 May 2013 ... Non-Confidential ... Change history ... First release for r0p0 ... First release for r0p1 ... First release for r0p2 ... Second release for r0p3 ... First release for r1p0 Beta",
    "firstSentences" : "Arm CoreLink NIC-400 Network Interconnect Revision: r1p2 Technical Reference Manual Copyright © 2012-2017 Arm Limited (or its affiliates). All rights reserved. Arm DDI 0475J (ID112817) Arm DDI 0475J",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0475/j/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0475/j/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0475/j/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0475/j/en",
      "excerpt" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreLink NIC-400 Network Interconnect Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "document_number" : "ddi0475",
        "document_version" : "j",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4174636",
        "sysurihash" : "IBt8Mu9bP9reKvtw",
        "urihash" : "IBt8Mu9bP9reKvtw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0475/j/en",
        "systransactionid" : 861199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1599750159000,
        "topparentid" : 4174636,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599750431000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714559000,
        "permanentid" : "dc5ed368471e3113e1cae2545af84ba6b27923fab58b1f2407e48b32f873",
        "syslanguage" : [ "English" ],
        "itemid" : "5f5a411f235b3560a01eb5cc",
        "transactionid" : 861199,
        "title" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1648714559000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0475:j:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714559108239345,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 228,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0475/j/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714498206,
        "syssize" : 228,
        "sysdate" : 1648714559000,
        "haslayout" : "1",
        "topparent" : "4174636",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4174636,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink NIC-400 Network Interconnect.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714559000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0475/j/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0475/j/?lang=en",
        "modified" : 1639134041000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714559108239345,
        "uri" : "https://developer.arm.com/documentation/ddi0475/j/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0475/j/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0475/j/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0475/j/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0475/j/en",
      "Excerpt" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreLink NIC-400 Network Interconnect Technical ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0475/j/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0475/j/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0475/j/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0475/j/en",
      "excerpt" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreLink NIC-400 Network Interconnect Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "document_number" : "ddi0475",
        "document_version" : "j",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4174636",
        "sysurihash" : "IBt8Mu9bP9reKvtw",
        "urihash" : "IBt8Mu9bP9reKvtw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0475/j/en",
        "systransactionid" : 861199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1599750159000,
        "topparentid" : 4174636,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599750431000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714559000,
        "permanentid" : "dc5ed368471e3113e1cae2545af84ba6b27923fab58b1f2407e48b32f873",
        "syslanguage" : [ "English" ],
        "itemid" : "5f5a411f235b3560a01eb5cc",
        "transactionid" : 861199,
        "title" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1648714559000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0475:j:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714559108239345,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 228,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0475/j/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714498206,
        "syssize" : 228,
        "sysdate" : 1648714559000,
        "haslayout" : "1",
        "topparent" : "4174636",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4174636,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink NIC-400 Network Interconnect.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714559000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0475/j/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0475/j/?lang=en",
        "modified" : 1639134041000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714559108239345,
        "uri" : "https://developer.arm.com/documentation/ddi0475/j/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0475/j/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0475/j/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0475/j/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0475/j/en",
      "Excerpt" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreLink NIC-400 Network Interconnect Technical ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
      "document_number" : "ddi0475",
      "document_version" : "j",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4174636",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "ciDdEquMDaNOx9lP",
      "urihash" : "ciDdEquMDaNOx9lP",
      "sysuri" : "https://developer.arm.com/documentation/ddi0475/j/en/pdf/DDI0475J_corelink_nic400_network_interconnect_r1p2_trm.pdf",
      "keywords" : " AXI Interconnect, AMBA, CoreLink 400, Interconnect,",
      "systransactionid" : 861199,
      "copyright" : "Copyright ©€2012-2017 Arm Limited (or its affiliates). All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1599750159000,
      "topparentid" : 4174636,
      "numberofpages" : 79,
      "sysconcepts" : "slave interfaces ; configurations ; functionality ; transactions ; CoreLink NIC ; master interfaces ; programmers model ; documentation ; NIC ; signals ; AXI buffered ; AHB-Lite ; acceptance capability ; beats ; issuing capability ; synchronization",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
      "attachmentparentid" : 4174636,
      "parentitem" : "5f5a411f235b3560a01eb5cc",
      "concepts" : "slave interfaces ; configurations ; functionality ; transactions ; CoreLink NIC ; master interfaces ; programmers model ; documentation ; NIC ; signals ; AXI buffered ; AHB-Lite ; acceptance capability ; beats ; issuing capability ; synchronization",
      "documenttype" : "pdf",
      "isattachment" : "4174636",
      "sysindexeddate" : 1648714559000,
      "permanentid" : "5b535d23acae8b6751fabfe2d21ad6e4285188a621d9fb736e78c9ed2c1f",
      "syslanguage" : [ "English" ],
      "itemid" : "5f5a411f235b3560a01eb5ce",
      "transactionid" : 861199,
      "title" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
      "subject" : "ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.  Available as PDF. Supports AHB-Lite, AXI3, AXI4, QoS, Thin Links, virtual networks, Network on Chip..",
      "date" : 1648714559000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0475:j:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714559376423147,
      "sysisattachment" : "4174636",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4174636,
      "size" : 585351,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f5a411f235b3560a01eb5ce",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714499134,
      "syssubject" : "ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.  Available as PDF. Supports AHB-Lite, AXI3, AXI4, QoS, Thin Links, virtual networks, Network on Chip..",
      "syssize" : 585351,
      "sysdate" : 1648714559000,
      "topparent" : "4174636",
      "author" : "ARM Limited",
      "label_version" : "r1p2",
      "systopparentid" : 4174636,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink NIC-400 Network Interconnect.",
      "wordcount" : 1783,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714559000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f5a411f235b3560a01eb5ce",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714559376423147,
      "uri" : "https://developer.arm.com/documentation/ddi0475/j/en/pdf/DDI0475J_corelink_nic400_network_interconnect_r1p2_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0475/j/en/pdf/DDI0475J_corelink_nic400_network_interconnect_r1p2_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0475/j/en/pdf/DDI0475J_corelink_nic400_network_interconnect_r1p2_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f5a411f235b3560a01eb5ce",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0475/j/en/pdf/DDI0475J_corelink_nic400_network_interconnect_r1p2_trm.pdf",
    "Excerpt" : "13 May 2013 ... Non-Confidential ... Change history ... First release for r0p0 ... First release for r0p1 ... First release for r0p2 ... Second release for r0p3 ... First release for r1p0 Beta",
    "FirstSentences" : "Arm CoreLink NIC-400 Network Interconnect Revision: r1p2 Technical Reference Manual Copyright © 2012-2017 Arm Limited (or its affiliates). All rights reserved. Arm DDI 0475J (ID112817) Arm DDI 0475J"
  }, {
    "title" : "Register descriptions",
    "uri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
    "printableUri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
    "clickUri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
    "excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions ... Register summary.",
    "firstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions implemented. Disabling the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101113/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101113/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
      "firstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101113",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465103",
        "sysurihash" : "CozIFAxnwñFjl2iG",
        "urihash" : "CozIFAxnwñFjl2iG",
        "sysuri" : "https://developer.arm.com/documentation/101113/0101/en",
        "systransactionid" : 863669,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572455782000,
        "topparentid" : 3465103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814567000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080248000,
        "permanentid" : "3bdff178e58ff97923e2f920a0948ce5618230ec3b280df5913f8bc4a90e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c27c10d1d3c5b705363",
        "transactionid" : 863669,
        "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649080248000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101113:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080248708553804,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4424,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080145296,
        "syssize" : 4424,
        "sysdate" : 1649080248000,
        "haslayout" : "1",
        "topparent" : "3465103",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465103,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080248000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101113/0101/?lang=en",
        "modified" : 1636547089000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080248708553804,
        "uri" : "https://developer.arm.com/documentation/101113/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101113/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
      "FirstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    },
    "childResults" : [ {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/101113/0101/en/revisions",
      "printableUri" : "https://developer.arm.com/documentation/101113/0101/en/revisions",
      "clickUri" : "https://developer.arm.com/documentation/101113/0101/revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/revisions",
      "excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-A77",
      "firstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-A77",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101113/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101113/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101113",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465103",
          "sysurihash" : "CozIFAxnwñFjl2iG",
          "urihash" : "CozIFAxnwñFjl2iG",
          "sysuri" : "https://developer.arm.com/documentation/101113/0101/en",
          "systransactionid" : 863669,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1572455782000,
          "topparentid" : 3465103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814567000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080248000,
          "permanentid" : "3bdff178e58ff97923e2f920a0948ce5618230ec3b280df5913f8bc4a90e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859c27c10d1d3c5b705363",
          "transactionid" : 863669,
          "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A77" ],
          "date" : 1649080248000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101113:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080248708553804,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4424,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080145296,
          "syssize" : 4424,
          "sysdate" : 1649080248000,
          "haslayout" : "1",
          "topparent" : "3465103",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465103,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080248000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101113/0101/?lang=en",
          "modified" : 1636547089000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080248708553804,
          "uri" : "https://developer.arm.com/documentation/101113/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101113/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "101113",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465103",
        "sysurihash" : "KI76jtDcBQYT8BVK",
        "urihash" : "KI76jtDcBQYT8BVK",
        "sysuri" : "https://developer.arm.com/documentation/101113/0101/en/revisions",
        "systransactionid" : 863670,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1572455782000,
        "topparentid" : 3465103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814567000,
        "sysconcepts" : "technical changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "attachmentparentid" : 3465103,
        "parentitem" : "5e859c27c10d1d3c5b705363",
        "concepts" : "technical changes",
        "documenttype" : "html",
        "isattachment" : "3465103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080271000,
        "permanentid" : "3f8f2eb51efb538cd7d1c95e4fa8185b9b9d2405cc855cd81a746bbbbf49",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c28c10d1d3c5b705371",
        "transactionid" : 863670,
        "title" : "Revisions ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649080270000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101113:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080270453629410,
        "sysisattachment" : "3465103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465103,
        "size" : 160,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101113/0101/revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080145296,
        "syssize" : 160,
        "sysdate" : 1649080270000,
        "haslayout" : "1",
        "topparent" : "3465103",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465103,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080271000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101113/0101/revisions?lang=en",
        "modified" : 1636547089000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080270453629410,
        "uri" : "https://developer.arm.com/documentation/101113/0101/en/revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/101113/0101/en/revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en/revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101113/0101/revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/revisions",
      "Excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-A77",
      "FirstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-A77"
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
      "printableUri" : "https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
      "clickUri" : "https://developer.arm.com/documentation/101113/0101/revisions/revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
      "excerpt" : "Revisions This section describes the technical changes between released issues of this book. Table A-1 Issue 0000-01 Change Location Affects First release - - Table A-2 Differences between ...",
      "firstSentences" : "Revisions This section describes the technical changes between released issues of this book. Table A-1 Issue 0000-01 Change Location Affects First release - - Table A-2 Differences between issue ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101113/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101113/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101113",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465103",
          "sysurihash" : "CozIFAxnwñFjl2iG",
          "urihash" : "CozIFAxnwñFjl2iG",
          "sysuri" : "https://developer.arm.com/documentation/101113/0101/en",
          "systransactionid" : 863669,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1572455782000,
          "topparentid" : 3465103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814567000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080248000,
          "permanentid" : "3bdff178e58ff97923e2f920a0948ce5618230ec3b280df5913f8bc4a90e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859c27c10d1d3c5b705363",
          "transactionid" : 863669,
          "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A77" ],
          "date" : 1649080248000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101113:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080248708553804,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4424,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080145296,
          "syssize" : 4424,
          "sysdate" : 1649080248000,
          "haslayout" : "1",
          "topparent" : "3465103",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465103,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080248000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101113/0101/?lang=en",
          "modified" : 1636547089000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080248708553804,
          "uri" : "https://developer.arm.com/documentation/101113/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101113/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "101113",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465103",
        "sysurihash" : "yo71tI3svUhvPHEx",
        "urihash" : "yo71tI3svUhvPHEx",
        "sysuri" : "https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
        "systransactionid" : 863670,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572455782000,
        "topparentid" : 3465103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814567000,
        "sysconcepts" : "technical changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "attachmentparentid" : 3465103,
        "parentitem" : "5e859c27c10d1d3c5b705363",
        "concepts" : "technical changes",
        "documenttype" : "html",
        "isattachment" : "3465103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080271000,
        "permanentid" : "7617c9d17132ce235589b1d61022688d5e547b1b3c5d1005df701b470f35",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c28c10d1d3c5b705372",
        "transactionid" : 863670,
        "title" : "Revisions ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649080270000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101113:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080270396034605,
        "sysisattachment" : "3465103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465103,
        "size" : 865,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101113/0101/revisions/revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080145296,
        "syssize" : 865,
        "sysdate" : 1649080270000,
        "haslayout" : "1",
        "topparent" : "3465103",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465103,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 55,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080271000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/revisions/revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101113/0101/revisions/revisions?lang=en",
        "modified" : 1636547089000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080270396034605,
        "uri" : "https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101113/0101/revisions/revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
      "Excerpt" : "Revisions This section describes the technical changes between released issues of this book. Table A-1 Issue 0000-01 Change Location Affects First release - - Table A-2 Differences between ...",
      "FirstSentences" : "Revisions This section describes the technical changes between released issues of this book. Table A-1 Issue 0000-01 Change Location Affects First release - - Table A-2 Differences between issue ..."
    }, {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
      "printableUri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
      "clickUri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions/disabling-the-cryptographic-extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
      "excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal that applies to ... This signal is sampled only during reset of the cores.",
      "firstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal that applies to all the Cortex-A77 cores present in a cluster. This signal is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101113/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101113/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101113",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465103",
          "sysurihash" : "CozIFAxnwñFjl2iG",
          "urihash" : "CozIFAxnwñFjl2iG",
          "sysuri" : "https://developer.arm.com/documentation/101113/0101/en",
          "systransactionid" : 863669,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1572455782000,
          "topparentid" : 3465103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814567000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080248000,
          "permanentid" : "3bdff178e58ff97923e2f920a0948ce5618230ec3b280df5913f8bc4a90e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859c27c10d1d3c5b705363",
          "transactionid" : 863669,
          "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A77" ],
          "date" : 1649080248000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101113:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080248708553804,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4424,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080145296,
          "syssize" : 4424,
          "sysdate" : 1649080248000,
          "haslayout" : "1",
          "topparent" : "3465103",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465103,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080248000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101113/0101/?lang=en",
          "modified" : 1636547089000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080248708553804,
          "uri" : "https://developer.arm.com/documentation/101113/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101113/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "101113",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465103",
        "sysurihash" : "Ccm7M6exzSOtWsuz",
        "urihash" : "Ccm7M6exzSOtWsuz",
        "sysuri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
        "systransactionid" : 863669,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572455782000,
        "topparentid" : 3465103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814567000,
        "sysconcepts" : "Cryptographic Extension ; registers ; cores ; undefined exception ; cluster ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "attachmentparentid" : 3465103,
        "parentitem" : "5e859c27c10d1d3c5b705363",
        "concepts" : "Cryptographic Extension ; registers ; cores ; undefined exception ; cluster ; Cortex",
        "documenttype" : "html",
        "isattachment" : "3465103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080260000,
        "permanentid" : "7ef792dea51bb47d0f2749f4b66937d3cdd5a3e6d1060c182061658ea6ad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c27c10d1d3c5b70536d",
        "transactionid" : 863669,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649080260000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101113:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080260914442894,
        "sysisattachment" : "3465103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465103,
        "size" : 530,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions/disabling-the-cryptographic-extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080145296,
        "syssize" : 530,
        "sysdate" : 1649080260000,
        "haslayout" : "1",
        "topparent" : "3465103",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465103,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080260000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions/disabling-the-cryptographic-extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101113/0101/register-descriptions/disabling-the-cryptographic-extension?lang=en",
        "modified" : 1636547089000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080260914442894,
        "uri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
      "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
      "ClickUri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions/disabling-the-cryptographic-extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
      "Excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal that applies to ... This signal is sampled only during reset of the cores.",
      "FirstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal that applies to all the Cortex-A77 cores present in a cluster. This signal is ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Register descriptions ",
      "document_number" : "101113",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3465103",
      "sysurihash" : "kA353bbNG1DFOZ8T",
      "urihash" : "kA353bbNG1DFOZ8T",
      "sysuri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
      "systransactionid" : 863670,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1572455782000,
      "topparentid" : 3465103,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585814567000,
      "sysconcepts" : "Register summary ; instructions implemented",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
      "attachmentparentid" : 3465103,
      "parentitem" : "5e859c27c10d1d3c5b705363",
      "concepts" : "Register summary ; instructions implemented",
      "documenttype" : "html",
      "isattachment" : "3465103",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080271000,
      "permanentid" : "f02b424cc8afa598a6a121539a5fa5a7443507fedb318177867f0fb6994e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e859c27c10d1d3c5b70536b",
      "transactionid" : 863670,
      "title" : "Register descriptions ",
      "products" : [ "Cortex-A77" ],
      "date" : 1649080271000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101113:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080271168976065,
      "sysisattachment" : "3465103",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3465103,
      "size" : 399,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080145296,
      "syssize" : 399,
      "sysdate" : 1649080271000,
      "haslayout" : "1",
      "topparent" : "3465103",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3465103,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 31,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
      "document_revision" : "02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080271000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101113/0101/register-descriptions?lang=en",
      "modified" : 1636547089000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080271168976065,
      "uri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
      "syscollection" : "default"
    },
    "Title" : "Register descriptions",
    "Uri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
    "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
    "ClickUri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
    "Excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions ... Register summary.",
    "FirstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions implemented. Disabling the ..."
  }, {
    "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
    "excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
    "firstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Register descriptions",
      "uri" : "https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0306/b/programmer-s-model/register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
      "excerpt" : "Register descriptions This section describes the IPCM registers. Table 3.1 provides cross references to individual registers. Note In the register names, x denotes a value of 0-31.",
      "firstSentences" : "Register descriptions This section describes the IPCM registers. Table 3.1 provides cross references to individual registers. Note In the register names, x denotes a value of 0-31. Mailbox ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
        "excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
          "document_number" : "ddi0306",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496733",
          "sysurihash" : "gEaZSOZYZmPZlD3P",
          "urihash" : "gEaZSOZYZmPZlD3P",
          "sysuri" : "https://developer.arm.com/documentation/ddi0306/b/en",
          "systransactionid" : 863669,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259441000,
          "topparentid" : 3496733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375504000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080249000,
          "permanentid" : "b1f46abc486b34a42a624578995e2d576c2cb9bf982651b721d1635101a4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2b5088295d1e18d384ca",
          "transactionid" : 863669,
          "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649080249000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0306:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080249415310708,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1870,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080109652,
          "syssize" : 1870,
          "sysdate" : 1649080249000,
          "haslayout" : "1",
          "topparent" : "3496733",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496733,
          "content_description" : "This is the TRM for the Inter-Processor Communications Module (IPCM).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080249000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0306/b/?lang=en",
          "modified" : 1639041679000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080249415310708,
          "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
        "Excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Register descriptions ",
        "document_number" : "ddi0306",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496733",
        "sysurihash" : "Drq0iKYPgascviVI",
        "urihash" : "Drq0iKYPgascviVI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
        "systransactionid" : 863669,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259441000,
        "topparentid" : 3496733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375504000,
        "sysconcepts" : "registers ; cross references",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3496733,
        "parentitem" : "5e8e2b5088295d1e18d384ca",
        "concepts" : "registers ; cross references",
        "documenttype" : "html",
        "isattachment" : "3496733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080249000,
        "permanentid" : "40244d6e3beb3e837bbc5e01a73a0d9e5759291a056f7fc570baeaaaadad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b5088295d1e18d384e6",
        "transactionid" : 863669,
        "title" : "Register descriptions ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080249000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0306:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080249316835829,
        "sysisattachment" : "3496733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496733,
        "size" : 321,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0306/b/programmer-s-model/register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080109621,
        "syssize" : 321,
        "sysdate" : 1649080249000,
        "haslayout" : "1",
        "topparent" : "3496733",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496733,
        "content_description" : "This is the TRM for the Inter-Processor Communications Module (IPCM).",
        "wordcount" : 38,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080249000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0306/b/programmer-s-model/register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0306/b/programmer-s-model/register-descriptions?lang=en",
        "modified" : 1639041679000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080249316835829,
        "uri" : "https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Register descriptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0306/b/programmer-s-model/register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
      "Excerpt" : "Register descriptions This section describes the IPCM registers. Table 3.1 provides cross references to individual registers. Note In the register names, x denotes a value of 0-31.",
      "FirstSentences" : "Register descriptions This section describes the IPCM registers. Table 3.1 provides cross references to individual registers. Note In the register names, x denotes a value of 0-31. Mailbox ..."
    }, {
      "title" : "Messaging from Core0 to Core1",
      "uri" : "https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
      "printableUri" : "https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
      "clickUri" : "https://developer.arm.com/documentation/ddi0306/b/functional-overview/examples-of-messaging/messaging-from-core0-to-core1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
      "excerpt" : "Core0 programs the data payload, DA7A0000. ... Note Core?0 can hold on to the mailbox to send another data message by not clearing the ... Messaging from Core0 to Core1 ARM PrimeCell",
      "firstSentences" : "Messaging from Core0 to Core1 In this example system, there are two cores and four mailboxes. Core0 is the source core and Core1 is the destination core. Core0 uses Channel ID1 and Core1 uses ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
        "excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
          "document_number" : "ddi0306",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496733",
          "sysurihash" : "gEaZSOZYZmPZlD3P",
          "urihash" : "gEaZSOZYZmPZlD3P",
          "sysuri" : "https://developer.arm.com/documentation/ddi0306/b/en",
          "systransactionid" : 863669,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259441000,
          "topparentid" : 3496733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375504000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080249000,
          "permanentid" : "b1f46abc486b34a42a624578995e2d576c2cb9bf982651b721d1635101a4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2b5088295d1e18d384ca",
          "transactionid" : 863669,
          "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649080249000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0306:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080249415310708,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1870,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080109652,
          "syssize" : 1870,
          "sysdate" : 1649080249000,
          "haslayout" : "1",
          "topparent" : "3496733",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496733,
          "content_description" : "This is the TRM for the Inter-Processor Communications Module (IPCM).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080249000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0306/b/?lang=en",
          "modified" : 1639041679000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080249415310708,
          "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
        "Excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Messaging from Core0 to Core1 ",
        "document_number" : "ddi0306",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496733",
        "sysurihash" : "UO5sAVjwX1REC3HE",
        "urihash" : "UO5sAVjwX1REC3HE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
        "systransactionid" : 863669,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259441000,
        "topparentid" : 3496733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375504000,
        "sysconcepts" : "Core0 ; mailboxes ; Core1 ; cores ; Auto Link ; IPCM0SOURCE Register ; data payload ; IPCM0DSTATUS ; IPCM0MSTATUS ; releases ownership ; gains control",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3496733,
        "parentitem" : "5e8e2b5088295d1e18d384ca",
        "concepts" : "Core0 ; mailboxes ; Core1 ; cores ; Auto Link ; IPCM0SOURCE Register ; data payload ; IPCM0DSTATUS ; IPCM0MSTATUS ; releases ownership ; gains control",
        "documenttype" : "html",
        "isattachment" : "3496733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080249000,
        "permanentid" : "cd07ae8f5daeb019d4b6c48543a82b076ee94c34dd6459c17bae6bfca859",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b5088295d1e18d384df",
        "transactionid" : 863669,
        "title" : "Messaging from Core0 to Core1 ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080249000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0306:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080249158374933,
        "sysisattachment" : "3496733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496733,
        "size" : 1976,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0306/b/functional-overview/examples-of-messaging/messaging-from-core0-to-core1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080109636,
        "syssize" : 1976,
        "sysdate" : 1649080249000,
        "haslayout" : "1",
        "topparent" : "3496733",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496733,
        "content_description" : "This is the TRM for the Inter-Processor Communications Module (IPCM).",
        "wordcount" : 117,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080249000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0306/b/functional-overview/examples-of-messaging/messaging-from-core0-to-core1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0306/b/functional-overview/examples-of-messaging/messaging-from-core0-to-core1?lang=en",
        "modified" : 1639041679000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080249158374933,
        "uri" : "https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
        "syscollection" : "default"
      },
      "Title" : "Messaging from Core0 to Core1",
      "Uri" : "https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0306/b/functional-overview/examples-of-messaging/messaging-from-core0-to-core1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
      "Excerpt" : "Core0 programs the data payload, DA7A0000. ... Note Core?0 can hold on to the mailbox to send another data message by not clearing the ... Messaging from Core0 to Core1 ARM PrimeCell",
      "FirstSentences" : "Messaging from Core0 to Core1 In this example system, there are two cores and four mailboxes. Core0 is the source core and Core1 is the destination core. Core0 uses Channel ID1 and Core1 uses ..."
    }, {
      "title" : "Non-AMBA signals",
      "uri" : "https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0306/b/signal-descriptions/non-amba-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
      "excerpt" : "Non-AMBA signals Table A.4 lists the IPCM configuration signals. Name Type Source\\/destination Description DATANUM[2:0] Input Tied off Number of data registers in each mailbox INTNUM[5:0] ...",
      "firstSentences" : "Non-AMBA signals Table A.4 lists the IPCM configuration signals. Name Type Source\\/destination Description DATANUM[2:0] Input Tied off Number of data registers in each mailbox INTNUM[5:0] Input ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
        "excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
          "document_number" : "ddi0306",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496733",
          "sysurihash" : "gEaZSOZYZmPZlD3P",
          "urihash" : "gEaZSOZYZmPZlD3P",
          "sysuri" : "https://developer.arm.com/documentation/ddi0306/b/en",
          "systransactionid" : 863669,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259441000,
          "topparentid" : 3496733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375504000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080249000,
          "permanentid" : "b1f46abc486b34a42a624578995e2d576c2cb9bf982651b721d1635101a4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2b5088295d1e18d384ca",
          "transactionid" : 863669,
          "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649080249000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0306:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080249415310708,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1870,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080109652,
          "syssize" : 1870,
          "sysdate" : 1649080249000,
          "haslayout" : "1",
          "topparent" : "3496733",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496733,
          "content_description" : "This is the TRM for the Inter-Processor Communications Module (IPCM).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080249000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0306/b/?lang=en",
          "modified" : 1639041679000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080249415310708,
          "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
        "Excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Non-AMBA signals ",
        "document_number" : "ddi0306",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496733",
        "sysurihash" : "5ULssQTO1zjOVYG5",
        "urihash" : "5ULssQTO1zjOVYG5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
        "systransactionid" : 863669,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259441000,
        "topparentid" : 3496733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375504000,
        "sysconcepts" : "configuration ; IPCM ; test signals ; input pins ; active HIGH ; Output Vectored ; Type Source ; Register ; destination",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3496733,
        "parentitem" : "5e8e2b5088295d1e18d384ca",
        "concepts" : "configuration ; IPCM ; test signals ; input pins ; active HIGH ; Output Vectored ; Type Source ; Register ; destination",
        "documenttype" : "html",
        "isattachment" : "3496733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080249000,
        "permanentid" : "a13250bf38b51de4c53ada172616bf91ff9f805dcae9e9e51fbc6f0888a0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b5188295d1e18d384fd",
        "transactionid" : 863669,
        "title" : "Non-AMBA signals ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080249000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0306:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080249125958884,
        "sysisattachment" : "3496733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496733,
        "size" : 877,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0306/b/signal-descriptions/non-amba-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080109605,
        "syssize" : 877,
        "sysdate" : 1649080249000,
        "haslayout" : "1",
        "topparent" : "3496733",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496733,
        "content_description" : "This is the TRM for the Inter-Processor Communications Module (IPCM).",
        "wordcount" : 65,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080249000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0306/b/signal-descriptions/non-amba-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0306/b/signal-descriptions/non-amba-signals?lang=en",
        "modified" : 1639041679000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080249125958884,
        "uri" : "https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
        "syscollection" : "default"
      },
      "Title" : "Non-AMBA signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0306/b/signal-descriptions/non-amba-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
      "Excerpt" : "Non-AMBA signals Table A.4 lists the IPCM configuration signals. Name Type Source\\/destination Description DATANUM[2:0] Input Tied off Number of data registers in each mailbox INTNUM[5:0] ...",
      "FirstSentences" : "Non-AMBA signals Table A.4 lists the IPCM configuration signals. Name Type Source\\/destination Description DATANUM[2:0] Input Tied off Number of data registers in each mailbox INTNUM[5:0] Input ..."
    } ],
    "totalNumberOfChildResults" : 51,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
      "document_number" : "ddi0306",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3496733",
      "sysurihash" : "gEaZSOZYZmPZlD3P",
      "urihash" : "gEaZSOZYZmPZlD3P",
      "sysuri" : "https://developer.arm.com/documentation/ddi0306/b/en",
      "systransactionid" : 863669,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158259441000,
      "topparentid" : 3496733,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375504000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080249000,
      "permanentid" : "b1f46abc486b34a42a624578995e2d576c2cb9bf982651b721d1635101a4",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2b5088295d1e18d384ca",
      "transactionid" : 863669,
      "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649080249000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0306:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080249415310708,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1870,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080109652,
      "syssize" : 1870,
      "sysdate" : 1649080249000,
      "haslayout" : "1",
      "topparent" : "3496733",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3496733,
      "content_description" : "This is the TRM for the Inter-Processor Communications Module (IPCM).",
      "wordcount" : 140,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080249000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0306/b/?lang=en",
      "modified" : 1639041679000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080249415310708,
      "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
    "Excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
    "FirstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
  }, {
    "title" : "Control and arbitration block",
    "uri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block",
    "printableUri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block",
    "clickUri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block",
    "excerpt" : "Control and arbitration block The control and arbitration block consists of two parts: Control block Controls the ... Arbitration block Arbitrates between the requesting ports. ... Figure 1.7.",
    "firstSentences" : "Control and arbitration block The control and arbitration block consists of two parts: Control block Controls the EBIBACKOFF and EBIGNT signals. Arbitration block Arbitrates between the requesting ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0249/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en",
      "excerpt" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual ",
        "document_number" : "ddi0249",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483203",
        "sysurihash" : "bð4HvH6deufpeVUJ",
        "urihash" : "bð4HvH6deufpeVUJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "systransactionid" : 861283,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259970000,
        "topparentid" : 3483203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372249000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236", "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236|5fbba0f5cd74e712c4497237" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718713000,
        "permanentid" : "fa2e6629c6faf35efa9e5b661098e8ecf98118d5f5224f9ef644c70d3b5e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e9988295d1e18d369d5",
        "transactionid" : 861283,
        "title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual ",
        "products" : [ "PL220 EBI" ],
        "date" : 1648718713000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0249:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718713788626102,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1815,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718702940,
        "syssize" : 1815,
        "sysdate" : 1648718713000,
        "haslayout" : "1",
        "topparent" : "3483203",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483203,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell External Bus Interface (EBI) (PL220).",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|External Bus Interface", "System IP|External Bus Interface|PL220 EBI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718713000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0249/b/?lang=en",
        "modified" : 1638977611000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718713788626102,
        "uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0249/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en",
      "Excerpt" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0249/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en",
      "excerpt" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual ",
        "document_number" : "ddi0249",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483203",
        "sysurihash" : "bð4HvH6deufpeVUJ",
        "urihash" : "bð4HvH6deufpeVUJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "systransactionid" : 861283,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259970000,
        "topparentid" : 3483203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372249000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236", "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236|5fbba0f5cd74e712c4497237" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718713000,
        "permanentid" : "fa2e6629c6faf35efa9e5b661098e8ecf98118d5f5224f9ef644c70d3b5e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e9988295d1e18d369d5",
        "transactionid" : 861283,
        "title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual ",
        "products" : [ "PL220 EBI" ],
        "date" : 1648718713000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0249:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718713788626102,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1815,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718702940,
        "syssize" : 1815,
        "sysdate" : 1648718713000,
        "haslayout" : "1",
        "topparent" : "3483203",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483203,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell External Bus Interface (EBI) (PL220).",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|External Bus Interface", "System IP|External Bus Interface|PL220 EBI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718713000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0249/b/?lang=en",
        "modified" : 1638977611000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718713788626102,
        "uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0249/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en",
      "Excerpt" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    }, {
      "title" : "Multiplexor block",
      "uri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block",
      "printableUri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block",
      "clickUri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block",
      "excerpt" : "Multiplexor block The multiplexor block provides highly constrained combinatorial paths for address, data, ... It also contains a set of flip-flops to store the default values when no device ...",
      "firstSentences" : "Multiplexor block The multiplexor block provides highly constrained combinatorial paths for address, data, and data enable signals. It also contains a set of flip-flops to store the default values ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en",
        "excerpt" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual ",
          "document_number" : "ddi0249",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3483203",
          "sysurihash" : "bð4HvH6deufpeVUJ",
          "urihash" : "bð4HvH6deufpeVUJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0249/b/en",
          "systransactionid" : 861283,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259970000,
          "topparentid" : 3483203,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372249000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236", "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236|5fbba0f5cd74e712c4497237" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718713000,
          "permanentid" : "fa2e6629c6faf35efa9e5b661098e8ecf98118d5f5224f9ef644c70d3b5e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1e9988295d1e18d369d5",
          "transactionid" : 861283,
          "title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual ",
          "products" : [ "PL220 EBI" ],
          "date" : 1648718713000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0249:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718713788626102,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1815,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718702940,
          "syssize" : 1815,
          "sysdate" : 1648718713000,
          "haslayout" : "1",
          "topparent" : "3483203",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483203,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell External Bus Interface (EBI) (PL220).",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|External Bus Interface", "System IP|External Bus Interface|PL220 EBI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718713000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0249/b/?lang=en",
          "modified" : 1638977611000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718713788626102,
          "uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en",
        "Excerpt" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Multiplexor block ",
        "document_number" : "ddi0249",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483203",
        "sysurihash" : "kl6HMi5FroHJtVSb",
        "urihash" : "kl6HMi5FroHJtVSb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block",
        "systransactionid" : 861283,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259970000,
        "topparentid" : 3483203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372249000,
        "sysconcepts" : "memory controllers ; signals ; retiming ; multiplexor ; EBI ; means ; clocking ; timing requirements ; reference manuals ; set of flip-flops",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236", "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236|5fbba0f5cd74e712c4497237" ],
        "attachmentparentid" : 3483203,
        "parentitem" : "5e8e1e9988295d1e18d369d5",
        "concepts" : "memory controllers ; signals ; retiming ; multiplexor ; EBI ; means ; clocking ; timing requirements ; reference manuals ; set of flip-flops",
        "documenttype" : "html",
        "isattachment" : "3483203",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718713000,
        "permanentid" : "60dd424fce8d54755753a51884f04ae54e5294ece814d0ad334f48ab11a3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e9988295d1e18d369f9",
        "transactionid" : 861283,
        "title" : "Multiplexor block ",
        "products" : [ "PL220 EBI" ],
        "date" : 1648718713000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0249:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718713750302582,
        "sysisattachment" : "3483203",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3483203,
        "size" : 1400,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718702940,
        "syssize" : 1400,
        "sysdate" : 1648718713000,
        "haslayout" : "1",
        "topparent" : "3483203",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483203,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell External Bus Interface (EBI) (PL220).",
        "wordcount" : 107,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|External Bus Interface", "System IP|External Bus Interface|PL220 EBI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718713000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block?lang=en",
        "modified" : 1638977611000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718713750302582,
        "uri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block",
        "syscollection" : "default"
      },
      "Title" : "Multiplexor block",
      "Uri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block",
      "Excerpt" : "Multiplexor block The multiplexor block provides highly constrained combinatorial paths for address, data, ... It also contains a set of flip-flops to store the default values when no device ...",
      "FirstSentences" : "Multiplexor block The multiplexor block provides highly constrained combinatorial paths for address, data, and data enable signals. It also contains a set of flip-flops to store the default values ..."
    }, {
      "title" : "Structure of the ARM PrimeCell EBI module",
      "uri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module",
      "printableUri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module",
      "clickUri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module",
      "excerpt" : "Structure of the ARM PrimeCell EBI module Figure 1.6 shows the main components of the EBI module. ... Structure of the EBI module The clock supplied to the EBI must be the same as the fastest ...",
      "firstSentences" : "Structure of the ARM PrimeCell EBI module Figure 1.6 shows the main components of the EBI module. Figure 1.6. Structure of the EBI module The clock supplied to the EBI must be the same as the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en",
        "excerpt" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual ",
          "document_number" : "ddi0249",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3483203",
          "sysurihash" : "bð4HvH6deufpeVUJ",
          "urihash" : "bð4HvH6deufpeVUJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0249/b/en",
          "systransactionid" : 861283,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259970000,
          "topparentid" : 3483203,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372249000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236", "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236|5fbba0f5cd74e712c4497237" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718713000,
          "permanentid" : "fa2e6629c6faf35efa9e5b661098e8ecf98118d5f5224f9ef644c70d3b5e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1e9988295d1e18d369d5",
          "transactionid" : 861283,
          "title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual ",
          "products" : [ "PL220 EBI" ],
          "date" : 1648718713000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0249:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718713788626102,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1815,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718702940,
          "syssize" : 1815,
          "sysdate" : 1648718713000,
          "haslayout" : "1",
          "topparent" : "3483203",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483203,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell External Bus Interface (EBI) (PL220).",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|External Bus Interface", "System IP|External Bus Interface|PL220 EBI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718713000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0249/b/?lang=en",
          "modified" : 1638977611000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718713788626102,
          "uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en",
        "Excerpt" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Structure of the ARM PrimeCell EBI module ",
        "document_number" : "ddi0249",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483203",
        "sysurihash" : "7Rð4AHdJitDK9P4f",
        "urihash" : "7Rð4AHdJitDK9P4f",
        "sysuri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module",
        "systransactionid" : 861283,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259970000,
        "topparentid" : 3483203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372249000,
        "sysconcepts" : "memory controller ; EBI module ; integer ratios ; pads ; shows",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236", "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236|5fbba0f5cd74e712c4497237" ],
        "attachmentparentid" : 3483203,
        "parentitem" : "5e8e1e9988295d1e18d369d5",
        "concepts" : "memory controller ; EBI module ; integer ratios ; pads ; shows",
        "documenttype" : "html",
        "isattachment" : "3483203",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718707000,
        "permanentid" : "ebf462a5f4a1c985c838ee01ff5641921436857dcc0761e279a0e2254b40",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e9988295d1e18d369f5",
        "transactionid" : 861283,
        "title" : "Structure of the ARM PrimeCell EBI module ",
        "products" : [ "PL220 EBI" ],
        "date" : 1648718707000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0249:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718707603611170,
        "sysisattachment" : "3483203",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3483203,
        "size" : 614,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718702940,
        "syssize" : 614,
        "sysdate" : 1648718707000,
        "haslayout" : "1",
        "topparent" : "3483203",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483203,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell External Bus Interface (EBI) (PL220).",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|External Bus Interface", "System IP|External Bus Interface|PL220 EBI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718707000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module?lang=en",
        "modified" : 1638977611000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718707603611170,
        "uri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module",
        "syscollection" : "default"
      },
      "Title" : "Structure of the ARM PrimeCell EBI module",
      "Uri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module",
      "Excerpt" : "Structure of the ARM PrimeCell EBI module Figure 1.6 shows the main components of the EBI module. ... Structure of the EBI module The clock supplied to the EBI must be the same as the fastest ...",
      "FirstSentences" : "Structure of the ARM PrimeCell EBI module Figure 1.6 shows the main components of the EBI module. Figure 1.6. Structure of the EBI module The clock supplied to the EBI must be the same as the ..."
    } ],
    "totalNumberOfChildResults" : 24,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Control and arbitration block ",
      "document_number" : "ddi0249",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3483203",
      "sysurihash" : "8ðKXyhjUVYobxdej",
      "urihash" : "8ðKXyhjUVYobxdej",
      "sysuri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block",
      "systransactionid" : 861283,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158259970000,
      "topparentid" : 3483203,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372249000,
      "sysconcepts" : "arbitration block ; ports ; requesting ; control ; signals ; priority ; bus ; counters ; algorithm used ; EBITIMEOUTVALUEx",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236", "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236|5fbba0f5cd74e712c4497237" ],
      "attachmentparentid" : 3483203,
      "parentitem" : "5e8e1e9988295d1e18d369d5",
      "concepts" : "arbitration block ; ports ; requesting ; control ; signals ; priority ; bus ; counters ; algorithm used ; EBITIMEOUTVALUEx",
      "documenttype" : "html",
      "isattachment" : "3483203",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718713000,
      "permanentid" : "6f31a371ba3549c416b95ad4597f2c7f8a46412f5dc6c2cbd6d814dffca9",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1e9988295d1e18d369f7",
      "transactionid" : 861283,
      "title" : "Control and arbitration block ",
      "products" : [ "PL220 EBI" ],
      "date" : 1648718713000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0249:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718713841664010,
      "sysisattachment" : "3483203",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3483203,
      "size" : 1512,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718702940,
      "syssize" : 1512,
      "sysdate" : 1648718713000,
      "haslayout" : "1",
      "topparent" : "3483203",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3483203,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell External Bus Interface (EBI) (PL220).",
      "wordcount" : 104,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|External Bus Interface", "System IP|External Bus Interface|PL220 EBI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718713000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block?lang=en",
      "modified" : 1638977611000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718713841664010,
      "uri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block",
      "syscollection" : "default"
    },
    "Title" : "Control and arbitration block",
    "Uri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block",
    "Excerpt" : "Control and arbitration block The control and arbitration block consists of two parts: Control block Controls the ... Arbitration block Arbitrates between the requesting ports. ... Figure 1.7.",
    "FirstSentences" : "Control and arbitration block The control and arbitration block consists of two parts: Control block Controls the EBIBACKOFF and EBIGNT signals. Arbitration block Arbitrates between the requesting ..."
  }, {
    "title" : "L220 Cache Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0329/l/en/pdf/DDI0329L_l220_cc_r1p7_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0329/l/en/pdf/DDI0329L_l220_cc_r1p7_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e31ecfd977155116a8491",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en/pdf/DDI0329L_l220_cc_r1p7_trm.pdf",
    "excerpt" : "H ... Confidentiality ... Non-Confidential ... First release. Update for r1p0. No change in description of functionality. Update for r1p1. ... Update for r1p5. ... Update for r1p7.",
    "firstSentences" : "L220 Cache Controller Revision: r1p7 Technical Reference Manual Copyright © 2004-2007 ARM Limited. All rights reserved. ARM DDI 0329L ii Date 09 August 2004 12 November 2004 10 December 2004 28 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "L220 Cache Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0329/l/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en",
      "excerpt" : "Revision D 28 January 2005 Update for r1p2. Added description for bit [12] in Register 1, Auxiliary Control Register on page 3-10. ... L220CLAMP added to Table A-2 on page A-3.",
      "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "L220 Cache Controller Technical Reference Manual ",
        "document_number" : "ddi0329",
        "document_version" : "l",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499452",
        "sysurihash" : "U354I99ðYGuu8v7u",
        "urihash" : "U354I99ðYGuu8v7u",
        "sysuri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "systransactionid" : 861282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1198213850000,
        "topparentid" : 3499452,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377195000,
        "sysconcepts" : "proprietary notice ; ARM ; Cache Synchronization ; functionality ; model changed ; Single bufferable ; behavior redefined ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "concepts" : "proprietary notice ; ARM ; Cache Synchronization ; functionality ; model changed ; Single bufferable ; behavior redefined ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718700000,
        "permanentid" : "0a53f26064e0f096e0d077cb29d08e07afe90b61946b5eb5556ba90a7b83",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e31ebfd977155116a841f",
        "transactionid" : 861282,
        "title" : "L220 Cache Controller Technical Reference Manual ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1648718700000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0329:l:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718700416030720,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3362,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718664054,
        "syssize" : 3362,
        "sysdate" : 1648718700000,
        "haslayout" : "1",
        "topparent" : "3499452",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499452,
        "content_description" : "This is the TRM for the L220 Cache Controller.",
        "wordcount" : 242,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "l",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718700000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0329/l/?lang=en",
        "modified" : 1639043246000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718700416030720,
        "uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "syscollection" : "default"
      },
      "Title" : "L220 Cache Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0329/l/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en",
      "Excerpt" : "Revision D 28 January 2005 Update for r1p2. Added description for bit [12] in Register 1, Auxiliary Control Register on page 3-10. ... L220CLAMP added to Table A-2 on page A-3.",
      "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "L220 Cache Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0329/l/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en",
      "excerpt" : "Revision D 28 January 2005 Update for r1p2. Added description for bit [12] in Register 1, Auxiliary Control Register on page 3-10. ... L220CLAMP added to Table A-2 on page A-3.",
      "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "L220 Cache Controller Technical Reference Manual ",
        "document_number" : "ddi0329",
        "document_version" : "l",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499452",
        "sysurihash" : "U354I99ðYGuu8v7u",
        "urihash" : "U354I99ðYGuu8v7u",
        "sysuri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "systransactionid" : 861282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1198213850000,
        "topparentid" : 3499452,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377195000,
        "sysconcepts" : "proprietary notice ; ARM ; Cache Synchronization ; functionality ; model changed ; Single bufferable ; behavior redefined ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "concepts" : "proprietary notice ; ARM ; Cache Synchronization ; functionality ; model changed ; Single bufferable ; behavior redefined ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718700000,
        "permanentid" : "0a53f26064e0f096e0d077cb29d08e07afe90b61946b5eb5556ba90a7b83",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e31ebfd977155116a841f",
        "transactionid" : 861282,
        "title" : "L220 Cache Controller Technical Reference Manual ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1648718700000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0329:l:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718700416030720,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3362,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718664054,
        "syssize" : 3362,
        "sysdate" : 1648718700000,
        "haslayout" : "1",
        "topparent" : "3499452",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499452,
        "content_description" : "This is the TRM for the L220 Cache Controller.",
        "wordcount" : 242,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "l",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718700000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0329/l/?lang=en",
        "modified" : 1639043246000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718700416030720,
        "uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "syscollection" : "default"
      },
      "Title" : "L220 Cache Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0329/l/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en",
      "Excerpt" : "Revision D 28 January 2005 Update for r1p2. Added description for bit [12] in Register 1, Auxiliary Control Register on page 3-10. ... L220CLAMP added to Table A-2 on page A-3.",
      "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Register 1, Auxiliary Control Register",
      "uri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model/register-descriptions/register-1--auxiliary-control-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model/register-descriptions/register-1--auxiliary-control-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0329/l/programmer-s-model/register-descriptions/register-1--auxiliary-control-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model/register-descriptions/register-1--auxiliary-control-register",
      "excerpt" : "[11:9] ... Figure 3.5. ... Allocations: If the data RAM write or dirty RAM latency is larger than the tag memory latency, ... Register 1, Auxiliary Control Register L220 L2 Cache Controller",
      "firstSentences" : "Register 1, Auxiliary Control Register The Auxiliary Control Register is a read and write register. This register enables you to configure: cache behavior event monitoring way size associativity.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L220 Cache Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en",
        "excerpt" : "Revision D 28 January 2005 Update for r1p2. Added description for bit [12] in Register 1, Auxiliary Control Register on page 3-10. ... L220CLAMP added to Table A-2 on page A-3.",
        "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "L220 Cache Controller Technical Reference Manual ",
          "document_number" : "ddi0329",
          "document_version" : "l",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499452",
          "sysurihash" : "U354I99ðYGuu8v7u",
          "urihash" : "U354I99ðYGuu8v7u",
          "sysuri" : "https://developer.arm.com/documentation/ddi0329/l/en",
          "systransactionid" : 861282,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1198213850000,
          "topparentid" : 3499452,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377195000,
          "sysconcepts" : "proprietary notice ; ARM ; Cache Synchronization ; functionality ; model changed ; Single bufferable ; behavior redefined ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; Cache Synchronization ; functionality ; model changed ; Single bufferable ; behavior redefined ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718700000,
          "permanentid" : "0a53f26064e0f096e0d077cb29d08e07afe90b61946b5eb5556ba90a7b83",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e31ebfd977155116a841f",
          "transactionid" : 861282,
          "title" : "L220 Cache Controller Technical Reference Manual ",
          "products" : [ "L220 L2 Cache Controller" ],
          "date" : 1648718700000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0329:l:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718700416030720,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3362,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718664054,
          "syssize" : 3362,
          "sysdate" : 1648718700000,
          "haslayout" : "1",
          "topparent" : "3499452",
          "label_version" : "r1p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499452,
          "content_description" : "This is the TRM for the L220 Cache Controller.",
          "wordcount" : 242,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "l",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718700000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0329/l/?lang=en",
          "modified" : 1639043246000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718700416030720,
          "uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
          "syscollection" : "default"
        },
        "Title" : "L220 Cache Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en",
        "Excerpt" : "Revision D 28 January 2005 Update for r1p2. Added description for bit [12] in Register 1, Auxiliary Control Register on page 3-10. ... L220CLAMP added to Table A-2 on page A-3.",
        "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Register 1, Auxiliary Control Register ",
        "document_number" : "ddi0329",
        "document_version" : "l",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499452",
        "sysurihash" : "hFqmIm6H4VhZamKD",
        "urihash" : "hFqmIm6H4VhZamKD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model/register-descriptions/register-1--auxiliary-control-register",
        "systransactionid" : 861282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1198213850000,
        "topparentid" : 3499452,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377195000,
        "sysconcepts" : "register ; cache ; accesses ; L2 Control ; reads ; response ; secure ; RAM latencies ; allocations ; clock cycles ; transfers transactions ; event monitoring ; dependencies ; arrangement ; assignments ; associativity",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3499452,
        "parentitem" : "5e8e31ebfd977155116a841f",
        "concepts" : "register ; cache ; accesses ; L2 Control ; reads ; response ; secure ; RAM latencies ; allocations ; clock cycles ; transfers transactions ; event monitoring ; dependencies ; arrangement ; assignments ; associativity",
        "documenttype" : "html",
        "isattachment" : "3499452",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718700000,
        "permanentid" : "56e72b33ab8bd3840707b0c64433c85003dd8d0c5ec7d84763b57dae5a68",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e31ebfd977155116a844c",
        "transactionid" : 861282,
        "title" : "Register 1, Auxiliary Control Register ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1648718700000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0329:l:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718700370408052,
        "sysisattachment" : "3499452",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499452,
        "size" : 4355,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0329/l/programmer-s-model/register-descriptions/register-1--auxiliary-control-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718663977,
        "syssize" : 4355,
        "sysdate" : 1648718700000,
        "haslayout" : "1",
        "topparent" : "3499452",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499452,
        "content_description" : "This is the TRM for the L220 Cache Controller.",
        "wordcount" : 234,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "l",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718700000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0329/l/programmer-s-model/register-descriptions/register-1--auxiliary-control-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0329/l/programmer-s-model/register-descriptions/register-1--auxiliary-control-register?lang=en",
        "modified" : 1639043246000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718700370408052,
        "uri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model/register-descriptions/register-1--auxiliary-control-register",
        "syscollection" : "default"
      },
      "Title" : "Register 1, Auxiliary Control Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model/register-descriptions/register-1--auxiliary-control-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model/register-descriptions/register-1--auxiliary-control-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0329/l/programmer-s-model/register-descriptions/register-1--auxiliary-control-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model/register-descriptions/register-1--auxiliary-control-register",
      "Excerpt" : "[11:9] ... Figure 3.5. ... Allocations: If the data RAM write or dirty RAM latency is larger than the tag memory latency, ... Register 1, Auxiliary Control Register L220 L2 Cache Controller",
      "FirstSentences" : "Register 1, Auxiliary Control Register The Auxiliary Control Register is a read and write register. This register enables you to configure: cache behavior event monitoring way size associativity."
    }, {
      "title" : "Programmers Model",
      "uri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0329/l/programmer-s-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model",
      "excerpt" : "Chapter 3. Programmer's Model This chapter describes the L220 Cache Controller registers and ... It contains the following sections: About the programmer's model Summary of registers ...",
      "firstSentences" : "Chapter 3. Programmer's Model This chapter describes the L220 Cache Controller registers and provides information for programming the device. It contains the following sections: About the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L220 Cache Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en",
        "excerpt" : "Revision D 28 January 2005 Update for r1p2. Added description for bit [12] in Register 1, Auxiliary Control Register on page 3-10. ... L220CLAMP added to Table A-2 on page A-3.",
        "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "L220 Cache Controller Technical Reference Manual ",
          "document_number" : "ddi0329",
          "document_version" : "l",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499452",
          "sysurihash" : "U354I99ðYGuu8v7u",
          "urihash" : "U354I99ðYGuu8v7u",
          "sysuri" : "https://developer.arm.com/documentation/ddi0329/l/en",
          "systransactionid" : 861282,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1198213850000,
          "topparentid" : 3499452,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377195000,
          "sysconcepts" : "proprietary notice ; ARM ; Cache Synchronization ; functionality ; model changed ; Single bufferable ; behavior redefined ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; Cache Synchronization ; functionality ; model changed ; Single bufferable ; behavior redefined ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718700000,
          "permanentid" : "0a53f26064e0f096e0d077cb29d08e07afe90b61946b5eb5556ba90a7b83",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e31ebfd977155116a841f",
          "transactionid" : 861282,
          "title" : "L220 Cache Controller Technical Reference Manual ",
          "products" : [ "L220 L2 Cache Controller" ],
          "date" : 1648718700000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0329:l:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718700416030720,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3362,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718664054,
          "syssize" : 3362,
          "sysdate" : 1648718700000,
          "haslayout" : "1",
          "topparent" : "3499452",
          "label_version" : "r1p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499452,
          "content_description" : "This is the TRM for the L220 Cache Controller.",
          "wordcount" : 242,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "l",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718700000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0329/l/?lang=en",
          "modified" : 1639043246000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718700416030720,
          "uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
          "syscollection" : "default"
        },
        "Title" : "L220 Cache Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en",
        "Excerpt" : "Revision D 28 January 2005 Update for r1p2. Added description for bit [12] in Register 1, Auxiliary Control Register on page 3-10. ... L220CLAMP added to Table A-2 on page A-3.",
        "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Programmers Model ",
        "document_number" : "ddi0329",
        "document_version" : "l",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499452",
        "sysurihash" : "YNZ0XVnsn3kzSwbI",
        "urihash" : "YNZ0XVnsn3kzSwbI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model",
        "systransactionid" : 861282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1198213850000,
        "topparentid" : 3499452,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377195000,
        "sysconcepts" : "registers ; programmer ; model Summary ; Cache Controller",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3499452,
        "parentitem" : "5e8e31ebfd977155116a841f",
        "concepts" : "registers ; programmer ; model Summary ; Cache Controller",
        "documenttype" : "html",
        "isattachment" : "3499452",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718699000,
        "permanentid" : "7615fcb4f0f19b157350c3be5ba6c1ec2143561fb718ce0bc6061ff562ec",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e31ebfd977155116a8444",
        "transactionid" : 861282,
        "title" : "Programmers Model ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1648718699000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0329:l:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718699747057134,
        "sysisattachment" : "3499452",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499452,
        "size" : 293,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0329/l/programmer-s-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718663977,
        "syssize" : 293,
        "sysdate" : 1648718699000,
        "haslayout" : "1",
        "topparent" : "3499452",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499452,
        "content_description" : "This is the TRM for the L220 Cache Controller.",
        "wordcount" : 29,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "l",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718699000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0329/l/programmer-s-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0329/l/programmer-s-model?lang=en",
        "modified" : 1639043246000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718699747057134,
        "uri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model",
        "syscollection" : "default"
      },
      "Title" : "Programmers Model",
      "Uri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0329/l/programmer-s-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model",
      "Excerpt" : "Chapter 3. Programmer's Model This chapter describes the L220 Cache Controller registers and ... It contains the following sections: About the programmer's model Summary of registers ...",
      "FirstSentences" : "Chapter 3. Programmer's Model This chapter describes the L220 Cache Controller registers and provides information for programming the device. It contains the following sections: About the ..."
    } ],
    "totalNumberOfChildResults" : 94,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "L220 Cache Controller Technical Reference Manual ",
      "document_number" : "ddi0329",
      "document_version" : "l",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3499452",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "exArvsNul3xufzYd",
      "urihash" : "exArvsNul3xufzYd",
      "sysuri" : "https://developer.arm.com/documentation/ddi0329/l/en/pdf/DDI0329L_l220_cc_r1p7_trm.pdf",
      "systransactionid" : 861283,
      "copyright" : "Copyright © 2004-2007 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1198213850000,
      "topparentid" : 3499452,
      "numberofpages" : 176,
      "sysconcepts" : "cache controller ; transactions ; instructions ; accesses ; ARM Limited ; signals ; peripheral port ; maintenance operations ; cache ; configurations ; allocations ; master ports ; assignments ; timing diagrams ; conventions ; memory",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
      "attachmentparentid" : 3499452,
      "parentitem" : "5e8e31ebfd977155116a841f",
      "concepts" : "cache controller ; transactions ; instructions ; accesses ; ARM Limited ; signals ; peripheral port ; maintenance operations ; cache ; configurations ; allocations ; master ports ; assignments ; timing diagrams ; conventions ; memory",
      "documenttype" : "pdf",
      "isattachment" : "3499452",
      "sysindexeddate" : 1648718703000,
      "permanentid" : "7c700723d3f9eeef1a5d21a9ef2659c900106dbbd895b6f3608ba8727f64",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e31ecfd977155116a8491",
      "transactionid" : 861283,
      "title" : "L220 Cache Controller Technical Reference Manual ",
      "date" : 1648718703000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0329:l:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718703078799101,
      "sysisattachment" : "3499452",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3499452,
      "size" : 1077708,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e31ecfd977155116a8491",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718665688,
      "syssize" : 1077708,
      "sysdate" : 1648718703000,
      "topparent" : "3499452",
      "author" : "ARM Limited",
      "label_version" : "r1p7",
      "systopparentid" : 3499452,
      "content_description" : "This is the TRM for the L220 Cache Controller.",
      "wordcount" : 2423,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718703000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e31ecfd977155116a8491",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718703078799101,
      "uri" : "https://developer.arm.com/documentation/ddi0329/l/en/pdf/DDI0329L_l220_cc_r1p7_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "L220 Cache Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0329/l/en/pdf/DDI0329L_l220_cc_r1p7_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0329/l/en/pdf/DDI0329L_l220_cc_r1p7_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e31ecfd977155116a8491",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en/pdf/DDI0329L_l220_cc_r1p7_trm.pdf",
    "Excerpt" : "H ... Confidentiality ... Non-Confidential ... First release. Update for r1p0. No change in description of functionality. Update for r1p1. ... Update for r1p5. ... Update for r1p7.",
    "FirstSentences" : "L220 Cache Controller Revision: r1p7 Technical Reference Manual Copyright © 2004-2007 ARM Limited. All rights reserved. ARM DDI 0329L ii Date 09 August 2004 12 November 2004 10 December 2004 28 ..."
  }, {
    "title" : "ARM L210 MBIST Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0302/c/en/pdf/DDI0302.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0302/c/en/pdf/DDI0302.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2a5988295d1e18d3806c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en/pdf/DDI0302.pdf",
    "excerpt" : "All rights reserved. ... Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A ... ARM DDI 0302C ... Preface ... About this manual ... x Feedback ... xiii ... Introduction",
    "firstSentences" : "ARM L210 MBIST Controller Revision: r0p1 Technical Reference Manual Copyright © 2003, 2004 ARM Limited. All rights reserved. ARM DDI 0302C ii ARM L210 MBIST Controller Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM L210 MBIST Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0302/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en",
      "excerpt" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM L210 MBIST Controller Technical Reference Manual ",
        "document_number" : "ddi0302",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4984109",
        "sysurihash" : "8rb4Qq4t8F1ALD6V",
        "urihash" : "8rb4Qq4t8F1ALD6V",
        "sysuri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "systransactionid" : 861282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176388267000,
        "topparentid" : 4984109,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375256000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718649000,
        "permanentid" : "ebc98f9851d053d7ac85dc630e5b325b505d31dce8cf4c4dc79d030b8675",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5888295d1e18d38046",
        "transactionid" : 861282,
        "title" : "ARM L210 MBIST Controller Technical Reference Manual ",
        "products" : [ "L2C-210 AHB L2 Cache controller" ],
        "date" : 1648718649000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0302:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718649177322852,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1851,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718624194,
        "syssize" : 1851,
        "sysdate" : 1648718649000,
        "haslayout" : "1",
        "topparent" : "4984109",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4984109,
        "content_description" : "This manual describes the ARM L210 Memory Built-In Self Test (MBIST) Controller.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718649000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0302/c/?lang=en",
        "modified" : 1639041654000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718649177322852,
        "uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM L210 MBIST Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0302/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en",
      "Excerpt" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0302/c/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This chapter provides timing sequences for loading instructions, starting the MBIST engine, ... It contains the following sections: Timing Bitmap mode.",
      "firstSentences" : "Chapter 2. Functional Description This chapter provides timing sequences for loading instructions, starting the MBIST engine, detecting failures, and retrieving the data log. It contains the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM L210 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en",
        "excerpt" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM L210 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0302",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4984109",
          "sysurihash" : "8rb4Qq4t8F1ALD6V",
          "urihash" : "8rb4Qq4t8F1ALD6V",
          "sysuri" : "https://developer.arm.com/documentation/ddi0302/c/en",
          "systransactionid" : 861282,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176388267000,
          "topparentid" : 4984109,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375256000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718649000,
          "permanentid" : "ebc98f9851d053d7ac85dc630e5b325b505d31dce8cf4c4dc79d030b8675",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2a5888295d1e18d38046",
          "transactionid" : 861282,
          "title" : "ARM L210 MBIST Controller Technical Reference Manual ",
          "products" : [ "L2C-210 AHB L2 Cache controller" ],
          "date" : 1648718649000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0302:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718649177322852,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1851,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718624194,
          "syssize" : 1851,
          "sysdate" : 1648718649000,
          "haslayout" : "1",
          "topparent" : "4984109",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4984109,
          "content_description" : "This manual describes the ARM L210 Memory Built-In Self Test (MBIST) Controller.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718649000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0302/c/?lang=en",
          "modified" : 1639041654000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718649177322852,
          "uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM L210 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en",
        "Excerpt" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0302",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4984109",
        "sysurihash" : "lBayT3ckiSFzhTFñ",
        "urihash" : "lBayT3ckiSFzhTFñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description",
        "systransactionid" : 861282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1176388267000,
        "topparentid" : 4984109,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375256000,
        "sysconcepts" : "data log ; detecting failures ; MBIST engine ; loading instructions ; timing sequences ; Functional",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 4984109,
        "parentitem" : "5e8e2a5888295d1e18d38046",
        "concepts" : "data log ; detecting failures ; MBIST engine ; loading instructions ; timing sequences ; Functional",
        "documenttype" : "html",
        "isattachment" : "4984109",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718649000,
        "permanentid" : "dcbf5e439a13a512e939cb7fed34dffc8a35ed88321626c99b1f15eef6b2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5888295d1e18d38056",
        "transactionid" : 861282,
        "title" : "Functional Description ",
        "products" : [ "L2C-210 AHB L2 Cache controller" ],
        "date" : 1648718649000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0302:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718649488005365,
        "sysisattachment" : "4984109",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4984109,
        "size" : 285,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0302/c/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718624194,
        "syssize" : 285,
        "sysdate" : 1648718649000,
        "haslayout" : "1",
        "topparent" : "4984109",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4984109,
        "content_description" : "This manual describes the ARM L210 Memory Built-In Self Test (MBIST) Controller.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718649000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0302/c/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0302/c/functional-description?lang=en",
        "modified" : 1639041654000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718649488005365,
        "uri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0302/c/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This chapter provides timing sequences for loading instructions, starting the MBIST engine, ... It contains the following sections: Timing Bitmap mode.",
      "FirstSentences" : "Chapter 2. Functional Description This chapter provides timing sequences for loading instructions, starting the MBIST engine, detecting failures, and retrieving the data log. It contains the ..."
    }, {
      "title" : "Starting MBIST",
      "uri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description/timing/starting-mbist",
      "printableUri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description/timing/starting-mbist",
      "clickUri" : "https://developer.arm.com/documentation/ddi0302/c/functional-description/timing/starting-mbist?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en/functional-description/timing/starting-mbist",
      "excerpt" : "Starting MBIST After loading the MBIST instruction, drive MBISTSHIFT LOW and disable CLK ... With CLK disabled, drive MBISTRUN HIGH and, after an MBISTRUN setup time, start the ... Figure 2.2.",
      "firstSentences" : "Starting MBIST After loading the MBIST instruction, drive MBISTSHIFT LOW and disable CLK. With CLK disabled, drive MBISTRUN HIGH and, after an MBISTRUN setup time, start the PLL at the test ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM L210 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en",
        "excerpt" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM L210 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0302",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4984109",
          "sysurihash" : "8rb4Qq4t8F1ALD6V",
          "urihash" : "8rb4Qq4t8F1ALD6V",
          "sysuri" : "https://developer.arm.com/documentation/ddi0302/c/en",
          "systransactionid" : 861282,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176388267000,
          "topparentid" : 4984109,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375256000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718649000,
          "permanentid" : "ebc98f9851d053d7ac85dc630e5b325b505d31dce8cf4c4dc79d030b8675",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2a5888295d1e18d38046",
          "transactionid" : 861282,
          "title" : "ARM L210 MBIST Controller Technical Reference Manual ",
          "products" : [ "L2C-210 AHB L2 Cache controller" ],
          "date" : 1648718649000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0302:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718649177322852,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1851,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718624194,
          "syssize" : 1851,
          "sysdate" : 1648718649000,
          "haslayout" : "1",
          "topparent" : "4984109",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4984109,
          "content_description" : "This manual describes the ARM L210 Memory Built-In Self Test (MBIST) Controller.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718649000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0302/c/?lang=en",
          "modified" : 1639041654000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718649177322852,
          "uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM L210 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en",
        "Excerpt" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Starting MBIST ",
        "document_number" : "ddi0302",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4984109",
        "sysurihash" : "3881fC7hKVcoQ9i4",
        "urihash" : "3881fC7hKVcoQ9i4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description/timing/starting-mbist",
        "systransactionid" : 861282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176388267000,
        "topparentid" : 4984109,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375256000,
        "sysconcepts" : "test frequency ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 4984109,
        "parentitem" : "5e8e2a5888295d1e18d38046",
        "concepts" : "test frequency ; shows",
        "documenttype" : "html",
        "isattachment" : "4984109",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718649000,
        "permanentid" : "747bee810440e9f5b334c29181a5754b9b9ed8fb5673e8a6b018316329ce",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5888295d1e18d38059",
        "transactionid" : 861282,
        "title" : "Starting MBIST ",
        "products" : [ "L2C-210 AHB L2 Cache controller" ],
        "date" : 1648718649000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0302:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718649312322281,
        "sysisattachment" : "4984109",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4984109,
        "size" : 303,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0302/c/functional-description/timing/starting-mbist?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718624194,
        "syssize" : 303,
        "sysdate" : 1648718649000,
        "haslayout" : "1",
        "topparent" : "4984109",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4984109,
        "content_description" : "This manual describes the ARM L210 Memory Built-In Self Test (MBIST) Controller.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718649000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0302/c/functional-description/timing/starting-mbist?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0302/c/functional-description/timing/starting-mbist?lang=en",
        "modified" : 1639041654000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718649312322281,
        "uri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description/timing/starting-mbist",
        "syscollection" : "default"
      },
      "Title" : "Starting MBIST",
      "Uri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description/timing/starting-mbist",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description/timing/starting-mbist",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0302/c/functional-description/timing/starting-mbist?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en/functional-description/timing/starting-mbist",
      "Excerpt" : "Starting MBIST After loading the MBIST instruction, drive MBISTSHIFT LOW and disable CLK ... With CLK disabled, drive MBISTRUN HIGH and, after an MBISTRUN setup time, start the ... Figure 2.2.",
      "FirstSentences" : "Starting MBIST After loading the MBIST instruction, drive MBISTSHIFT LOW and disable CLK. With CLK disabled, drive MBISTRUN HIGH and, after an MBISTRUN setup time, start the PLL at the test ..."
    }, {
      "title" : "ARM L210 MBIST Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0302/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en",
      "excerpt" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM L210 MBIST Controller Technical Reference Manual ",
        "document_number" : "ddi0302",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4984109",
        "sysurihash" : "8rb4Qq4t8F1ALD6V",
        "urihash" : "8rb4Qq4t8F1ALD6V",
        "sysuri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "systransactionid" : 861282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176388267000,
        "topparentid" : 4984109,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375256000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718649000,
        "permanentid" : "ebc98f9851d053d7ac85dc630e5b325b505d31dce8cf4c4dc79d030b8675",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5888295d1e18d38046",
        "transactionid" : 861282,
        "title" : "ARM L210 MBIST Controller Technical Reference Manual ",
        "products" : [ "L2C-210 AHB L2 Cache controller" ],
        "date" : 1648718649000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0302:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718649177322852,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1851,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718624194,
        "syssize" : 1851,
        "sysdate" : 1648718649000,
        "haslayout" : "1",
        "topparent" : "4984109",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4984109,
        "content_description" : "This manual describes the ARM L210 Memory Built-In Self Test (MBIST) Controller.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718649000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0302/c/?lang=en",
        "modified" : 1639041654000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718649177322852,
        "uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM L210 MBIST Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0302/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en",
      "Excerpt" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    } ],
    "totalNumberOfChildResults" : 28,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM L210 MBIST Controller Technical Reference Manual ",
      "document_number" : "ddi0302",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4984109",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "1cFCj2DJmbg5vð6E",
      "urihash" : "1cFCj2DJmbg5vð6E",
      "sysuri" : "https://developer.arm.com/documentation/ddi0302/c/en/pdf/DDI0302.pdf",
      "systransactionid" : 861282,
      "copyright" : "Copyright © 2003, 2004 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1176388267000,
      "topparentid" : 4984109,
      "numberofpages" : 48,
      "sysconcepts" : "ARM L210 ; RAM arrays ; data log ; documentation ; MBIST controller ; select inputs ; operating frequency ; traditional method ; timing diagrams ; detecting failures ; multiplexers ; conventions ; failure ; clock ; detection ; block address",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
      "attachmentparentid" : 4984109,
      "parentitem" : "5e8e2a5888295d1e18d38046",
      "concepts" : "ARM L210 ; RAM arrays ; data log ; documentation ; MBIST controller ; select inputs ; operating frequency ; traditional method ; timing diagrams ; detecting failures ; multiplexers ; conventions ; failure ; clock ; detection ; block address",
      "documenttype" : "pdf",
      "isattachment" : "4984109",
      "sysindexeddate" : 1648718655000,
      "permanentid" : "9495f7bd31dc718b50322b99df80661d1818b8e2e85494700eaf19dfe32b",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2a5988295d1e18d3806c",
      "transactionid" : 861282,
      "title" : "ARM L210 MBIST Controller Technical Reference Manual ",
      "date" : 1648718655000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0302:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718655726297647,
      "sysisattachment" : "4984109",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4984109,
      "size" : 400135,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2a5988295d1e18d3806c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718625621,
      "syssize" : 400135,
      "sysdate" : 1648718655000,
      "topparent" : "4984109",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 4984109,
      "content_description" : "This manual describes the ARM L210 Memory Built-In Self Test (MBIST) Controller.",
      "wordcount" : 960,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718655000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2a5988295d1e18d3806c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718655726297647,
      "uri" : "https://developer.arm.com/documentation/ddi0302/c/en/pdf/DDI0302.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM L210 MBIST Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0302/c/en/pdf/DDI0302.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0302/c/en/pdf/DDI0302.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2a5988295d1e18d3806c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en/pdf/DDI0302.pdf",
    "Excerpt" : "All rights reserved. ... Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A ... ARM DDI 0302C ... Preface ... About this manual ... x Feedback ... xiii ... Introduction",
    "FirstSentences" : "ARM L210 MBIST Controller Revision: r0p1 Technical Reference Manual Copyright © 2003, 2004 ARM Limited. All rights reserved. ARM DDI 0302C ii ARM L210 MBIST Controller Technical Reference Manual"
  }, {
    "title" : "AMBA APB interface",
    "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description/amba-apb-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "excerpt" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status and ... The AMBA APB is a local secondary bus that provides a low-power extension to the ...",
    "firstSentences" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status and control registers, and transmit and receive FIFO memories. The AMBA APB is a local secondary ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
      "firstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
        "document_number" : "ddi0194",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508023",
        "sysurihash" : "3cte40uSdd2kfQww",
        "urihash" : "3cte40uSdd2kfQww",
        "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1453815808000,
        "topparentid" : 3508023,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379718000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145757000,
        "permanentid" : "a59ad53fbd83d844f01b7bf8ed0a7422d370422cfa50122e234e57e8b0e6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3bc6fd977155116a92ff",
        "transactionid" : 864199,
        "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649145757000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0194:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145757490531256,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3985,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145587833,
        "syssize" : 3985,
        "sysdate" : 1649145757000,
        "haslayout" : "1",
        "topparent" : "3508023",
        "label_version" : "r1p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508023,
        "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
        "wordcount" : 282,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0194/h/?lang=en",
        "modified" : 1638975491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145757490531256,
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
      "FirstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
    },
    "childResults" : [ {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM ... It contains the following sections: PrimeCell SSP overview PrimeCell SSP functional ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell Synchronous Serial Port (PL022). It contains the following sections: PrimeCell SSP overview ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "firstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "document_number" : "ddi0194",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508023",
          "sysurihash" : "3cte40uSdd2kfQww",
          "urihash" : "3cte40uSdd2kfQww",
          "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1453815808000,
          "topparentid" : 3508023,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379718000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145757000,
          "permanentid" : "a59ad53fbd83d844f01b7bf8ed0a7422d370422cfa50122e234e57e8b0e6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3bc6fd977155116a92ff",
          "transactionid" : 864199,
          "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649145757000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0194:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145757490531256,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3985,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145587833,
          "syssize" : 3985,
          "sysdate" : 1649145757000,
          "haslayout" : "1",
          "topparent" : "3508023",
          "label_version" : "r1p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508023,
          "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
          "wordcount" : 282,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0194/h/?lang=en",
          "modified" : 1638975491000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145757490531256,
          "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "FirstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0194",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508023",
        "sysurihash" : "j0qvb9kkkSuDsbEa",
        "urihash" : "j0qvb9kkkSuDsbEa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1453815808000,
        "topparentid" : 3508023,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379718000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3508023,
        "parentitem" : "5e8e3bc6fd977155116a92ff",
        "documenttype" : "html",
        "isattachment" : "3508023",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145771000,
        "permanentid" : "ce3c06e4eec551a16d8d94a1cbd600e04d20a21ed23c30ded3e145afe67d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3bc6fd977155116a9314",
        "transactionid" : 864199,
        "title" : "Functional Overview ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649145771000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0194:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145771093558570,
        "sysisattachment" : "3508023",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508023,
        "size" : 290,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145587833,
        "syssize" : 290,
        "sysdate" : 1649145771000,
        "haslayout" : "1",
        "topparent" : "3508023",
        "label_version" : "r1p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508023,
        "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145771000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0194/h/functional-overview?lang=en",
        "modified" : 1638975491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145771093558570,
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM ... It contains the following sections: PrimeCell SSP overview PrimeCell SSP functional ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell Synchronous Serial Port (PL022). It contains the following sections: PrimeCell SSP overview ..."
    }, {
      "title" : "PrimeCell SSP functional description",
      "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "excerpt" : "PrimeCell SSP functional description Figure 2.1 shows the PrimeCell SSP block diagram. ... PrimeCell SSP block diagram Note For clarity, Figure 2.1 does not show the test logic.",
      "firstSentences" : "PrimeCell SSP functional description Figure 2.1 shows the PrimeCell SSP block diagram. Figure 2.1. PrimeCell SSP block diagram Note For clarity, Figure 2.1 does not show the test logic. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "firstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "document_number" : "ddi0194",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508023",
          "sysurihash" : "3cte40uSdd2kfQww",
          "urihash" : "3cte40uSdd2kfQww",
          "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1453815808000,
          "topparentid" : 3508023,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379718000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145757000,
          "permanentid" : "a59ad53fbd83d844f01b7bf8ed0a7422d370422cfa50122e234e57e8b0e6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3bc6fd977155116a92ff",
          "transactionid" : 864199,
          "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649145757000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0194:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145757490531256,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3985,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145587833,
          "syssize" : 3985,
          "sysdate" : 1649145757000,
          "haslayout" : "1",
          "topparent" : "3508023",
          "label_version" : "r1p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508023,
          "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
          "wordcount" : 282,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0194/h/?lang=en",
          "modified" : 1638975491000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145757490531256,
          "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "FirstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell SSP functional description ",
        "document_number" : "ddi0194",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508023",
        "sysurihash" : "ñEñFtNQnqbaK3iaF",
        "urihash" : "ñEñFtNQnqbaK3iaF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1453815808000,
        "topparentid" : 3508023,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379718000,
        "sysconcepts" : "block diagram ; PrimeCell ; FIFO ; registers ; interface ; Clock prescaler ; clarity",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3508023,
        "parentitem" : "5e8e3bc6fd977155116a92ff",
        "concepts" : "block diagram ; PrimeCell ; FIFO ; registers ; interface ; Clock prescaler ; clarity",
        "documenttype" : "html",
        "isattachment" : "3508023",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145766000,
        "permanentid" : "cec8a6173ca87ede249f3bc8a25e28eec971c126a6087fa79030544258cd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3bc6fd977155116a9316",
        "transactionid" : 864199,
        "title" : "PrimeCell SSP functional description ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649145766000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0194:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145766514239731,
        "sysisattachment" : "3508023",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508023,
        "size" : 484,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145587833,
        "syssize" : 484,
        "sysdate" : 1649145766000,
        "haslayout" : "1",
        "topparent" : "3508023",
        "label_version" : "r1p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508023,
        "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145766000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0194/h/functional-overview/primecell-ssp-functional-description?lang=en",
        "modified" : 1638975491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145766514239731,
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell SSP functional description",
      "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "Excerpt" : "PrimeCell SSP functional description Figure 2.1 shows the PrimeCell SSP block diagram. ... PrimeCell SSP block diagram Note For clarity, Figure 2.1 does not show the test logic.",
      "FirstSentences" : "PrimeCell SSP functional description Figure 2.1 shows the PrimeCell SSP block diagram. Figure 2.1. PrimeCell SSP block diagram Note For clarity, Figure 2.1 does not show the test logic. The ..."
    }, {
      "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e3bc7fd977155116a9361",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "excerpt" : "Change ... Fourth release ... Seventh release ... Eighth release ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”.",
      "firstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Revision: r1p4 Technical Reference Manual Copyright © 2000-2001, 2009, 2011, 2016. All rights reserved. ARM DDI 0194H (ID012616) ARM DDI 0194H ID012616",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "firstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "document_number" : "ddi0194",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508023",
          "sysurihash" : "3cte40uSdd2kfQww",
          "urihash" : "3cte40uSdd2kfQww",
          "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1453815808000,
          "topparentid" : 3508023,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379718000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145757000,
          "permanentid" : "a59ad53fbd83d844f01b7bf8ed0a7422d370422cfa50122e234e57e8b0e6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3bc6fd977155116a92ff",
          "transactionid" : 864199,
          "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649145757000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0194:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145757490531256,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3985,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145587833,
          "syssize" : 3985,
          "sysdate" : 1649145757000,
          "haslayout" : "1",
          "topparent" : "3508023",
          "label_version" : "r1p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508023,
          "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
          "wordcount" : 282,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0194/h/?lang=en",
          "modified" : 1638975491000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145757490531256,
          "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "FirstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
        "document_number" : "ddi0194",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508023",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "FawDAKgMFgyzRC8N",
        "urihash" : "FawDAKgMFgyzRC8N",
        "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
        "keywords" : "AMBA, Peripherals, CoreLink 400, APB Peripherals",
        "systransactionid" : 864199,
        "copyright" : "Copyright ©€2000-2001, 2009, 2011, 2016. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1453815808000,
        "topparentid" : 3508023,
        "numberofpages" : 78,
        "sysconcepts" : "PrimeCell ; signals ; registers ; programming ; slaves ; frame format ; assignments ; peripherals ; active-LOW ; masters ; Motorola SPI ; transmissions ; configurations ; control registers ; synchronous serial ; rising edges",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3508023,
        "parentitem" : "5e8e3bc6fd977155116a92ff",
        "concepts" : "PrimeCell ; signals ; registers ; programming ; slaves ; frame format ; assignments ; peripherals ; active-LOW ; masters ; Motorola SPI ; transmissions ; configurations ; control registers ; synchronous serial ; rising edges",
        "documenttype" : "pdf",
        "isattachment" : "3508023",
        "sysindexeddate" : 1649145758000,
        "permanentid" : "2944bf0ff9d293b58a8bdf72619458b7bc42a52b77c814e9ca11fe6647bb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3bc7fd977155116a9361",
        "transactionid" : 864199,
        "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
        "subject" : "ARM PrimeCell Synchronous Serial Port (PL022)\nTechnical Reference Manual. This book provides reference documentation\nfor System-on-Chip (SoC) engineers who want to integrate the ARM\nPrimeCell SSP peripheral into a system. It describes functional\nblocks, registers, programming details, and signals.",
        "date" : 1649145758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0194:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145758555894140,
        "sysisattachment" : "3508023",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508023,
        "size" : 817606,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e3bc7fd977155116a9361",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145589321,
        "syssubject" : "ARM PrimeCell Synchronous Serial Port (PL022)\nTechnical Reference Manual. This book provides reference documentation\nfor System-on-Chip (SoC) engineers who want to integrate the ARM\nPrimeCell SSP peripheral into a system. It describes functional\nblocks, registers, programming details, and signals.",
        "syssize" : 817606,
        "sysdate" : 1649145758000,
        "topparent" : "3508023",
        "author" : "ARM Limited",
        "label_version" : "r1p4",
        "systopparentid" : 3508023,
        "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
        "wordcount" : 1483,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145758000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3bc7fd977155116a9361",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145758555894140,
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e3bc7fd977155116a9361",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "Excerpt" : "Change ... Fourth release ... Seventh release ... Eighth release ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”.",
      "FirstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Revision: r1p4 Technical Reference Manual Copyright © 2000-2001, 2009, 2011, 2016. All rights reserved. ARM DDI 0194H (ID012616) ARM DDI 0194H ID012616"
    } ],
    "totalNumberOfChildResults" : 63,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AMBA APB interface ",
      "document_number" : "ddi0194",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3508023",
      "sysurihash" : "XuinX5ðk7HDiRHVO",
      "urihash" : "XuinX5ðk7HDiRHVO",
      "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
      "systransactionid" : 864202,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1453815808000,
      "topparentid" : 3508023,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586379718000,
      "sysconcepts" : "bus ; registers ; control ; using memory-mapped ; narrow-bus peripherals ; Advanced High-performance ; low-power extension ; FIFO memories",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3508023,
      "parentitem" : "5e8e3bc6fd977155116a92ff",
      "concepts" : "bus ; registers ; control ; using memory-mapped ; narrow-bus peripherals ; Advanced High-performance ; low-power extension ; FIFO memories",
      "documenttype" : "html",
      "isattachment" : "3508023",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649145850000,
      "permanentid" : "75001f6b4476161377f1ff5ab9951b0559322d33ed56713ff1d89be89cdd",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3bc6fd977155116a9317",
      "transactionid" : 864202,
      "title" : "AMBA APB interface ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649145850000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0194:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145850320582704,
      "sysisattachment" : "3508023",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3508023,
      "size" : 542,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description/amba-apb-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145587833,
      "syssize" : 542,
      "sysdate" : 1649145850000,
      "haslayout" : "1",
      "topparent" : "3508023",
      "label_version" : "r1p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3508023,
      "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
      "wordcount" : 53,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145850000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description/amba-apb-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0194/h/functional-overview/primecell-ssp-functional-description/amba-apb-interface?lang=en",
      "modified" : 1638975491000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145850320582704,
      "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
      "syscollection" : "default"
    },
    "Title" : "AMBA APB interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description/amba-apb-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "Excerpt" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status and ... The AMBA APB is a local secondary bus that provides a low-power extension to the ...",
    "FirstSentences" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status and control registers, and transmit and receive FIFO memories. The AMBA APB is a local secondary ..."
  }, {
    "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8f10c07100066a414f6fc7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "excerpt" : "Neither the whole nor any part of the information contained in, or the product ... Product Status The information in this document is final, that is for a developed ... Web Address ... 1.1",
    "firstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Revision: r1p3 Technical Reference Manual Copyright © 2011-2014 ARM. All rights reserved. ARM DDI 0466F (ID071414) ARM DDI 0466F ID071414 CoreLink DMC- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
      "excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
        "document_number" : "ddi0466",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511945",
        "sysurihash" : "uZGOBsZI6icfBmCi",
        "urihash" : "uZGOBsZI6icfBmCi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1405357954000,
        "topparentid" : 3511945,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145770000,
        "permanentid" : "8c24f7ee66fbd7f9e7ed6401aa47f80f05cfaa266c52d0c9a95e1f75a58e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f42",
        "transactionid" : 864199,
        "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
        "products" : [ "CoreLink DMC-400" ],
        "date" : 1649145770000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0466:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145770166742572,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2085,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145596009,
        "syssize" : 2085,
        "sysdate" : 1649145770000,
        "haslayout" : "1",
        "topparent" : "3511945",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511945,
        "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145770000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0466/f/?lang=en",
        "modified" : 1639132966000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145770166742572,
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
      "Excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
      "excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
        "document_number" : "ddi0466",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511945",
        "sysurihash" : "uZGOBsZI6icfBmCi",
        "urihash" : "uZGOBsZI6icfBmCi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1405357954000,
        "topparentid" : 3511945,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145770000,
        "permanentid" : "8c24f7ee66fbd7f9e7ed6401aa47f80f05cfaa266c52d0c9a95e1f75a58e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f42",
        "transactionid" : 864199,
        "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
        "products" : [ "CoreLink DMC-400" ],
        "date" : 1649145770000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0466:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145770166742572,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2085,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145596009,
        "syssize" : 2085,
        "sysdate" : 1649145770000,
        "haslayout" : "1",
        "topparent" : "3511945",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511945,
        "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145770000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0466/f/?lang=en",
        "modified" : 1639132966000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145770166742572,
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
      "Excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    }, {
      "title" : "Product documentation, design flow, and architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/introduction/product-documentation--design-flow--and-architecture?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "excerpt" : "Product documentation, design flow, and architecture The DMC-400 documentation is as follows: Technical Reference Manual and Technical ... These are required at all stages of the design flow.",
      "firstSentences" : "Product documentation, design flow, and architecture The DMC-400 documentation is as follows: Technical Reference Manual and Technical Reference Manual Supplement The TRM and TRM Supplement ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
        "excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "ddi0466",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511945",
          "sysurihash" : "uZGOBsZI6icfBmCi",
          "urihash" : "uZGOBsZI6icfBmCi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1405357954000,
          "topparentid" : 3511945,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586434239000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145770000,
          "permanentid" : "8c24f7ee66fbd7f9e7ed6401aa47f80f05cfaa266c52d0c9a95e1f75a58e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f10bf7100066a414f6f42",
          "transactionid" : 864199,
          "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-400" ],
          "date" : 1649145770000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0466:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145770166742572,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145596009,
          "syssize" : 2085,
          "sysdate" : 1649145770000,
          "haslayout" : "1",
          "topparent" : "3511945",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511945,
          "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145770000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0466/f/?lang=en",
          "modified" : 1639132966000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145770166742572,
          "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
        "Excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Product documentation, design flow, and architecture ",
        "document_number" : "ddi0466",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511945",
        "sysurihash" : "F3kqcnL0E9vKhC5K",
        "urihash" : "F3kqcnL0E9vKhC5K",
        "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1405357954000,
        "topparentid" : 3511945,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "build configuration ; design flow ; Reference Manual ; supplement ; functionality ; documentation ; confidential book ; integration ; Transfer Level ; reconfigure ; architecture",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
        "attachmentparentid" : 3511945,
        "parentitem" : "5e8f10bf7100066a414f6f42",
        "concepts" : "build configuration ; design flow ; Reference Manual ; supplement ; functionality ; documentation ; confidential book ; integration ; Transfer Level ; reconfigure ; architecture",
        "documenttype" : "html",
        "isattachment" : "3511945",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145770000,
        "permanentid" : "40d807b2bfa209a5175d46d564106cec6261b924e992a0ad47263321b750",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f72",
        "transactionid" : 864199,
        "title" : "Product documentation, design flow, and architecture ",
        "products" : [ "CoreLink DMC-400" ],
        "date" : 1649145770000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0466:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145770009307698,
        "sysisattachment" : "3511945",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511945,
        "size" : 1923,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/introduction/product-documentation--design-flow--and-architecture?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145595978,
        "syssize" : 1923,
        "sysdate" : 1649145770000,
        "haslayout" : "1",
        "topparent" : "3511945",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511945,
        "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
        "wordcount" : 118,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145770000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/introduction/product-documentation--design-flow--and-architecture?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0466/f/introduction/product-documentation--design-flow--and-architecture?lang=en",
        "modified" : 1639132966000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145770009307698,
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
        "syscollection" : "default"
      },
      "Title" : "Product documentation, design flow, and architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/introduction/product-documentation--design-flow--and-architecture?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "Excerpt" : "Product documentation, design flow, and architecture The DMC-400 documentation is as follows: Technical Reference Manual and Technical ... These are required at all stages of the design flow.",
      "FirstSentences" : "Product documentation, design flow, and architecture The DMC-400 documentation is as follows: Technical Reference Manual and Technical Reference Manual Supplement The TRM and TRM Supplement ..."
    }, {
      "title" : "Intended audience",
      "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/preface/about-this-book/intended-audience?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "excerpt" : "Intended audience This book is written for system designers, system integrators, and programmers who ... The DMC-400 provides an interface between the Advanced Coherency Extensions (ACE-Lite) ...",
      "firstSentences" : "Intended audience This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) device that uses the DMC-400. The DMC-400 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
        "excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "ddi0466",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511945",
          "sysurihash" : "uZGOBsZI6icfBmCi",
          "urihash" : "uZGOBsZI6icfBmCi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1405357954000,
          "topparentid" : 3511945,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586434239000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145770000,
          "permanentid" : "8c24f7ee66fbd7f9e7ed6401aa47f80f05cfaa266c52d0c9a95e1f75a58e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f10bf7100066a414f6f42",
          "transactionid" : 864199,
          "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-400" ],
          "date" : 1649145770000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0466:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145770166742572,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145596009,
          "syssize" : 2085,
          "sysdate" : 1649145770000,
          "haslayout" : "1",
          "topparent" : "3511945",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511945,
          "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145770000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0466/f/?lang=en",
          "modified" : 1639132966000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145770166742572,
          "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
        "Excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Intended audience ",
        "document_number" : "ddi0466",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511945",
        "sysurihash" : "sjXo5hl0pwFñNUVa",
        "urihash" : "sjXo5hl0pwFñNUVa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1405357954000,
        "topparentid" : 3511945,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "designing ; Intended audience ; SoC ; System-on-Chip ; programmers",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
        "attachmentparentid" : 3511945,
        "parentitem" : "5e8f10bf7100066a414f6f42",
        "concepts" : "designing ; Intended audience ; SoC ; System-on-Chip ; programmers",
        "documenttype" : "html",
        "isattachment" : "3511945",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145769000,
        "permanentid" : "f3e62998320939e6fd4360515cf4858df34044ed5cd166037988d74b6140",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f53",
        "transactionid" : 864199,
        "title" : "Intended audience ",
        "products" : [ "CoreLink DMC-400" ],
        "date" : 1649145769000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0466:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145769913702000,
        "sysisattachment" : "3511945",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511945,
        "size" : 359,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/preface/about-this-book/intended-audience?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145595978,
        "syssize" : 359,
        "sysdate" : 1649145769000,
        "haslayout" : "1",
        "topparent" : "3511945",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511945,
        "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145769000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/preface/about-this-book/intended-audience?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0466/f/preface/about-this-book/intended-audience?lang=en",
        "modified" : 1639132966000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145769913702000,
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
        "syscollection" : "default"
      },
      "Title" : "Intended audience",
      "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/preface/about-this-book/intended-audience?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "Excerpt" : "Intended audience This book is written for system designers, system integrators, and programmers who ... The DMC-400 provides an interface between the Advanced Coherency Extensions (ACE-Lite) ...",
      "FirstSentences" : "Intended audience This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) device that uses the DMC-400. The DMC-400 ..."
    } ],
    "totalNumberOfChildResults" : 39,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
      "document_number" : "ddi0466",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3511945",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "cKPrIBJPVNNeñKzJ",
      "urihash" : "cKPrIBJPVNNeñKzJ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
      "keywords" : "CoreLink 400, Dynamic Memory, Memory Controllers",
      "systransactionid" : 864202,
      "copyright" : "Copyright ©€2011-2014 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1405357954000,
      "topparentid" : 3511945,
      "numberofpages" : 44,
      "sysconcepts" : "signals ; functionality ; interfaces ; dfi ; ARM ; documentation ; configuration options ; integration ; designing ; acceptance capability ; third parties ; Supplement ; Adobe Acrobat ; publications ; active-LOW ; conventions",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
      "attachmentparentid" : 3511945,
      "parentitem" : "5e8f10bf7100066a414f6f42",
      "concepts" : "signals ; functionality ; interfaces ; dfi ; ARM ; documentation ; configuration options ; integration ; designing ; acceptance capability ; third parties ; Supplement ; Adobe Acrobat ; publications ; active-LOW ; conventions",
      "documenttype" : "pdf",
      "isattachment" : "3511945",
      "sysindexeddate" : 1649145850000,
      "permanentid" : "e27755835b180a6f1f982e48d8cd54b12579a9f1c2e191fdf8e181adbe74",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f10c07100066a414f6fc7",
      "transactionid" : 864202,
      "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
      "subject" : "ARM CoreLink Dynamic Memory Controller DMC-400 Technical Reference Manual (TRM). This guide gives reference documentation for the ARM DMC-400 Dynamic Memory Controller. It describes each interface and the function of the DMC-400. PDF format.",
      "date" : 1649145850000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0466:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145850060272149,
      "sysisattachment" : "3511945",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3511945,
      "size" : 402874,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8f10c07100066a414f6fc7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145597922,
      "syssubject" : "ARM CoreLink Dynamic Memory Controller DMC-400 Technical Reference Manual (TRM). This guide gives reference documentation for the ARM DMC-400 Dynamic Memory Controller. It describes each interface and the function of the DMC-400. PDF format.",
      "syssize" : 402874,
      "sysdate" : 1649145850000,
      "topparent" : "3511945",
      "author" : "ARM Limited",
      "label_version" : "r1p3",
      "systopparentid" : 3511945,
      "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
      "wordcount" : 1199,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145850000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8f10c07100066a414f6fc7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145850060272149,
      "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8f10c07100066a414f6fc7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "Excerpt" : "Neither the whole nor any part of the information contained in, or the product ... Product Status The information in this document is final, that is for a developed ... Web Address ... 1.1",
    "FirstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Revision: r1p3 Technical Reference Manual Copyright © 2011-2014 ARM. All rights reserved. ARM DDI 0466F (ID071414) ARM DDI 0466F ID071414 CoreLink DMC- ..."
  }, {
    "title" : "Revisions",
    "uri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "printableUri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "clickUri" : "https://developer.arm.com/documentation/100232/0002/appendices/revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-M33",
    "firstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-M33",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100232/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/100232/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
      "firstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
        "document_number" : "100232",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443073",
        "sysurihash" : "1P4Us2ECZ60mo60r",
        "urihash" : "1P4Us2ECZ60mo60r",
        "sysuri" : "https://developer.arm.com/documentation/100232/0002/en",
        "systransactionid" : 864198,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495102663000,
        "topparentid" : 3443073,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223936000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145696000,
        "permanentid" : "8362e52073f44d9df1dca8a3618d623b3cfa30e8880b313f06a26010f40f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990016d2907d594071e0",
        "transactionid" : 864198,
        "title" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649145696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100232:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145696444234263,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4218,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145556816,
        "syssize" : 4218,
        "sysdate" : 1649145696000,
        "haslayout" : "1",
        "topparent" : "3443073",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443073,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
        "wordcount" : 280,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100232/0002/?lang=en",
        "modified" : 1636098711000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145696444234263,
        "uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100232/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
      "FirstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100232/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/100232/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
      "firstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
        "document_number" : "100232",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443073",
        "sysurihash" : "1P4Us2ECZ60mo60r",
        "urihash" : "1P4Us2ECZ60mo60r",
        "sysuri" : "https://developer.arm.com/documentation/100232/0002/en",
        "systransactionid" : 864198,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495102663000,
        "topparentid" : 3443073,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223936000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145696000,
        "permanentid" : "8362e52073f44d9df1dca8a3618d623b3cfa30e8880b313f06a26010f40f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990016d2907d594071e0",
        "transactionid" : 864198,
        "title" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649145696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100232:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145696444234263,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4218,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145556816,
        "syssize" : 4218,
        "sysdate" : 1649145696000,
        "haslayout" : "1",
        "topparent" : "3443073",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443073,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
        "wordcount" : 280,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100232/0002/?lang=en",
        "modified" : 1636098711000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145696444234263,
        "uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100232/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
      "FirstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Modes of operation and execution",
      "uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "printableUri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "clickUri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "excerpt" : "Modes of operation and execution This section describes how to control the ETM programming and read and program the ETM registers. Modes of operation and execution Cortex-M33",
      "firstSentences" : "Modes of operation and execution This section describes how to control the ETM programming and read and program the ETM registers. Modes of operation and execution Cortex-M33",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/100232/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
        "firstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
          "document_number" : "100232",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3443073",
          "sysurihash" : "1P4Us2ECZ60mo60r",
          "urihash" : "1P4Us2ECZ60mo60r",
          "sysuri" : "https://developer.arm.com/documentation/100232/0002/en",
          "systransactionid" : 864198,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495102663000,
          "topparentid" : 3443073,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585223936000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145696000,
          "permanentid" : "8362e52073f44d9df1dca8a3618d623b3cfa30e8880b313f06a26010f40f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c990016d2907d594071e0",
          "transactionid" : 864198,
          "title" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649145696000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100232:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145696444234263,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4218,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145556816,
          "syssize" : 4218,
          "sysdate" : 1649145696000,
          "haslayout" : "1",
          "topparent" : "3443073",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3443073,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145696000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100232/0002/?lang=en",
          "modified" : 1636098711000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145696444234263,
          "uri" : "https://developer.arm.com/documentation/100232/0002/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
        "FirstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Modes of operation and execution ",
        "document_number" : "100232",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443073",
        "sysurihash" : "iPTCvDyLgTbEksXg",
        "urihash" : "iPTCvDyLgTbEksXg",
        "sysuri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
        "systransactionid" : 864198,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495102663000,
        "topparentid" : 3443073,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223936000,
        "sysconcepts" : "ETM ; Modes of operation ; execution",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3443073,
        "parentitem" : "5e7c990016d2907d594071e0",
        "concepts" : "ETM ; Modes of operation ; execution",
        "documenttype" : "html",
        "isattachment" : "3443073",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145696000,
        "permanentid" : "dd8e8ce553d17d0d5170b96b0ffa3ee571e481797d6a62f9c3a3f2a97594",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990016d2907d5940720b",
        "transactionid" : 864198,
        "title" : "Modes of operation and execution ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649145696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100232:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145696369567096,
        "sysisattachment" : "3443073",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3443073,
        "size" : 174,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145556796,
        "syssize" : 174,
        "sysdate" : 1649145696000,
        "haslayout" : "1",
        "topparent" : "3443073",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443073,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100232/0002/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution?lang=en",
        "modified" : 1636098711000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145696369567096,
        "uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
        "syscollection" : "default"
      },
      "Title" : "Modes of operation and execution",
      "Uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "ClickUri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "Excerpt" : "Modes of operation and execution This section describes how to control the ETM programming and read and program the ETM registers. Modes of operation and execution Cortex-M33",
      "FirstSentences" : "Modes of operation and execution This section describes how to control the ETM programming and read and program the ETM registers. Modes of operation and execution Cortex-M33"
    }, {
      "title" : "ID Register 8-13",
      "uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "printableUri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "clickUri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "excerpt" : "Figure B1-15 TRCIDR10 bit assignments The following table shows the TRCIDR10 bit ... 0x00000000 No special conditional instruction right-hand keys implemented. ID Register 8-13 Cortex-M33",
      "firstSentences" : "ID Register 8-13 The TRCIDRn indicates information about the implemented trace stream. Usage constraints There are no usage constraints. Configurations These registers are available in all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/100232/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
        "firstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
          "document_number" : "100232",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3443073",
          "sysurihash" : "1P4Us2ECZ60mo60r",
          "urihash" : "1P4Us2ECZ60mo60r",
          "sysuri" : "https://developer.arm.com/documentation/100232/0002/en",
          "systransactionid" : 864198,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495102663000,
          "topparentid" : 3443073,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585223936000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145696000,
          "permanentid" : "8362e52073f44d9df1dca8a3618d623b3cfa30e8880b313f06a26010f40f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c990016d2907d594071e0",
          "transactionid" : 864198,
          "title" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649145696000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100232:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145696444234263,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4218,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145556816,
          "syssize" : 4218,
          "sysdate" : 1649145696000,
          "haslayout" : "1",
          "topparent" : "3443073",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3443073,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145696000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100232/0002/?lang=en",
          "modified" : 1636098711000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145696444234263,
          "uri" : "https://developer.arm.com/documentation/100232/0002/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
        "FirstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ID Register 8-13 ",
        "document_number" : "100232",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443073",
        "sysurihash" : "wHSrvJbtItQ4C3ða",
        "urihash" : "wHSrvJbtItQ4C3ða",
        "sysuri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
        "systransactionid" : 864198,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495102663000,
        "topparentid" : 3443073,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223936000,
        "sysconcepts" : "Figure B1 ; assignments ; trace stream ; register summary ; usage constraints ; TRCIDR8 ; configurations ; right-hand keys ; conditional instruction ; speculation depth ; P0 elements",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3443073,
        "parentitem" : "5e7c990016d2907d594071e0",
        "concepts" : "Figure B1 ; assignments ; trace stream ; register summary ; usage constraints ; TRCIDR8 ; configurations ; right-hand keys ; conditional instruction ; speculation depth ; P0 elements",
        "documenttype" : "html",
        "isattachment" : "3443073",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145696000,
        "permanentid" : "655012e5f579dda1919fd325dc70592268410bc95cb6bc734f25408ab93d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990016d2907d59407227",
        "transactionid" : 864198,
        "title" : "ID Register 8-13 ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649145696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100232:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145696160087287,
        "sysisattachment" : "3443073",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3443073,
        "size" : 2640,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145556767,
        "syssize" : 2640,
        "sysdate" : 1649145696000,
        "haslayout" : "1",
        "topparent" : "3443073",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443073,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
        "wordcount" : 104,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100232/0002/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13?lang=en",
        "modified" : 1636098711000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145696160087287,
        "uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
        "syscollection" : "default"
      },
      "Title" : "ID Register 8-13",
      "Uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "ClickUri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "Excerpt" : "Figure B1-15 TRCIDR10 bit assignments The following table shows the TRCIDR10 bit ... 0x00000000 No special conditional instruction right-hand keys implemented. ID Register 8-13 Cortex-M33",
      "FirstSentences" : "ID Register 8-13 The TRCIDRn indicates information about the implemented trace stream. Usage constraints There are no usage constraints. Configurations These registers are available in all ..."
    } ],
    "totalNumberOfChildResults" : 43,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Revisions ",
      "document_number" : "100232",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3443073",
      "sysurihash" : "Zñ0cDfQcfXWOVec2",
      "urihash" : "Zñ0cDfQcfXWOVec2",
      "sysuri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
      "systransactionid" : 864199,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1495102663000,
      "topparentid" : 3443073,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585223936000,
      "sysconcepts" : "technical changes",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
      "attachmentparentid" : 3443073,
      "parentitem" : "5e7c990016d2907d594071e0",
      "concepts" : "technical changes",
      "documenttype" : "html",
      "isattachment" : "3443073",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649145773000,
      "permanentid" : "2b5a7ec3c9b1c84e8a3d8201ce1786edeaf0fee813d145cfd99e9091b56e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7c990016d2907d59407243",
      "transactionid" : 864199,
      "title" : "Revisions ",
      "products" : [ "Cortex-M33" ],
      "date" : 1649145773000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100232:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145773519713466,
      "sysisattachment" : "3443073",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3443073,
      "size" : 160,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100232/0002/appendices/revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145556816,
      "syssize" : 160,
      "sysdate" : 1649145773000,
      "haslayout" : "1",
      "topparent" : "3443073",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3443073,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145773000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/appendices/revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100232/0002/appendices/revisions?lang=en",
      "modified" : 1636098711000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145773519713466,
      "uri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
      "syscollection" : "default"
    },
    "Title" : "Revisions",
    "Uri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "ClickUri" : "https://developer.arm.com/documentation/100232/0002/appendices/revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "Excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-M33",
    "FirstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-M33"
  }, {
    "title" : "AHB bus request and grant-related timing",
    "uri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing",
    "printableUri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing",
    "clickUri" : "https://developer.arm.com/documentation/ddi0213/e/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing",
    "excerpt" : "AHB bus request and grant-related timing Figure B.7 shows the AHB bus request and grant-related timing ... AHB bus request and grant related timing parameters Table B.7 describes the AHB bus ...",
    "firstSentences" : "AHB bus request and grant-related timing Figure B.7 shows the AHB bus request and grant-related timing parameters. Figure B.7. AHB bus request and grant related timing parameters Table B.7 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM966E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0213/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en",
      "excerpt" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM966E-S Technical Reference Manual ",
        "document_number" : "ddi0213",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510746",
        "sysurihash" : "4y8FLZYrToVzO2fl",
        "urihash" : "4y8FLZYrToVzO2fl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "systransactionid" : 861280,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158255793000,
        "topparentid" : 3510746,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382108000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718555000,
        "permanentid" : "68bbd4dc7181b78fe3318a3708414082f1b1ed771a2a0a648877c8f702b4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e451c88295d1e18d3ab6f",
        "transactionid" : 861280,
        "title" : "ARM966E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648718555000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0213:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718555039179246,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1870,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718542543,
        "syssize" : 1870,
        "sysdate" : 1648718555000,
        "haslayout" : "1",
        "topparent" : "3510746",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510746,
        "content_description" : "This document is the Technical Reference Manual for the ARM966E-S r2p1 processor.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718555000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0213/e/?lang=en",
        "modified" : 1645014022000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718555039179246,
        "uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "syscollection" : "default"
      },
      "Title" : "ARM966E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0213/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en",
      "Excerpt" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM966E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0213/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en",
      "excerpt" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM966E-S Technical Reference Manual ",
        "document_number" : "ddi0213",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510746",
        "sysurihash" : "4y8FLZYrToVzO2fl",
        "urihash" : "4y8FLZYrToVzO2fl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "systransactionid" : 861280,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158255793000,
        "topparentid" : 3510746,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382108000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718555000,
        "permanentid" : "68bbd4dc7181b78fe3318a3708414082f1b1ed771a2a0a648877c8f702b4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e451c88295d1e18d3ab6f",
        "transactionid" : 861280,
        "title" : "ARM966E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648718555000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0213:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718555039179246,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1870,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718542543,
        "syssize" : 1870,
        "sysdate" : 1648718555000,
        "haslayout" : "1",
        "topparent" : "3510746",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510746,
        "content_description" : "This document is the Technical Reference Manual for the ARM966E-S r2p1 processor.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718555000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0213/e/?lang=en",
        "modified" : 1645014022000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718555039179246,
        "uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "syscollection" : "default"
      },
      "Title" : "ARM966E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0213/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en",
      "Excerpt" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Coprocessor interface timing",
      "uri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0213/e/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing",
      "excerpt" : "Coprocessor interface timing Figure B.3 shows the coprocessor interface timing ... Coprocessor interface timing parameters Table B.3 describes the coprocessor interface timing ... timing Arm9",
      "firstSentences" : "Coprocessor interface timing Figure B.3 shows the coprocessor interface timing parameters. Figure B.3. Coprocessor interface timing parameters Table B.3 describes the coprocessor interface timing ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en",
        "excerpt" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0213",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3510746",
          "sysurihash" : "4y8FLZYrToVzO2fl",
          "urihash" : "4y8FLZYrToVzO2fl",
          "sysuri" : "https://developer.arm.com/documentation/ddi0213/e/en",
          "systransactionid" : 861280,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158255793000,
          "topparentid" : 3510746,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382108000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718555000,
          "permanentid" : "68bbd4dc7181b78fe3318a3708414082f1b1ed771a2a0a648877c8f702b4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e451c88295d1e18d3ab6f",
          "transactionid" : 861280,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648718555000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0213:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718555039179246,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1870,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718542543,
          "syssize" : 1870,
          "sysdate" : 1648718555000,
          "haslayout" : "1",
          "topparent" : "3510746",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3510746,
          "content_description" : "This document is the Technical Reference Manual for the ARM966E-S r2p1 processor.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718555000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0213/e/?lang=en",
          "modified" : 1645014022000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718555039179246,
          "uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Coprocessor interface timing ",
        "document_number" : "ddi0213",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510746",
        "sysurihash" : "qnk3XOi3AEYCO2AD",
        "urihash" : "qnk3XOi3AEYCO2AD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing",
        "systransactionid" : 861280,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158255793000,
        "topparentid" : 3510746,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382108000,
        "sysconcepts" : "interface timing ; rising ; transaction control ; hold ; input setup ; Tiscpb CPBURST",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3510746,
        "parentitem" : "5e8e451c88295d1e18d3ab6f",
        "concepts" : "interface timing ; rising ; transaction control ; hold ; input setup ; Tiscpb CPBURST",
        "documenttype" : "html",
        "isattachment" : "3510746",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718554000,
        "permanentid" : "44582136cb23234085355077d710e6330839bee8f5aeb2260c17a48db1a9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e451d88295d1e18d3ac09",
        "transactionid" : 861280,
        "title" : "Coprocessor interface timing ",
        "products" : [ "Arm9" ],
        "date" : 1648718554000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0213:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718554975593166,
        "sysisattachment" : "3510746",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3510746,
        "size" : 1244,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0213/e/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718542530,
        "syssize" : 1244,
        "sysdate" : 1648718554000,
        "haslayout" : "1",
        "topparent" : "3510746",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510746,
        "content_description" : "This document is the Technical Reference Manual for the ARM966E-S r2p1 processor.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718554000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0213/e/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0213/e/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing?lang=en",
        "modified" : 1645014022000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718554975593166,
        "uri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing",
        "syscollection" : "default"
      },
      "Title" : "Coprocessor interface timing",
      "Uri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0213/e/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing",
      "Excerpt" : "Coprocessor interface timing Figure B.3 shows the coprocessor interface timing ... Coprocessor interface timing parameters Table B.3 describes the coprocessor interface timing ... timing Arm9",
      "FirstSentences" : "Coprocessor interface timing Figure B.3 shows the coprocessor interface timing parameters. Figure B.3. Coprocessor interface timing parameters Table B.3 describes the coprocessor interface timing ..."
    }, {
      "title" : "Enabling the ETM interface",
      "uri" : "https://developer.arm.com/documentation/ddi0213/e/en/embedded-trace-macrocell-interface/enabling-the-etm-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0213/e/en/embedded-trace-macrocell-interface/enabling-the-etm-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0213/e/embedded-trace-macrocell-interface/enabling-the-etm-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en/embedded-trace-macrocell-interface/enabling-the-etm-interface",
      "excerpt" : "Enabling the ETM interface The ETM interface on the ARM966E-S processor is enabled by the top-level pin ... When this input is HIGH, the ETM interface is enabled and the outputs are driven so ...",
      "firstSentences" : "Enabling the ETM interface The ETM interface on the ARM966E-S processor is enabled by the top-level pin ETMEN. When this input is HIGH, the ETM interface is enabled and the outputs are driven so ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en",
        "excerpt" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0213",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3510746",
          "sysurihash" : "4y8FLZYrToVzO2fl",
          "urihash" : "4y8FLZYrToVzO2fl",
          "sysuri" : "https://developer.arm.com/documentation/ddi0213/e/en",
          "systransactionid" : 861280,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158255793000,
          "topparentid" : 3510746,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382108000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718555000,
          "permanentid" : "68bbd4dc7181b78fe3318a3708414082f1b1ed771a2a0a648877c8f702b4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e451c88295d1e18d3ab6f",
          "transactionid" : 861280,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648718555000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0213:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718555039179246,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1870,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718542543,
          "syssize" : 1870,
          "sysdate" : 1648718555000,
          "haslayout" : "1",
          "topparent" : "3510746",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3510746,
          "content_description" : "This document is the Technical Reference Manual for the ARM966E-S r2p1 processor.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718555000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0213/e/?lang=en",
          "modified" : 1645014022000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718555039179246,
          "uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Enabling the ETM interface ",
        "document_number" : "ddi0213",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510746",
        "sysurihash" : "TTfUNWCxoS597FMi",
        "urihash" : "TTfUNWCxoS597FMi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0213/e/en/embedded-trace-macrocell-interface/enabling-the-etm-interface",
        "systransactionid" : 861280,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158255793000,
        "topparentid" : 3510746,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382108000,
        "sysconcepts" : "ETMEN input ; ETM interface ; ARM966E ; ETM9 macrocell ; ARM Limited ; TAP controller ; code tracing ; power",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3510746,
        "parentitem" : "5e8e451c88295d1e18d3ab6f",
        "concepts" : "ETMEN input ; ETM interface ; ARM966E ; ETM9 macrocell ; ARM Limited ; TAP controller ; code tracing ; power",
        "documenttype" : "html",
        "isattachment" : "3510746",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718554000,
        "permanentid" : "3b4de26c130903ed6ed44d566d4c53e378f5af860209d73d9f90879f6969",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e451d88295d1e18d3abe9",
        "transactionid" : 861280,
        "title" : "Enabling the ETM interface ",
        "products" : [ "Arm9" ],
        "date" : 1648718554000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0213:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718554948280893,
        "sysisattachment" : "3510746",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3510746,
        "size" : 764,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0213/e/embedded-trace-macrocell-interface/enabling-the-etm-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718542465,
        "syssize" : 764,
        "sysdate" : 1648718554000,
        "haslayout" : "1",
        "topparent" : "3510746",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510746,
        "content_description" : "This document is the Technical Reference Manual for the ARM966E-S r2p1 processor.",
        "wordcount" : 76,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718554000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0213/e/embedded-trace-macrocell-interface/enabling-the-etm-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0213/e/embedded-trace-macrocell-interface/enabling-the-etm-interface?lang=en",
        "modified" : 1645014022000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718554948280893,
        "uri" : "https://developer.arm.com/documentation/ddi0213/e/en/embedded-trace-macrocell-interface/enabling-the-etm-interface",
        "syscollection" : "default"
      },
      "Title" : "Enabling the ETM interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0213/e/en/embedded-trace-macrocell-interface/enabling-the-etm-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0213/e/en/embedded-trace-macrocell-interface/enabling-the-etm-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0213/e/embedded-trace-macrocell-interface/enabling-the-etm-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en/embedded-trace-macrocell-interface/enabling-the-etm-interface",
      "Excerpt" : "Enabling the ETM interface The ETM interface on the ARM966E-S processor is enabled by the top-level pin ... When this input is HIGH, the ETM interface is enabled and the outputs are driven so ...",
      "FirstSentences" : "Enabling the ETM interface The ETM interface on the ARM966E-S processor is enabled by the top-level pin ETMEN. When this input is HIGH, the ETM interface is enabled and the outputs are driven so ..."
    } ],
    "totalNumberOfChildResults" : 115,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AHB bus request and grant-related timing ",
      "document_number" : "ddi0213",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3510746",
      "sysurihash" : "E8ññWGñBHXBha6DT",
      "urihash" : "E8ññWGñBHXBha6DT",
      "sysuri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing",
      "systransactionid" : 861280,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158255793000,
      "topparentid" : 3510746,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586382108000,
      "sysconcepts" : "bus request ; timing parameters ; grant related",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3510746,
      "parentitem" : "5e8e451c88295d1e18d3ab6f",
      "concepts" : "bus request ; timing parameters ; grant related",
      "documenttype" : "html",
      "isattachment" : "3510746",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718556000,
      "permanentid" : "f7b887e43c9e9afc5f005ee3aa9d148b2d640d89183189021d3bd36e51ef",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e451d88295d1e18d3ac0d",
      "transactionid" : 861280,
      "title" : "AHB bus request and grant-related timing ",
      "products" : [ "Arm9" ],
      "date" : 1648718556000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0213:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718556551634697,
      "sysisattachment" : "3510746",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3510746,
      "size" : 620,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0213/e/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718542543,
      "syssize" : 620,
      "sysdate" : 1648718556000,
      "haslayout" : "1",
      "topparent" : "3510746",
      "label_version" : "r2p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3510746,
      "content_description" : "This document is the Technical Reference Manual for the ARM966E-S r2p1 processor.",
      "wordcount" : 43,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718556000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0213/e/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0213/e/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing?lang=en",
      "modified" : 1645014022000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718556551634697,
      "uri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing",
      "syscollection" : "default"
    },
    "Title" : "AHB bus request and grant-related timing",
    "Uri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0213/e/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing",
    "Excerpt" : "AHB bus request and grant-related timing Figure B.7 shows the AHB bus request and grant-related timing ... AHB bus request and grant related timing parameters Table B.7 describes the AHB bus ...",
    "FirstSentences" : "AHB bus request and grant-related timing Figure B.7 shows the AHB bus request and grant-related timing parameters. Figure B.7. AHB bus request and grant related timing parameters Table B.7 ..."
  }, {
    "title" : "MultiPort Memory Controller (GX176) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0278/b/en/pdf/DDI0278.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0278/b/en/pdf/DDI0278.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e246ffd977155116a556c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en/pdf/DDI0278.pdf",
    "excerpt" : "http://www.arm.com ... iii ... iv ... Copyright © 2003 ARM Limited. All rights reserved. ARM DDI 0278B Contents ... MultiPort Memory Controller (GX176) Technical ... Reference Manual",
    "firstSentences" : "MultiPort Memory Controller (GX176) Revision: r0p1 Technical Reference Manual Copyright © 2003 ARM Limited. All rights reserved. ARM DDI 0278B ii MultiPort Memory Controller (GX176) Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "MultiPort Memory Controller (GX176) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0278/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en",
      "excerpt" : "All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ... Revision History Revision A 28 August 2003 First release Revision B 17 October 2003 ...",
      "firstSentences" : "MultiPort Memory Controller (GX176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2003 Imagination Technologies Limited. All ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "MultiPort Memory Controller (GX176) Technical Reference Manual ",
        "document_number" : "ddi0278",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487035",
        "sysurihash" : "u0osr15BiHeaSMyv",
        "urihash" : "u0osr15BiHeaSMyv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158256610000,
        "topparentid" : 3487035,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721053000,
        "permanentid" : "2ceec6c2d51548ae7efe7b158784a74baaf80fc8239f1a448e4acadde6ee",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e246bfd977155116a53c6",
        "transactionid" : 861330,
        "title" : "MultiPort Memory Controller (GX176) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648721053000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0278:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721053004183984,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2144,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721010395,
        "syssize" : 2144,
        "sysdate" : 1648721053000,
        "haslayout" : "1",
        "topparent" : "3487035",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487035,
        "content_description" : "This document is the technical reference manual for the ARM MultiPort Memory Controller (MPMC).",
        "wordcount" : 151,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721053000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0278/b/?lang=en",
        "modified" : 1638978137000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721053004183984,
        "uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "syscollection" : "default"
      },
      "Title" : "MultiPort Memory Controller (GX176) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0278/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en",
      "Excerpt" : "All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ... Revision History Revision A 28 August 2003 First release Revision B 17 October 2003 ...",
      "FirstSentences" : "MultiPort Memory Controller (GX176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2003 Imagination Technologies Limited. All ..."
    },
    "childResults" : [ {
      "title" : "Priority",
      "uri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration/priority",
      "printableUri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration/priority",
      "clickUri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/arbitration/priority?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration/priority",
      "excerpt" : "Priority The following lists the arbitration scheme: The highest priority AHB memory port is ... For example, port 0 is selected over port 1. ... In other words port 0 is selected over port 1.",
      "firstSentences" : "Priority The following lists the arbitration scheme: The highest priority AHB memory port is a port where the TimeOut register has timed out.If more than one ports has timed out, the port with the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MultiPort Memory Controller (GX176) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en",
        "excerpt" : "All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ... Revision History Revision A 28 August 2003 First release Revision B 17 October 2003 ...",
        "firstSentences" : "MultiPort Memory Controller (GX176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2003 Imagination Technologies Limited. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "MultiPort Memory Controller (GX176) Technical Reference Manual ",
          "document_number" : "ddi0278",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487035",
          "sysurihash" : "u0osr15BiHeaSMyv",
          "urihash" : "u0osr15BiHeaSMyv",
          "sysuri" : "https://developer.arm.com/documentation/ddi0278/b/en",
          "systransactionid" : 861330,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158256610000,
          "topparentid" : 3487035,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373739000,
          "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721053000,
          "permanentid" : "2ceec6c2d51548ae7efe7b158784a74baaf80fc8239f1a448e4acadde6ee",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e246bfd977155116a53c6",
          "transactionid" : 861330,
          "title" : "MultiPort Memory Controller (GX176) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648721053000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0278:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721053004183984,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2144,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721010395,
          "syssize" : 2144,
          "sysdate" : 1648721053000,
          "haslayout" : "1",
          "topparent" : "3487035",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487035,
          "content_description" : "This document is the technical reference manual for the ARM MultiPort Memory Controller (MPMC).",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721053000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0278/b/?lang=en",
          "modified" : 1638978137000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721053004183984,
          "uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
          "syscollection" : "default"
        },
        "Title" : "MultiPort Memory Controller (GX176) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en",
        "Excerpt" : "All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ... Revision History Revision A 28 August 2003 First release Revision B 17 October 2003 ...",
        "FirstSentences" : "MultiPort Memory Controller (GX176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2003 Imagination Technologies Limited. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Priority ",
        "document_number" : "ddi0278",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487035",
        "sysurihash" : "U2erVF5U2EAGdWjH",
        "urihash" : "U2erVF5U2EAGdWjH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration/priority",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158256610000,
        "topparentid" : 3487035,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "sysconcepts" : "ports ; open SDRAM ; highest priority ; transaction ; accesses ; TimeOut register ; arbitration scheme ; rearbitrate",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3487035,
        "parentitem" : "5e8e246bfd977155116a53c6",
        "concepts" : "ports ; open SDRAM ; highest priority ; transaction ; accesses ; TimeOut register ; arbitration scheme ; rearbitrate",
        "documenttype" : "html",
        "isattachment" : "3487035",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721065000,
        "permanentid" : "0de7f4f66db92aa657a31b73f68826c0524fc516f7f0e2cf6102f01551ae",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e246dfd977155116a544f",
        "transactionid" : 861330,
        "title" : "Priority ",
        "products" : [ "DMA Controller" ],
        "date" : 1648721065000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0278:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721065069220141,
        "sysisattachment" : "3487035",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487035,
        "size" : 994,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/arbitration/priority?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721010395,
        "syssize" : 994,
        "sysdate" : 1648721065000,
        "haslayout" : "1",
        "topparent" : "3487035",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487035,
        "content_description" : "This document is the technical reference manual for the ARM MultiPort Memory Controller (MPMC).",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721065000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/arbitration/priority?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0278/b/functional-overview/arbitration/priority?lang=en",
        "modified" : 1638978137000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721065069220141,
        "uri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration/priority",
        "syscollection" : "default"
      },
      "Title" : "Priority",
      "Uri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration/priority",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration/priority",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/arbitration/priority?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration/priority",
      "Excerpt" : "Priority The following lists the arbitration scheme: The highest priority AHB memory port is ... For example, port 0 is selected over port 1. ... In other words port 0 is selected over port 1.",
      "FirstSentences" : "Priority The following lists the arbitration scheme: The highest priority AHB memory port is a port where the TimeOut register has timed out.If more than one ports has timed out, the port with the ..."
    }, {
      "title" : "Arbitration",
      "uri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration",
      "printableUri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration",
      "clickUri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/arbitration?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration",
      "excerpt" : "Arbitration The MPMC is normally used with multi-level AHB and no arbitration is required. This section describes the MPMC AHB memory port arbitration strategy when it is used.",
      "firstSentences" : "Arbitration The MPMC is normally used with multi-level AHB and no arbitration is required. This section describes the MPMC AHB memory port arbitration strategy when it is used. Note It is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MultiPort Memory Controller (GX176) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en",
        "excerpt" : "All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ... Revision History Revision A 28 August 2003 First release Revision B 17 October 2003 ...",
        "firstSentences" : "MultiPort Memory Controller (GX176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2003 Imagination Technologies Limited. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "MultiPort Memory Controller (GX176) Technical Reference Manual ",
          "document_number" : "ddi0278",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487035",
          "sysurihash" : "u0osr15BiHeaSMyv",
          "urihash" : "u0osr15BiHeaSMyv",
          "sysuri" : "https://developer.arm.com/documentation/ddi0278/b/en",
          "systransactionid" : 861330,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158256610000,
          "topparentid" : 3487035,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373739000,
          "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721053000,
          "permanentid" : "2ceec6c2d51548ae7efe7b158784a74baaf80fc8239f1a448e4acadde6ee",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e246bfd977155116a53c6",
          "transactionid" : 861330,
          "title" : "MultiPort Memory Controller (GX176) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648721053000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0278:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721053004183984,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2144,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721010395,
          "syssize" : 2144,
          "sysdate" : 1648721053000,
          "haslayout" : "1",
          "topparent" : "3487035",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487035,
          "content_description" : "This document is the technical reference manual for the ARM MultiPort Memory Controller (MPMC).",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721053000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0278/b/?lang=en",
          "modified" : 1638978137000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721053004183984,
          "uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
          "syscollection" : "default"
        },
        "Title" : "MultiPort Memory Controller (GX176) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en",
        "Excerpt" : "All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ... Revision History Revision A 28 August 2003 First release Revision B 17 October 2003 ...",
        "FirstSentences" : "MultiPort Memory Controller (GX176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2003 Imagination Technologies Limited. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arbitration ",
        "document_number" : "ddi0278",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487035",
        "sysurihash" : "Cl68PzLzf3Yk7RHT",
        "urihash" : "Cl68PzLzf3Yk7RHT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158256610000,
        "topparentid" : 3487035,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "sysconcepts" : "AHB ; burst transfer ; arbitration ; SDRAM column ; bus utilization ; memory port ; INCR ; WRAP16 ; rearbitrates",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3487035,
        "parentitem" : "5e8e246bfd977155116a53c6",
        "concepts" : "AHB ; burst transfer ; arbitration ; SDRAM column ; bus utilization ; memory port ; INCR ; WRAP16 ; rearbitrates",
        "documenttype" : "html",
        "isattachment" : "3487035",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721064000,
        "permanentid" : "418dd50df9018b120ffc449e0b9073fb176d0554f297c73410b67b6de594",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e246dfd977155116a5449",
        "transactionid" : 861330,
        "title" : "Arbitration ",
        "products" : [ "DMA Controller" ],
        "date" : 1648721064000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0278:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721064370852280,
        "sysisattachment" : "3487035",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487035,
        "size" : 730,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/arbitration?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721010395,
        "syssize" : 730,
        "sysdate" : 1648721064000,
        "haslayout" : "1",
        "topparent" : "3487035",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487035,
        "content_description" : "This document is the technical reference manual for the ARM MultiPort Memory Controller (MPMC).",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721064000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/arbitration?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0278/b/functional-overview/arbitration?lang=en",
        "modified" : 1638978137000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721064370852280,
        "uri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration",
        "syscollection" : "default"
      },
      "Title" : "Arbitration",
      "Uri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/arbitration?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration",
      "Excerpt" : "Arbitration The MPMC is normally used with multi-level AHB and no arbitration is required. This section describes the MPMC AHB memory port arbitration strategy when it is used.",
      "FirstSentences" : "Arbitration The MPMC is normally used with multi-level AHB and no arbitration is required. This section describes the MPMC AHB memory port arbitration strategy when it is used. Note It is ..."
    }, {
      "title" : "Low-power SDRAM partial array refresh",
      "uri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh",
      "printableUri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh",
      "clickUri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh",
      "excerpt" : "Low-power SDRAM partial array refresh The MPMC supports JEDEC low-power SDRAM partial array refresh. Partial array refresh can be programmed by initializing the SDRAM memory device ...",
      "firstSentences" : "Low-power SDRAM partial array refresh The MPMC supports JEDEC low-power SDRAM partial array refresh. Partial array refresh can be programmed by initializing the SDRAM memory device appropriately.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MultiPort Memory Controller (GX176) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en",
        "excerpt" : "All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ... Revision History Revision A 28 August 2003 First release Revision B 17 October 2003 ...",
        "firstSentences" : "MultiPort Memory Controller (GX176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2003 Imagination Technologies Limited. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "MultiPort Memory Controller (GX176) Technical Reference Manual ",
          "document_number" : "ddi0278",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487035",
          "sysurihash" : "u0osr15BiHeaSMyv",
          "urihash" : "u0osr15BiHeaSMyv",
          "sysuri" : "https://developer.arm.com/documentation/ddi0278/b/en",
          "systransactionid" : 861330,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158256610000,
          "topparentid" : 3487035,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373739000,
          "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721053000,
          "permanentid" : "2ceec6c2d51548ae7efe7b158784a74baaf80fc8239f1a448e4acadde6ee",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e246bfd977155116a53c6",
          "transactionid" : 861330,
          "title" : "MultiPort Memory Controller (GX176) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648721053000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0278:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721053004183984,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2144,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721010395,
          "syssize" : 2144,
          "sysdate" : 1648721053000,
          "haslayout" : "1",
          "topparent" : "3487035",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487035,
          "content_description" : "This document is the technical reference manual for the ARM MultiPort Memory Controller (MPMC).",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721053000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0278/b/?lang=en",
          "modified" : 1638978137000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721053004183984,
          "uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
          "syscollection" : "default"
        },
        "Title" : "MultiPort Memory Controller (GX176) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en",
        "Excerpt" : "All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ... Revision History Revision A 28 August 2003 First release Revision B 17 October 2003 ...",
        "FirstSentences" : "MultiPort Memory Controller (GX176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2003 Imagination Technologies Limited. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Low-power SDRAM partial array refresh ",
        "document_number" : "ddi0278",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487035",
        "sysurihash" : "FZC0ZXrVI4nYPutp",
        "urihash" : "FZC0ZXrVI4nYPutp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158256610000,
        "topparentid" : 3487035,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "sysconcepts" : "partial array ; memory banks ; low-power SDRAM ; self-refresh mode ; supports JEDEC",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3487035,
        "parentitem" : "5e8e246bfd977155116a53c6",
        "concepts" : "partial array ; memory banks ; low-power SDRAM ; self-refresh mode ; supports JEDEC",
        "documenttype" : "html",
        "isattachment" : "3487035",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721064000,
        "permanentid" : "f64ef2a7b9f8e79caa10c977417d69295e34b5eefac71d66a676db32c41a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e246cfd977155116a543e",
        "transactionid" : 861330,
        "title" : "Low-power SDRAM partial array refresh ",
        "products" : [ "DMA Controller" ],
        "date" : 1648721064000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0278:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721064250162691,
        "sysisattachment" : "3487035",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487035,
        "size" : 414,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721010395,
        "syssize" : 414,
        "sysdate" : 1648721064000,
        "haslayout" : "1",
        "topparent" : "3487035",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487035,
        "content_description" : "This document is the technical reference manual for the ARM MultiPort Memory Controller (MPMC).",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721064000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0278/b/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh?lang=en",
        "modified" : 1638978137000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721064250162691,
        "uri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh",
        "syscollection" : "default"
      },
      "Title" : "Low-power SDRAM partial array refresh",
      "Uri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh",
      "Excerpt" : "Low-power SDRAM partial array refresh The MPMC supports JEDEC low-power SDRAM partial array refresh. Partial array refresh can be programmed by initializing the SDRAM memory device ...",
      "FirstSentences" : "Low-power SDRAM partial array refresh The MPMC supports JEDEC low-power SDRAM partial array refresh. Partial array refresh can be programmed by initializing the SDRAM memory device appropriately."
    } ],
    "totalNumberOfChildResults" : 61,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "MultiPort Memory Controller (GX176) Technical Reference Manual ",
      "document_number" : "ddi0278",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3487035",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "9jViGxðKYGbnxSñT",
      "urihash" : "9jViGxðKYGbnxSñT",
      "sysuri" : "https://developer.arm.com/documentation/ddi0278/b/en/pdf/DDI0278.pdf",
      "systransactionid" : 861330,
      "copyright" : "Copyright © 2003 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1158256610000,
      "topparentid" : 3487035,
      "numberofpages" : 182,
      "sysconcepts" : "wait states ; assignments ; memory controllers ; signals ; transactions ; accesses ; functionality ; transfers ; registers ; entering low-power ; system initialization ; disabled mode ; ARM Limited ; Graphics Core ; AHB ports ; shows the register",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3487035,
      "parentitem" : "5e8e246bfd977155116a53c6",
      "concepts" : "wait states ; assignments ; memory controllers ; signals ; transactions ; accesses ; functionality ; transfers ; registers ; entering low-power ; system initialization ; disabled mode ; ARM Limited ; Graphics Core ; AHB ports ; shows the register",
      "documenttype" : "pdf",
      "isattachment" : "3487035",
      "sysindexeddate" : 1648721066000,
      "permanentid" : "3242d84c6153bcfb5985182738697169d731d1416b6092720e8f61b3a4c7",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e246ffd977155116a556c",
      "transactionid" : 861330,
      "title" : "MultiPort Memory Controller (GX176) Technical Reference Manual ",
      "date" : 1648721065000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0278:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648721065772261858,
      "sysisattachment" : "3487035",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3487035,
      "size" : 1349211,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e246ffd977155116a556c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648721012782,
      "syssize" : 1349211,
      "sysdate" : 1648721065000,
      "topparent" : "3487035",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 3487035,
      "content_description" : "This document is the technical reference manual for the ARM MultiPort Memory Controller (MPMC).",
      "wordcount" : 2384,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648721066000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e246ffd977155116a556c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648721065772261858,
      "uri" : "https://developer.arm.com/documentation/ddi0278/b/en/pdf/DDI0278.pdf",
      "syscollection" : "default"
    },
    "Title" : "MultiPort Memory Controller (GX176) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0278/b/en/pdf/DDI0278.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0278/b/en/pdf/DDI0278.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e246ffd977155116a556c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en/pdf/DDI0278.pdf",
    "Excerpt" : "http://www.arm.com ... iii ... iv ... Copyright © 2003 ARM Limited. All rights reserved. ARM DDI 0278B Contents ... MultiPort Memory Controller (GX176) Technical ... Reference Manual",
    "FirstSentences" : "MultiPort Memory Controller (GX176) Revision: r0p1 Technical Reference Manual Copyright © 2003 ARM Limited. All rights reserved. ARM DDI 0278B ii MultiPort Memory Controller (GX176) Technical ..."
  }, {
    "title" : "Clock signals",
    "uri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/clock-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/clock-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description/clocking-and-resets/clock-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/clock-signals",
    "excerpt" : "Clock signals The ETM-A7 macrocell uses a single clock, CLK. This must be the same clock as that wired to the CLKIN input of the Cortex-A7 MPCore processor.",
    "firstSentences" : "Clock signals The ETM-A7 macrocell uses a single clock, CLK. This must be the same clock as that wired to the CLKIN input of the Cortex-A7 MPCore processor. Clock signals Cortex-A7",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM-A7 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0468/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en",
      "excerpt" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight ETM-A7 Technical Reference Manual ",
        "document_number" : "ddi0468",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3512448",
        "sysurihash" : "xhnbX6QygHKTzmGm",
        "urihash" : "xhnbX6QygHKTzmGm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "systransactionid" : 861327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1350489604000,
        "topparentid" : 3512448,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720937000,
        "permanentid" : "a02bc7510eb2d878417a59352bf2769bccde347cf879a41bfe920090729c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f24",
        "transactionid" : 861327,
        "title" : "CoreSight ETM-A7 Technical Reference Manual ",
        "products" : [ "Cortex-A7" ],
        "date" : 1648720937000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0468:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720937224175480,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1787,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720921647,
        "syssize" : 1787,
        "sysdate" : 1648720937000,
        "haslayout" : "1",
        "topparent" : "3512448",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3512448,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A7 MPCore processor, the ETM-A7 macrocell. Implementation-specific behavior is described in this document. You can find complementary information in the Embedded Trace Macrocell Architecture Specification.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720937000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0468/a/?lang=en",
        "modified" : 1639132994000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720937224175480,
        "uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-A7 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0468/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en",
      "Excerpt" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "Resets",
      "uri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/resets",
      "printableUri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/resets",
      "clickUri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description/clocking-and-resets/resets?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/resets",
      "excerpt" : "Resets The ETM-A7 macrocell has the following reset: nSYSPORESET This signal is the main power-on reset. It is active-LOW. Resets Cortex-A7",
      "firstSentences" : "Resets The ETM-A7 macrocell has the following reset: nSYSPORESET This signal is the main power-on reset. It is active-LOW. Resets Cortex-A7",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-A7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en",
        "excerpt" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM-A7 Technical Reference Manual ",
          "document_number" : "ddi0468",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3512448",
          "sysurihash" : "xhnbX6QygHKTzmGm",
          "urihash" : "xhnbX6QygHKTzmGm",
          "sysuri" : "https://developer.arm.com/documentation/ddi0468/a/en",
          "systransactionid" : 861327,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1350489604000,
          "topparentid" : 3512448,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586434239000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720937000,
          "permanentid" : "a02bc7510eb2d878417a59352bf2769bccde347cf879a41bfe920090729c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f10bf7100066a414f6f24",
          "transactionid" : 861327,
          "title" : "CoreSight ETM-A7 Technical Reference Manual ",
          "products" : [ "Cortex-A7" ],
          "date" : 1648720937000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0468:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720937224175480,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1787,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720921647,
          "syssize" : 1787,
          "sysdate" : 1648720937000,
          "haslayout" : "1",
          "topparent" : "3512448",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3512448,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A7 MPCore processor, the ETM-A7 macrocell. Implementation-specific behavior is described in this document. You can find complementary information in the Embedded Trace Macrocell Architecture Specification.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720937000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0468/a/?lang=en",
          "modified" : 1639132994000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720937224175480,
          "uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-A7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en",
        "Excerpt" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Resets ",
        "document_number" : "ddi0468",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3512448",
        "sysurihash" : "qe2E92m0yML5x4ZG",
        "urihash" : "qe2E92m0yML5x4ZG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/resets",
        "systransactionid" : 861327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1350489604000,
        "topparentid" : 3512448,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "reset ; A7 macrocell ; nSYSPORESET ; ETM",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 3512448,
        "parentitem" : "5e8f10bf7100066a414f6f24",
        "concepts" : "reset ; A7 macrocell ; nSYSPORESET ; ETM",
        "documenttype" : "html",
        "isattachment" : "3512448",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720939000,
        "permanentid" : "a190fdf3a678a508308808d6420ed6a5fea7587803a5122bcd2819e42dd0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f47",
        "transactionid" : 861327,
        "title" : "Resets ",
        "products" : [ "Cortex-A7" ],
        "date" : 1648720939000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0468:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720939893645641,
        "sysisattachment" : "3512448",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3512448,
        "size" : 139,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description/clocking-and-resets/resets?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720921647,
        "syssize" : 139,
        "sysdate" : 1648720939000,
        "haslayout" : "1",
        "topparent" : "3512448",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3512448,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A7 MPCore processor, the ETM-A7 macrocell. Implementation-specific behavior is described in this document. You can find complementary information in the Embedded Trace Macrocell Architecture Specification.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720939000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description/clocking-and-resets/resets?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0468/a/functional-description/clocking-and-resets/resets?lang=en",
        "modified" : 1639132994000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720939893645641,
        "uri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/resets",
        "syscollection" : "default"
      },
      "Title" : "Resets",
      "Uri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/resets",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/resets",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description/clocking-and-resets/resets?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/resets",
      "Excerpt" : "Resets The ETM-A7 macrocell has the following reset: nSYSPORESET This signal is the main power-on reset. It is active-LOW. Resets Cortex-A7",
      "FirstSentences" : "Resets The ETM-A7 macrocell has the following reset: nSYSPORESET This signal is the main power-on reset. It is active-LOW. Resets Cortex-A7"
    }, {
      "title" : "Compliance",
      "uri" : "https://developer.arm.com/documentation/ddi0468/a/en/introduction/compliance",
      "printableUri" : "https://developer.arm.com/documentation/ddi0468/a/en/introduction/compliance",
      "clickUri" : "https://developer.arm.com/documentation/ddi0468/a/introduction/compliance?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en/introduction/compliance",
      "excerpt" : "Compliance The ETM-A7 complies with, or implements, the specifications described in: Embedded Trace ... This TRM complements architecture reference manuals, architecture specifications, ...",
      "firstSentences" : "Compliance The ETM-A7 complies with, or implements, the specifications described in: Embedded Trace Macrocell architecture CoreSight Architecture Advanced Microcontroller Bus Architecture. This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-A7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en",
        "excerpt" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM-A7 Technical Reference Manual ",
          "document_number" : "ddi0468",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3512448",
          "sysurihash" : "xhnbX6QygHKTzmGm",
          "urihash" : "xhnbX6QygHKTzmGm",
          "sysuri" : "https://developer.arm.com/documentation/ddi0468/a/en",
          "systransactionid" : 861327,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1350489604000,
          "topparentid" : 3512448,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586434239000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720937000,
          "permanentid" : "a02bc7510eb2d878417a59352bf2769bccde347cf879a41bfe920090729c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f10bf7100066a414f6f24",
          "transactionid" : 861327,
          "title" : "CoreSight ETM-A7 Technical Reference Manual ",
          "products" : [ "Cortex-A7" ],
          "date" : 1648720937000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0468:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720937224175480,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1787,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720921647,
          "syssize" : 1787,
          "sysdate" : 1648720937000,
          "haslayout" : "1",
          "topparent" : "3512448",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3512448,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A7 MPCore processor, the ETM-A7 macrocell. Implementation-specific behavior is described in this document. You can find complementary information in the Embedded Trace Macrocell Architecture Specification.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720937000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0468/a/?lang=en",
          "modified" : 1639132994000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720937224175480,
          "uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-A7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en",
        "Excerpt" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Compliance ",
        "document_number" : "ddi0468",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3512448",
        "sysurihash" : "foUqcEgZðB0BYYhk",
        "urihash" : "foUqcEgZðB0BYYhk",
        "sysuri" : "https://developer.arm.com/documentation/ddi0468/a/en/introduction/compliance",
        "systransactionid" : 861327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1350489604000,
        "topparentid" : 3512448,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "specifications ; architecture ; external standards ; reference manuals",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 3512448,
        "parentitem" : "5e8f10bf7100066a414f6f24",
        "concepts" : "specifications ; architecture ; external standards ; reference manuals",
        "documenttype" : "html",
        "isattachment" : "3512448",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720938000,
        "permanentid" : "051d225d2705f7a9e57fa8a18a371d2bf47c26a9878a97ca25cd1575def8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f33",
        "transactionid" : 861327,
        "title" : "Compliance ",
        "products" : [ "Cortex-A7" ],
        "date" : 1648720938000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0468:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720938079718615,
        "sysisattachment" : "3512448",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3512448,
        "size" : 403,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0468/a/introduction/compliance?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720921647,
        "syssize" : 403,
        "sysdate" : 1648720938000,
        "haslayout" : "1",
        "topparent" : "3512448",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3512448,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A7 MPCore processor, the ETM-A7 macrocell. Implementation-specific behavior is described in this document. You can find complementary information in the Embedded Trace Macrocell Architecture Specification.",
        "wordcount" : 38,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720938000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0468/a/introduction/compliance?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0468/a/introduction/compliance?lang=en",
        "modified" : 1639132994000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720938079718615,
        "uri" : "https://developer.arm.com/documentation/ddi0468/a/en/introduction/compliance",
        "syscollection" : "default"
      },
      "Title" : "Compliance",
      "Uri" : "https://developer.arm.com/documentation/ddi0468/a/en/introduction/compliance",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0468/a/en/introduction/compliance",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0468/a/introduction/compliance?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en/introduction/compliance",
      "Excerpt" : "Compliance The ETM-A7 complies with, or implements, the specifications described in: Embedded Trace ... This TRM complements architecture reference manuals, architecture specifications, ...",
      "FirstSentences" : "Compliance The ETM-A7 complies with, or implements, the specifications described in: Embedded Trace Macrocell architecture CoreSight Architecture Advanced Microcontroller Bus Architecture. This ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and ... It contains the following sections: About the ETM-A7 macrocell functions Interfaces ...",
      "firstSentences" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and resets of the ETM-A7 macrocell. It contains the following sections: About the ETM-A7 macrocell ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-A7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en",
        "excerpt" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM-A7 Technical Reference Manual ",
          "document_number" : "ddi0468",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3512448",
          "sysurihash" : "xhnbX6QygHKTzmGm",
          "urihash" : "xhnbX6QygHKTzmGm",
          "sysuri" : "https://developer.arm.com/documentation/ddi0468/a/en",
          "systransactionid" : 861327,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1350489604000,
          "topparentid" : 3512448,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586434239000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720937000,
          "permanentid" : "a02bc7510eb2d878417a59352bf2769bccde347cf879a41bfe920090729c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f10bf7100066a414f6f24",
          "transactionid" : 861327,
          "title" : "CoreSight ETM-A7 Technical Reference Manual ",
          "products" : [ "Cortex-A7" ],
          "date" : 1648720937000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0468:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720937224175480,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1787,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720921647,
          "syssize" : 1787,
          "sysdate" : 1648720937000,
          "haslayout" : "1",
          "topparent" : "3512448",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3512448,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A7 MPCore processor, the ETM-A7 macrocell. Implementation-specific behavior is described in this document. You can find complementary information in the Embedded Trace Macrocell Architecture Specification.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720937000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0468/a/?lang=en",
          "modified" : 1639132994000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720937224175480,
          "uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-A7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en",
        "Excerpt" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0468",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3512448",
        "sysurihash" : "NUCVKl1csHN4RcXy",
        "urihash" : "NUCVKl1csHN4RcXy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description",
        "systransactionid" : 861327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1350489604000,
        "topparentid" : 3512448,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "A7 macrocell ; ETM ; clocking ; interfaces ; limitations of use",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 3512448,
        "parentitem" : "5e8f10bf7100066a414f6f24",
        "concepts" : "A7 macrocell ; ETM ; clocking ; interfaces ; limitations of use",
        "documenttype" : "html",
        "isattachment" : "3512448",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720938000,
        "permanentid" : "bffb01055c7db09bfb198d4be63b312399dfe8030eb101f06a8dcecdef6f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f3f",
        "transactionid" : 861327,
        "title" : "Functional Description ",
        "products" : [ "Cortex-A7" ],
        "date" : 1648720938000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0468:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720938071748157,
        "sysisattachment" : "3512448",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3512448,
        "size" : 315,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720921647,
        "syssize" : 315,
        "sysdate" : 1648720938000,
        "haslayout" : "1",
        "topparent" : "3512448",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3512448,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A7 MPCore processor, the ETM-A7 macrocell. Implementation-specific behavior is described in this document. You can find complementary information in the Embedded Trace Macrocell Architecture Specification.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720938000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0468/a/functional-description?lang=en",
        "modified" : 1639132994000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720938071748157,
        "uri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and ... It contains the following sections: About the ETM-A7 macrocell functions Interfaces ...",
      "FirstSentences" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and resets of the ETM-A7 macrocell. It contains the following sections: About the ETM-A7 macrocell ..."
    } ],
    "totalNumberOfChildResults" : 70,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Clock signals ",
      "document_number" : "ddi0468",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3512448",
      "sysurihash" : "Iv72Ie4R0yslðiW6",
      "urihash" : "Iv72Ie4R0yslðiW6",
      "sysuri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/clock-signals",
      "systransactionid" : 861327,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1350489604000,
      "topparentid" : 3512448,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586434239000,
      "sysconcepts" : "MPCore processor ; CLKIN input ; clock",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
      "attachmentparentid" : 3512448,
      "parentitem" : "5e8f10bf7100066a414f6f24",
      "concepts" : "MPCore processor ; CLKIN input ; clock",
      "documenttype" : "html",
      "isattachment" : "3512448",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648720940000,
      "permanentid" : "20699c7d8bbd4f57300d996bf625436ba5715dbc48a48bd81a1ec52e8180",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f10bf7100066a414f6f45",
      "transactionid" : 861327,
      "title" : "Clock signals ",
      "products" : [ "Cortex-A7" ],
      "date" : 1648720940000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0468:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720940240304925,
      "sysisattachment" : "3512448",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3512448,
      "size" : 180,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description/clocking-and-resets/clock-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720921647,
      "syssize" : 180,
      "sysdate" : 1648720940000,
      "haslayout" : "1",
      "topparent" : "3512448",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3512448,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A7 MPCore processor, the ETM-A7 macrocell. Implementation-specific behavior is described in this document. You can find complementary information in the Embedded Trace Macrocell Architecture Specification.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720940000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description/clocking-and-resets/clock-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0468/a/functional-description/clocking-and-resets/clock-signals?lang=en",
      "modified" : 1639132994000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720940240304925,
      "uri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/clock-signals",
      "syscollection" : "default"
    },
    "Title" : "Clock signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/clock-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/clock-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description/clocking-and-resets/clock-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/clock-signals",
    "Excerpt" : "Clock signals The ETM-A7 macrocell uses a single clock, CLK. This must be the same clock as that wired to the CLKIN input of the Cortex-A7 MPCore processor.",
    "FirstSentences" : "Clock signals The ETM-A7 macrocell uses a single clock, CLK. This must be the same clock as that wired to the CLKIN input of the Cortex-A7 MPCore processor. Clock signals Cortex-A7"
  }, {
    "title" : "Lockable SPIs (LSPIs)",
    "uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-",
    "printableUri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-",
    "clickUri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-",
    "excerpt" : "Lockable SPIs (LSPIs) The GIC-400 supports 31 LSPIs, as it is indicated by the LSPI field in the Interrupt ... For more information, see the ARM Generic Interrupt Controller Architecture ...",
    "firstSentences" : "Lockable SPIs (LSPIs) The GIC-400 supports 31 LSPIs, as it is indicated by the LSPI field in the Interrupt Controller Type Register, GICD_TYPER. For more information, see the ARM Generic Interrupt ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0471/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en",
      "excerpt" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright 2011-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "ddi0471",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3515231",
        "sysurihash" : "xVpGw9l5lWG4RN52",
        "urihash" : "xVpGw9l5lWG4RN52",
        "sysuri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "systransactionid" : 861191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1345325308000,
        "topparentid" : 3515231,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586435554000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714238000,
        "permanentid" : "2ac7fa3db3835c46b6542ba0f64c5719ffbc012b55e71d08c3973d0a4bd5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f15e27100066a414f73da",
        "transactionid" : 861191,
        "title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-400" ],
        "date" : 1648714238000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0471:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714238211375689,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1909,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714226454,
        "syssize" : 1909,
        "sysdate" : 1648714238000,
        "haslayout" : "1",
        "topparent" : "3515231",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3515231,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink GIC-400 Generic Interrupt Controller (GIC-400). The GIC-400 is a configurable interrupt controller that supports virtualization and that you can implement in single-processor or multiprocessor systems.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714238000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0471/b/?lang=en",
        "modified" : 1639133628000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714238211375689,
        "uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0471/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en",
      "Excerpt" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright 2011-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "PPIs",
      "uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/ppis",
      "printableUri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/ppis",
      "clickUri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-inputs-to-the-gic-400/ppis?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/ppis",
      "excerpt" : "PPIs A PPI is an interrupt that is specific to a single processor. All PPI signals are active-LOW level-sensitive. Table 2.3 shows the PPIs that are available for each processor.",
      "firstSentences" : "PPIs A PPI is an interrupt that is specific to a single processor. All PPI signals are active-LOW level-sensitive. Table 2.3 shows the PPIs that are available for each processor. Table 2.3. PPI ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en",
        "excerpt" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright 2011-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "ddi0471",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3515231",
          "sysurihash" : "xVpGw9l5lWG4RN52",
          "urihash" : "xVpGw9l5lWG4RN52",
          "sysuri" : "https://developer.arm.com/documentation/ddi0471/b/en",
          "systransactionid" : 861191,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1345325308000,
          "topparentid" : 3515231,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586435554000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714238000,
          "permanentid" : "2ac7fa3db3835c46b6542ba0f64c5719ffbc012b55e71d08c3973d0a4bd5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f15e27100066a414f73da",
          "transactionid" : 861191,
          "title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-400" ],
          "date" : 1648714238000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0471:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714238211375689,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1909,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714226454,
          "syssize" : 1909,
          "sysdate" : 1648714238000,
          "haslayout" : "1",
          "topparent" : "3515231",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3515231,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink GIC-400 Generic Interrupt Controller (GIC-400). The GIC-400 is a configurable interrupt controller that supports virtualization and that you can implement in single-processor or multiprocessor systems.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714238000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0471/b/?lang=en",
          "modified" : 1639133628000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714238211375689,
          "uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en",
        "Excerpt" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright 2011-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PPIs ",
        "document_number" : "ddi0471",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3515231",
        "sysurihash" : "LeUE8YH34i9DjpB5",
        "urihash" : "LeUE8YH34i9DjpB5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/ppis",
        "systransactionid" : 861191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1345325308000,
        "topparentid" : 3515231,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586435554000,
        "sysconcepts" : "power management ; CPU interface ; Non-secure physical ; PPI input ; bypass functionality ; IRQ signal ; PPIs ; hypervisor action",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d" ],
        "attachmentparentid" : 3515231,
        "parentitem" : "5e8f15e27100066a414f73da",
        "concepts" : "power management ; CPU interface ; Non-secure physical ; PPI input ; bypass functionality ; IRQ signal ; PPIs ; hypervisor action",
        "documenttype" : "html",
        "isattachment" : "3515231",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714241000,
        "permanentid" : "5f55e818e3eaebafbaa028b21acd1ce41c70303e1d4b1953798f87b90f0f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f15e27100066a414f73f8",
        "transactionid" : 861191,
        "title" : "PPIs ",
        "products" : [ "CoreLink GIC-400" ],
        "date" : 1648714241000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0471:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714241609951553,
        "sysisattachment" : "3515231",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3515231,
        "size" : 1250,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-inputs-to-the-gic-400/ppis?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714226454,
        "syssize" : 1250,
        "sysdate" : 1648714241000,
        "haslayout" : "1",
        "topparent" : "3515231",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3515231,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink GIC-400 Generic Interrupt Controller (GIC-400). The GIC-400 is a configurable interrupt controller that supports virtualization and that you can implement in single-processor or multiprocessor systems.",
        "wordcount" : 87,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714241000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-inputs-to-the-gic-400/ppis?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0471/b/functional-description/interrupt-inputs-to-the-gic-400/ppis?lang=en",
        "modified" : 1639133628000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714241609951553,
        "uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/ppis",
        "syscollection" : "default"
      },
      "Title" : "PPIs",
      "Uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/ppis",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/ppis",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-inputs-to-the-gic-400/ppis?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/ppis",
      "Excerpt" : "PPIs A PPI is an interrupt that is specific to a single processor. All PPI signals are active-LOW level-sensitive. Table 2.3 shows the PPIs that are available for each processor.",
      "FirstSentences" : "PPIs A PPI is an interrupt that is specific to a single processor. All PPI signals are active-LOW level-sensitive. Table 2.3 shows the PPIs that are available for each processor. Table 2.3. PPI ..."
    }, {
      "title" : "Interrupt handling and prioritization in the GIC-400",
      "uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-handling-and-prioritization-in-the-gic-400",
      "printableUri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-handling-and-prioritization-in-the-gic-400",
      "clickUri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-handling-and-prioritization-in-the-gic-400?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-handling-and-prioritization-in-the-gic-400",
      "excerpt" : "Interrupt handling and prioritization in the GIC-400 In the GIC-400, the Distributor arbitrates physical ... The GIC-400 implements the interrupt handling and prioritization of the ARM Generic ...",
      "firstSentences" : "Interrupt handling and prioritization in the GIC-400 In the GIC-400, the Distributor arbitrates physical interrupts and the virtual distributor arbitrates virtual interrupts according to the same ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en",
        "excerpt" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright 2011-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "ddi0471",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3515231",
          "sysurihash" : "xVpGw9l5lWG4RN52",
          "urihash" : "xVpGw9l5lWG4RN52",
          "sysuri" : "https://developer.arm.com/documentation/ddi0471/b/en",
          "systransactionid" : 861191,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1345325308000,
          "topparentid" : 3515231,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586435554000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714238000,
          "permanentid" : "2ac7fa3db3835c46b6542ba0f64c5719ffbc012b55e71d08c3973d0a4bd5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f15e27100066a414f73da",
          "transactionid" : 861191,
          "title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-400" ],
          "date" : 1648714238000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0471:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714238211375689,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1909,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714226454,
          "syssize" : 1909,
          "sysdate" : 1648714238000,
          "haslayout" : "1",
          "topparent" : "3515231",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3515231,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink GIC-400 Generic Interrupt Controller (GIC-400). The GIC-400 is a configurable interrupt controller that supports virtualization and that you can implement in single-processor or multiprocessor systems.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714238000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0471/b/?lang=en",
          "modified" : 1639133628000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714238211375689,
          "uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en",
        "Excerpt" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright 2011-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interrupt handling and prioritization in the GIC-400 ",
        "document_number" : "ddi0471",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3515231",
        "sysurihash" : "K1Y3qnsW15mstNh0",
        "urihash" : "K1Y3qnsW15mstNh0",
        "sysuri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-handling-and-prioritization-in-the-gic-400",
        "systransactionid" : 861191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1345325308000,
        "topparentid" : 3515231,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586435554000,
        "sysconcepts" : "priority level ; GIC ; distributor ; lowest ID ; SGI ; FIQ inputs ; CPU interfaces ; multiprocessor systems ; preference ; arbitration ; principles ; prioritization",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d" ],
        "attachmentparentid" : 3515231,
        "parentitem" : "5e8f15e27100066a414f73da",
        "concepts" : "priority level ; GIC ; distributor ; lowest ID ; SGI ; FIQ inputs ; CPU interfaces ; multiprocessor systems ; preference ; arbitration ; principles ; prioritization",
        "documenttype" : "html",
        "isattachment" : "3515231",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714241000,
        "permanentid" : "b3689d21c26abc44730ebdab1a35d70aecd5d90045e06a8b0ac57821bf6f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f15e27100066a414f73fd",
        "transactionid" : 861191,
        "title" : "Interrupt handling and prioritization in the GIC-400 ",
        "products" : [ "CoreLink GIC-400" ],
        "date" : 1648714241000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0471:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714241569027924,
        "sysisattachment" : "3515231",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3515231,
        "size" : 1513,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-handling-and-prioritization-in-the-gic-400?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714226454,
        "syssize" : 1513,
        "sysdate" : 1648714241000,
        "haslayout" : "1",
        "topparent" : "3515231",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3515231,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink GIC-400 Generic Interrupt Controller (GIC-400). The GIC-400 is a configurable interrupt controller that supports virtualization and that you can implement in single-processor or multiprocessor systems.",
        "wordcount" : 112,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714241000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-handling-and-prioritization-in-the-gic-400?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0471/b/functional-description/interrupt-handling-and-prioritization-in-the-gic-400?lang=en",
        "modified" : 1639133628000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714241569027924,
        "uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-handling-and-prioritization-in-the-gic-400",
        "syscollection" : "default"
      },
      "Title" : "Interrupt handling and prioritization in the GIC-400",
      "Uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-handling-and-prioritization-in-the-gic-400",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-handling-and-prioritization-in-the-gic-400",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-handling-and-prioritization-in-the-gic-400?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-handling-and-prioritization-in-the-gic-400",
      "Excerpt" : "Interrupt handling and prioritization in the GIC-400 In the GIC-400, the Distributor arbitrates physical ... The GIC-400 implements the interrupt handling and prioritization of the ARM Generic ...",
      "FirstSentences" : "Interrupt handling and prioritization in the GIC-400 In the GIC-400, the Distributor arbitrates physical interrupts and the virtual distributor arbitrates virtual interrupts according to the same ..."
    }, {
      "title" : "AXI4 interface",
      "uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/functional-overview-of-the-gic-400/axi4-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/functional-overview-of-the-gic-400/axi4-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/functional-overview-of-the-gic-400/axi4-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en/functional-description/functional-overview-of-the-gic-400/axi4-interface",
      "excerpt" : "Identifying the requestor is necessary to determine to which CPU interface or virtual ... Therefore, an AXI 3 master must be set not to interleave writes. AXI4 interface CoreLink GIC-400",
      "firstSentences" : "AXI4 interface The GIC-400 uses an AMBA AXI4 slave interface. There are no separate AXI clock and reset signals in the GIC-400. All interfaces are synchronous to the master clock input. Note In ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en",
        "excerpt" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright 2011-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "ddi0471",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3515231",
          "sysurihash" : "xVpGw9l5lWG4RN52",
          "urihash" : "xVpGw9l5lWG4RN52",
          "sysuri" : "https://developer.arm.com/documentation/ddi0471/b/en",
          "systransactionid" : 861191,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1345325308000,
          "topparentid" : 3515231,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586435554000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714238000,
          "permanentid" : "2ac7fa3db3835c46b6542ba0f64c5719ffbc012b55e71d08c3973d0a4bd5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f15e27100066a414f73da",
          "transactionid" : 861191,
          "title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-400" ],
          "date" : 1648714238000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0471:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714238211375689,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1909,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714226454,
          "syssize" : 1909,
          "sysdate" : 1648714238000,
          "haslayout" : "1",
          "topparent" : "3515231",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3515231,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink GIC-400 Generic Interrupt Controller (GIC-400). The GIC-400 is a configurable interrupt controller that supports virtualization and that you can implement in single-processor or multiprocessor systems.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714238000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0471/b/?lang=en",
          "modified" : 1639133628000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714238211375689,
          "uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en",
        "Excerpt" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright 2011-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AXI4 interface ",
        "document_number" : "ddi0471",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3515231",
        "sysurihash" : "qaXuzkbHsfb8TSað",
        "urihash" : "qaXuzkbHsfb8TSað",
        "sysuri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/functional-overview-of-the-gic-400/axi4-interface",
        "systransactionid" : 861191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1345325308000,
        "topparentid" : 3515231,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586435554000,
        "sysconcepts" : "GIC ; AXI ; locked transactions ; AXI3 masters ; signals ; AXI4 ; interfaces ; protocol ; interleaving ; legal encodings ; numbering scheme ; strict requirement ; legacy considerations ; Device Bufferable ; operating correctly ; write-interleaving",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d" ],
        "attachmentparentid" : 3515231,
        "parentitem" : "5e8f15e27100066a414f73da",
        "concepts" : "GIC ; AXI ; locked transactions ; AXI3 masters ; signals ; AXI4 ; interfaces ; protocol ; interleaving ; legal encodings ; numbering scheme ; strict requirement ; legacy considerations ; Device Bufferable ; operating correctly ; write-interleaving",
        "documenttype" : "html",
        "isattachment" : "3515231",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714240000,
        "permanentid" : "3ea14f86e9a23ad4fe161be9e3f482e73c38ca9b487056a62503c273ec3e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f15e27100066a414f73f1",
        "transactionid" : 861191,
        "title" : "AXI4 interface ",
        "products" : [ "CoreLink GIC-400" ],
        "date" : 1648714240000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0471:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714240751650921,
        "sysisattachment" : "3515231",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3515231,
        "size" : 2095,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/functional-overview-of-the-gic-400/axi4-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714226454,
        "syssize" : 2095,
        "sysdate" : 1648714240000,
        "haslayout" : "1",
        "topparent" : "3515231",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3515231,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink GIC-400 Generic Interrupt Controller (GIC-400). The GIC-400 is a configurable interrupt controller that supports virtualization and that you can implement in single-processor or multiprocessor systems.",
        "wordcount" : 167,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714240000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/functional-overview-of-the-gic-400/axi4-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0471/b/functional-description/functional-overview-of-the-gic-400/axi4-interface?lang=en",
        "modified" : 1639133628000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714240751650921,
        "uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/functional-overview-of-the-gic-400/axi4-interface",
        "syscollection" : "default"
      },
      "Title" : "AXI4 interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/functional-overview-of-the-gic-400/axi4-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/functional-overview-of-the-gic-400/axi4-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/functional-overview-of-the-gic-400/axi4-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en/functional-description/functional-overview-of-the-gic-400/axi4-interface",
      "Excerpt" : "Identifying the requestor is necessary to determine to which CPU interface or virtual ... Therefore, an AXI 3 master must be set not to interleave writes. AXI4 interface CoreLink GIC-400",
      "FirstSentences" : "AXI4 interface The GIC-400 uses an AMBA AXI4 slave interface. There are no separate AXI clock and reset signals in the GIC-400. All interfaces are synchronous to the master clock input. Note In ..."
    } ],
    "totalNumberOfChildResults" : 40,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Lockable SPIs (LSPIs) ",
      "document_number" : "ddi0471",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3515231",
      "sysurihash" : "wi7HmR0XTf5oPUgv",
      "urihash" : "wi7HmR0XTf5oPUgv",
      "sysuri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-",
      "systransactionid" : 861191,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1345325308000,
      "topparentid" : 3515231,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586435554000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d" ],
      "attachmentparentid" : 3515231,
      "parentitem" : "5e8f15e27100066a414f73da",
      "documenttype" : "html",
      "isattachment" : "3515231",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648714241000,
      "permanentid" : "e20d8d674d32e94bb2e33081c0926536169de2f385fae9c2ffc8cab87737",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f15e27100066a414f73fa",
      "transactionid" : 861191,
      "title" : "Lockable SPIs (LSPIs) ",
      "products" : [ "CoreLink GIC-400" ],
      "date" : 1648714241000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0471:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714241648409220,
      "sysisattachment" : "3515231",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3515231,
      "size" : 274,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714226454,
      "syssize" : 274,
      "sysdate" : 1648714241000,
      "haslayout" : "1",
      "topparent" : "3515231",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3515231,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink GIC-400 Generic Interrupt Controller (GIC-400). The GIC-400 is a configurable interrupt controller that supports virtualization and that you can implement in single-processor or multiprocessor systems.",
      "wordcount" : 31,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714241000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0471/b/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-?lang=en",
      "modified" : 1639133628000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714241648409220,
      "uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-",
      "syscollection" : "default"
    },
    "Title" : "Lockable SPIs (LSPIs)",
    "Uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-",
    "Excerpt" : "Lockable SPIs (LSPIs) The GIC-400 supports 31 LSPIs, as it is indicated by the LSPI field in the Interrupt ... For more information, see the ARM Generic Interrupt Controller Architecture ...",
    "FirstSentences" : "Lockable SPIs (LSPIs) The GIC-400 supports 31 LSPIs, as it is indicated by the LSPI field in the Interrupt Controller Type Register, GICD_TYPER. For more information, see the ARM Generic Interrupt ..."
  }, {
    "title" : "Arm CortexA710 Core",
    "uri" : "https://developer.arm.com/documentation/101800/0201/en/pdf/arm_cortex_a710_core_trm_101800_0201_07_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101800/0201/en/pdf/arm_cortex_a710_core_trm_101800_0201_07_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61ba2d8176bb7f0e683c35cc",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en/pdf/arm_cortex_a710_core_trm_101800_0201_07_en.pdf",
    "excerpt" : "First limited access release for r1p0 ... First release for r2p1 ... THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ...",
    "firstSentences" : "Arm® Cortex®‑A710 Core Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 07 101800_0201_07_en Arm® Cortex®‑ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA710 Core",
      "uri" : "https://developer.arm.com/documentation/101800/0201/en",
      "printableUri" : "https://developer.arm.com/documentation/101800/0201/en",
      "clickUri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm  CortexA710  Core ",
        "document_number" : "101800",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045248",
        "sysurihash" : "AmrTVñcECV0926LY",
        "urihash" : "AmrTVñcECV0926LY",
        "sysuri" : "https://developer.arm.com/documentation/101800/0201/en",
        "systransactionid" : 861279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045248,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591285000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1648718476000,
        "permanentid" : "23bc4d1bf695c1f1b422507c17beded9674df249a77eb5a0ccc447ca7fb2",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d7576bb7f0e683c32f0",
        "transactionid" : 861279,
        "title" : "Arm  CortexA710  Core ",
        "products" : [ "Cortex-A710" ],
        "date" : 1648718476000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101800:0201:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718476877009974,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4826,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718456079,
        "syssize" : 4826,
        "sysdate" : 1648718476000,
        "haslayout" : "1",
        "topparent" : "5045248",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045248,
        "content_description" : "This manual is for the Cortex A710 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718476000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101800/0201/?lang=en",
        "modified" : 1639591285000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718476877009974,
        "uri" : "https://developer.arm.com/documentation/101800/0201/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA710 Core",
      "Uri" : "https://developer.arm.com/documentation/101800/0201/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101800/0201/en",
      "ClickUri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
    },
    "childResults" : [ {
      "title" : "Generic system control register summary",
      "uri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers/Generic-system-control-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers/Generic-system-control-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101800/0201/AArch32-registers/Generic-system-control-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en/AArch32-registers/Generic-system-control-register-summary",
      "excerpt" : "Generic system control register summary The summary table provides an overview of all implementation defined ... Individual register descriptions provide detailed information. Table 1.",
      "firstSentences" : "Generic system control register summary The summary table provides an overview of all implementation defined Generic system control registers in the core. Individual register descriptions provide ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA710 Core",
        "uri" : "https://developer.arm.com/documentation/101800/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101800/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CortexA710  Core ",
          "document_number" : "101800",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5045248",
          "sysurihash" : "AmrTVñcECV0926LY",
          "urihash" : "AmrTVñcECV0926LY",
          "sysuri" : "https://developer.arm.com/documentation/101800/0201/en",
          "systransactionid" : 861279,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045248,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639591285000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1648718476000,
          "permanentid" : "23bc4d1bf695c1f1b422507c17beded9674df249a77eb5a0ccc447ca7fb2",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba2d7576bb7f0e683c32f0",
          "transactionid" : 861279,
          "title" : "Arm  CortexA710  Core ",
          "products" : [ "Cortex-A710" ],
          "date" : 1648718476000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101800:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718476877009974,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4826,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718456079,
          "syssize" : 4826,
          "sysdate" : 1648718476000,
          "haslayout" : "1",
          "topparent" : "5045248",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045248,
          "content_description" : "This manual is for the Cortex A710 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
          "document_revision" : "0201-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718476000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101800/0201/?lang=en",
          "modified" : 1639591285000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718476877009974,
          "uri" : "https://developer.arm.com/documentation/101800/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA710 Core",
        "Uri" : "https://developer.arm.com/documentation/101800/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101800/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Generic system control register summary ",
        "document_number" : "101800",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045248",
        "sysurihash" : "yñShU7Tfkt29OBSk",
        "urihash" : "yñShU7Tfkt29OBSk",
        "sysuri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers/Generic-system-control-register-summary",
        "systransactionid" : 861279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045248,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591285000,
        "sysconcepts" : "system control ; register ; detailed information ; core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
        "attachmentparentid" : 5045248,
        "parentitem" : "61ba2d7576bb7f0e683c32f0",
        "concepts" : "system control ; register ; detailed information ; core",
        "documenttype" : "html",
        "isattachment" : "5045248",
        "sysindexeddate" : 1648718478000,
        "permanentid" : "4a56186bbbe67c562fff9a1e1814e8f4074529ca953ece0081bcaa41f3f9",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d7976bb7f0e683c3374",
        "transactionid" : 861279,
        "title" : "Generic system control register summary ",
        "products" : [ "Cortex-A710" ],
        "date" : 1648718478000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101800:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718478203901521,
        "sysisattachment" : "5045248",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045248,
        "size" : 451,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101800/0201/AArch32-registers/Generic-system-control-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718456079,
        "syssize" : 451,
        "sysdate" : 1648718478000,
        "haslayout" : "1",
        "topparent" : "5045248",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045248,
        "content_description" : "This manual is for the Cortex A710 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718478000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101800/0201/AArch32-registers/Generic-system-control-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101800/0201/AArch32-registers/Generic-system-control-register-summary?lang=en",
        "modified" : 1639591285000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718478203901521,
        "uri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers/Generic-system-control-register-summary",
        "syscollection" : "default"
      },
      "Title" : "Generic system control register summary",
      "Uri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers/Generic-system-control-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers/Generic-system-control-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101800/0201/AArch32-registers/Generic-system-control-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en/AArch32-registers/Generic-system-control-register-summary",
      "Excerpt" : "Generic system control register summary The summary table provides an overview of all implementation defined ... Individual register descriptions provide detailed information. Table 1.",
      "FirstSentences" : "Generic system control register summary The summary table provides an overview of all implementation defined Generic system control registers in the core. Individual register descriptions provide ..."
    }, {
      "title" : "Arm CortexA710 Core",
      "uri" : "https://developer.arm.com/documentation/101800/0201/en",
      "printableUri" : "https://developer.arm.com/documentation/101800/0201/en",
      "clickUri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm  CortexA710  Core ",
        "document_number" : "101800",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045248",
        "sysurihash" : "AmrTVñcECV0926LY",
        "urihash" : "AmrTVñcECV0926LY",
        "sysuri" : "https://developer.arm.com/documentation/101800/0201/en",
        "systransactionid" : 861279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045248,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591285000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1648718476000,
        "permanentid" : "23bc4d1bf695c1f1b422507c17beded9674df249a77eb5a0ccc447ca7fb2",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d7576bb7f0e683c32f0",
        "transactionid" : 861279,
        "title" : "Arm  CortexA710  Core ",
        "products" : [ "Cortex-A710" ],
        "date" : 1648718476000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101800:0201:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718476877009974,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4826,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718456079,
        "syssize" : 4826,
        "sysdate" : 1648718476000,
        "haslayout" : "1",
        "topparent" : "5045248",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045248,
        "content_description" : "This manual is for the Cortex A710 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718476000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101800/0201/?lang=en",
        "modified" : 1639591285000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718476877009974,
        "uri" : "https://developer.arm.com/documentation/101800/0201/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA710 Core",
      "Uri" : "https://developer.arm.com/documentation/101800/0201/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101800/0201/en",
      "ClickUri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
    }, {
      "title" : "AArch32 registers",
      "uri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers",
      "printableUri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers",
      "clickUri" : "https://developer.arm.com/documentation/101800/0201/AArch32-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en/AArch32-registers",
      "excerpt" : "AArch32 registers This appendix contains the descriptions for the Cortex\\u00AE\\u2011A710 AArch32 registers.",
      "firstSentences" : "AArch32 registers This appendix contains the descriptions for the Cortex\\u00AE\\u2011A710 AArch32 registers. AArch32 registers",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA710 Core",
        "uri" : "https://developer.arm.com/documentation/101800/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101800/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CortexA710  Core ",
          "document_number" : "101800",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5045248",
          "sysurihash" : "AmrTVñcECV0926LY",
          "urihash" : "AmrTVñcECV0926LY",
          "sysuri" : "https://developer.arm.com/documentation/101800/0201/en",
          "systransactionid" : 861279,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045248,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639591285000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1648718476000,
          "permanentid" : "23bc4d1bf695c1f1b422507c17beded9674df249a77eb5a0ccc447ca7fb2",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba2d7576bb7f0e683c32f0",
          "transactionid" : 861279,
          "title" : "Arm  CortexA710  Core ",
          "products" : [ "Cortex-A710" ],
          "date" : 1648718476000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101800:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718476877009974,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4826,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718456079,
          "syssize" : 4826,
          "sysdate" : 1648718476000,
          "haslayout" : "1",
          "topparent" : "5045248",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045248,
          "content_description" : "This manual is for the Cortex A710 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
          "document_revision" : "0201-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718476000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101800/0201/?lang=en",
          "modified" : 1639591285000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718476877009974,
          "uri" : "https://developer.arm.com/documentation/101800/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA710 Core",
        "Uri" : "https://developer.arm.com/documentation/101800/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101800/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AArch32 registers ",
        "document_number" : "101800",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045248",
        "sysurihash" : "xVDw4qLdO6qZO5g5",
        "urihash" : "xVDw4qLdO6qZO5g5",
        "sysuri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers",
        "systransactionid" : 861279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1639094400000,
        "topparentid" : 5045248,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591285000,
        "sysconcepts" : "AArch32 ; u00AE ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
        "attachmentparentid" : 5045248,
        "parentitem" : "61ba2d7576bb7f0e683c32f0",
        "concepts" : "AArch32 ; u00AE ; Cortex",
        "documenttype" : "html",
        "isattachment" : "5045248",
        "sysindexeddate" : 1648718476000,
        "permanentid" : "7f74cccd60c9823f52098c2b7c5c7c2a4ac6a83fd41d5caf5080114ea063",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d7976bb7f0e683c3373",
        "transactionid" : 861279,
        "title" : "AArch32 registers ",
        "products" : [ "Cortex-A710" ],
        "date" : 1648718476000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101800:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718476823094906,
        "sysisattachment" : "5045248",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045248,
        "size" : 126,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101800/0201/AArch32-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718456079,
        "syssize" : 126,
        "sysdate" : 1648718476000,
        "haslayout" : "1",
        "topparent" : "5045248",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045248,
        "content_description" : "This manual is for the Cortex A710 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718476000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101800/0201/AArch32-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101800/0201/AArch32-registers?lang=en",
        "modified" : 1639591285000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718476823094906,
        "uri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers",
        "syscollection" : "default"
      },
      "Title" : "AArch32 registers",
      "Uri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers",
      "ClickUri" : "https://developer.arm.com/documentation/101800/0201/AArch32-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en/AArch32-registers",
      "Excerpt" : "AArch32 registers This appendix contains the descriptions for the Cortex\\u00AE\\u2011A710 AArch32 registers.",
      "FirstSentences" : "AArch32 registers This appendix contains the descriptions for the Cortex\\u00AE\\u2011A710 AArch32 registers. AArch32 registers"
    } ],
    "totalNumberOfChildResults" : 440,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm  CortexA710  Core ",
      "document_number" : "101800",
      "document_version" : "0201",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5045248",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "S8Rf1HdQv95GZ33b",
      "urihash" : "S8Rf1HdQv95GZ33b",
      "sysuri" : "https://developer.arm.com/documentation/101800/0201/en/pdf/arm_cortex_a710_core_trm_101800_0201_07_en.pdf",
      "systransactionid" : 861279,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1639094400000,
      "topparentid" : 5045248,
      "numberofpages" : 587,
      "sysconcepts" : "configurations ; registers ; instructions ; cores ; Arm Limited ; detailed information ; security state ; general information ; architectures ; trace unit ; EL1 ; ID registers ; translation ; programmers ; arm ; memory system",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
      "attachmentparentid" : 5045248,
      "parentitem" : "61ba2d7576bb7f0e683c32f0",
      "concepts" : "configurations ; registers ; instructions ; cores ; Arm Limited ; detailed information ; security state ; general information ; architectures ; trace unit ; EL1 ; ID registers ; translation ; programmers ; arm ; memory system",
      "documenttype" : "pdf",
      "isattachment" : "5045248",
      "sysindexeddate" : 1648718487000,
      "permanentid" : "31ca9a55f7f4b514a67ed5ecf146ddaade33061d08fe2c1dd32a3426dde2",
      "syslanguage" : [ "English" ],
      "itemid" : "61ba2d8176bb7f0e683c35cc",
      "transactionid" : 861279,
      "title" : "Arm  CortexA710  Core ",
      "subject" : "This manual is for the Cortex‑A710 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "date" : 1648718486000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101800:0201:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718486980561710,
      "sysisattachment" : "5045248",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5045248,
      "size" : 3867186,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61ba2d8176bb7f0e683c35cc",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718462395,
      "syssubject" : "This manual is for the Cortex‑A710 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "syssize" : 3867186,
      "sysdate" : 1648718486000,
      "topparent" : "5045248",
      "author" : "Arm Ltd.",
      "label_version" : "0201",
      "systopparentid" : 5045248,
      "content_description" : "This manual is for the Cortex A710 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 5156,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718487000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61ba2d8176bb7f0e683c35cc",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718486980561710,
      "uri" : "https://developer.arm.com/documentation/101800/0201/en/pdf/arm_cortex_a710_core_trm_101800_0201_07_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexA710 Core",
    "Uri" : "https://developer.arm.com/documentation/101800/0201/en/pdf/arm_cortex_a710_core_trm_101800_0201_07_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101800/0201/en/pdf/arm_cortex_a710_core_trm_101800_0201_07_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61ba2d8176bb7f0e683c35cc",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en/pdf/arm_cortex_a710_core_trm_101800_0201_07_en.pdf",
    "Excerpt" : "First limited access release for r1p0 ... First release for r2p1 ... THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ...",
    "FirstSentences" : "Arm® Cortex®‑A710 Core Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 07 101800_0201_07_en Arm® Cortex®‑ ..."
  }, {
    "title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0436/a/en/pdf/DDI0436A_lpddr2_dmc_pl342_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0436/a/en/pdf/DDI0436A_lpddr2_dmc_pl342_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2e9cfd977155116a7608",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en/pdf/DDI0436A_lpddr2_dmc_pl342_trm.pdf",
    "excerpt" : "Contents ... DMC-342 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... ARM DDI 0436A ... ID103109 ... Preface ... About this book ... xiv Feedback ... xviii ... Introduction ... 1-11",
    "firstSentences" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Revision: r0p0 Technical Reference Manual Copyright © 2009 ARM. All rights reserved. ARM DDI 0436A (ID103109) ii AMBA LPDDR2 Dynamic Memory Controller ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0436/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en",
      "excerpt" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual ",
        "document_number" : "ddi0436",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497999",
        "sysurihash" : "JyHN9efVbnntshwl",
        "urihash" : "JyHN9efVbnntshwl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "systransactionid" : 861323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1257017745000,
        "topparentid" : 3497999,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376346000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720758000,
        "permanentid" : "9565a3b1ede6189af32fb9c933b529cc6c69a72ba03002680bd7e9b51816",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9afd977155116a74d5",
        "transactionid" : 861323,
        "title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648720758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0436:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720758100362103,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1907,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720754222,
        "syssize" : 1907,
        "sysdate" : 1648720758000,
        "haslayout" : "1",
        "topparent" : "3497999",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497999,
        "content_description" : "This is the Technical Reference Manual (TRM) for the AMBA LPDDR2 Dynamic Memory Controller (LPDDR2 DMC). The LPDDR2 DMC comprises various systems that you can render to support a single type and size of LPDDR2 SDRAM, or LPDDR SDRAM, on the memory interface.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720758000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0436/a/?lang=en",
        "modified" : 1639130680000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720758100362103,
        "uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0436/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en",
      "Excerpt" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Tie-off signals",
      "uri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/tie-off-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/tie-off-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/tie-off-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/tie-off-signals",
      "excerpt" : "Tie-off signals The tie-off signals initialize various operating parameters of the ... Figure 2.6 shows the tie-off signals. ... Tie-off signals For more information, see Tie-off signals.",
      "firstSentences" : "Tie-off signals The tie-off signals initialize various operating parameters of the LPDDR2 DMC when it exits the reset state. Figure 2.6 shows the tie-off signals. Figure 2.6. Tie-off signals For ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en",
        "excerpt" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual ",
          "document_number" : "ddi0436",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497999",
          "sysurihash" : "JyHN9efVbnntshwl",
          "urihash" : "JyHN9efVbnntshwl",
          "sysuri" : "https://developer.arm.com/documentation/ddi0436/a/en",
          "systransactionid" : 861323,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1257017745000,
          "topparentid" : 3497999,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376346000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720758000,
          "permanentid" : "9565a3b1ede6189af32fb9c933b529cc6c69a72ba03002680bd7e9b51816",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9afd977155116a74d5",
          "transactionid" : 861323,
          "title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648720758000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0436:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720758100362103,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1907,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720754222,
          "syssize" : 1907,
          "sysdate" : 1648720758000,
          "haslayout" : "1",
          "topparent" : "3497999",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497999,
          "content_description" : "This is the Technical Reference Manual (TRM) for the AMBA LPDDR2 Dynamic Memory Controller (LPDDR2 DMC). The LPDDR2 DMC comprises various systems that you can render to support a single type and size of LPDDR2 SDRAM, or LPDDR SDRAM, on the memory interface.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720758000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0436/a/?lang=en",
          "modified" : 1639130680000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720758100362103,
          "uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en",
        "Excerpt" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Tie-off signals ",
        "document_number" : "ddi0436",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497999",
        "sysurihash" : "gIu0l3SnSGRrðIUg",
        "urihash" : "gIu0l3SnSGRrðIUg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/tie-off-signals",
        "systransactionid" : 861323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1257017745000,
        "topparentid" : 3497999,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376346000,
        "sysconcepts" : "tie-off signals ; reset state ; operating parameters",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3497999,
        "parentitem" : "5e8e2e9afd977155116a74d5",
        "concepts" : "tie-off signals ; reset state ; operating parameters",
        "documenttype" : "html",
        "isattachment" : "3497999",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720759000,
        "permanentid" : "2718f8e8fdd76a486f96781622aebd3d2cc0bd026894cc8ee0d9701c8132",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9afd977155116a74f3",
        "transactionid" : 861323,
        "title" : "Tie-off signals ",
        "products" : [ "DMA Controller" ],
        "date" : 1648720759000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0436:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720759226235301,
        "sysisattachment" : "3497999",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497999,
        "size" : 264,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/tie-off-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720754222,
        "syssize" : 264,
        "sysdate" : 1648720759000,
        "haslayout" : "1",
        "topparent" : "3497999",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497999,
        "content_description" : "This is the Technical Reference Manual (TRM) for the AMBA LPDDR2 Dynamic Memory Controller (LPDDR2 DMC). The LPDDR2 DMC comprises various systems that you can render to support a single type and size of LPDDR2 SDRAM, or LPDDR SDRAM, on the memory interface.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720759000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/tie-off-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0436/a/functional-description/interfaces/tie-off-signals?lang=en",
        "modified" : 1639130680000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720759226235301,
        "uri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/tie-off-signals",
        "syscollection" : "default"
      },
      "Title" : "Tie-off signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/tie-off-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/tie-off-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/tie-off-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/tie-off-signals",
      "Excerpt" : "Tie-off signals The tie-off signals initialize various operating parameters of the ... Figure 2.6 shows the tie-off signals. ... Tie-off signals For more information, see Tie-off signals.",
      "FirstSentences" : "Tie-off signals The tie-off signals initialize various operating parameters of the LPDDR2 DMC when it exits the reset state. Figure 2.6 shows the tie-off signals. Figure 2.6. Tie-off signals For ..."
    }, {
      "title" : "APB slave interface",
      "uri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/apb-slave-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/apb-slave-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/apb-slave-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/apb-slave-interface",
      "excerpt" : "APB slave interface The APB slave interface provides access to the internal registers of the LPDDR2 DMC. Figure ... Figure 2.5. APB interface For more information, see APB slave interface.",
      "firstSentences" : "APB slave interface The APB slave interface provides access to the internal registers of the LPDDR2 DMC. Figure 2.5 shows the APB interface signals. Figure 2.5. APB interface For more information, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en",
        "excerpt" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual ",
          "document_number" : "ddi0436",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497999",
          "sysurihash" : "JyHN9efVbnntshwl",
          "urihash" : "JyHN9efVbnntshwl",
          "sysuri" : "https://developer.arm.com/documentation/ddi0436/a/en",
          "systransactionid" : 861323,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1257017745000,
          "topparentid" : 3497999,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376346000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720758000,
          "permanentid" : "9565a3b1ede6189af32fb9c933b529cc6c69a72ba03002680bd7e9b51816",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9afd977155116a74d5",
          "transactionid" : 861323,
          "title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648720758000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0436:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720758100362103,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1907,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720754222,
          "syssize" : 1907,
          "sysdate" : 1648720758000,
          "haslayout" : "1",
          "topparent" : "3497999",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497999,
          "content_description" : "This is the Technical Reference Manual (TRM) for the AMBA LPDDR2 Dynamic Memory Controller (LPDDR2 DMC). The LPDDR2 DMC comprises various systems that you can render to support a single type and size of LPDDR2 SDRAM, or LPDDR SDRAM, on the memory interface.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720758000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0436/a/?lang=en",
          "modified" : 1639130680000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720758100362103,
          "uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en",
        "Excerpt" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "APB slave interface ",
        "document_number" : "ddi0436",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497999",
        "sysurihash" : "7hqnOsiU1H2Obsxñ",
        "urihash" : "7hqnOsiU1H2Obsxñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/apb-slave-interface",
        "systransactionid" : 861323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1257017745000,
        "topparentid" : 3497999,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376346000,
        "sysconcepts" : "slave interface ; internal registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3497999,
        "parentitem" : "5e8e2e9afd977155116a74d5",
        "concepts" : "slave interface ; internal registers",
        "documenttype" : "html",
        "isattachment" : "3497999",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720758000,
        "permanentid" : "33d8f6c3e6a8215c88fe3e47a457e4ed4ae8c4d153fc850741aa6d03774f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9afd977155116a74f2",
        "transactionid" : 861323,
        "title" : "APB slave interface ",
        "products" : [ "DMA Controller" ],
        "date" : 1648720758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0436:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720758350182921,
        "sysisattachment" : "3497999",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497999,
        "size" : 256,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/apb-slave-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720754222,
        "syssize" : 256,
        "sysdate" : 1648720758000,
        "haslayout" : "1",
        "topparent" : "3497999",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497999,
        "content_description" : "This is the Technical Reference Manual (TRM) for the AMBA LPDDR2 Dynamic Memory Controller (LPDDR2 DMC). The LPDDR2 DMC comprises various systems that you can render to support a single type and size of LPDDR2 SDRAM, or LPDDR SDRAM, on the memory interface.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720758000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/apb-slave-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0436/a/functional-description/interfaces/apb-slave-interface?lang=en",
        "modified" : 1639130680000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720758350182921,
        "uri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/apb-slave-interface",
        "syscollection" : "default"
      },
      "Title" : "APB slave interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/apb-slave-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/apb-slave-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/apb-slave-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/apb-slave-interface",
      "Excerpt" : "APB slave interface The APB slave interface provides access to the internal registers of the LPDDR2 DMC. Figure ... Figure 2.5. APB interface For more information, see APB slave interface.",
      "FirstSentences" : "APB slave interface The APB slave interface provides access to the internal registers of the LPDDR2 DMC. Figure 2.5 shows the APB interface signals. Figure 2.5. APB interface For more information, ..."
    }, {
      "title" : "AXI low-power interface",
      "uri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/axi-low-power-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/axi-low-power-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/axi-low-power-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/axi-low-power-interface",
      "excerpt" : "AXI low-power interface Figure 2.4 shows the AXI low-power interface channel signals. ... AXI low-power interface channel signals For more information, see AXI low-power interface.",
      "firstSentences" : "AXI low-power interface Figure 2.4 shows the AXI low-power interface channel signals. Figure 2.4. AXI low-power interface channel signals For more information, see AXI low-power interface. AXI low ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en",
        "excerpt" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual ",
          "document_number" : "ddi0436",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497999",
          "sysurihash" : "JyHN9efVbnntshwl",
          "urihash" : "JyHN9efVbnntshwl",
          "sysuri" : "https://developer.arm.com/documentation/ddi0436/a/en",
          "systransactionid" : 861323,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1257017745000,
          "topparentid" : 3497999,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376346000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720758000,
          "permanentid" : "9565a3b1ede6189af32fb9c933b529cc6c69a72ba03002680bd7e9b51816",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9afd977155116a74d5",
          "transactionid" : 861323,
          "title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648720758000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0436:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720758100362103,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1907,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720754222,
          "syssize" : 1907,
          "sysdate" : 1648720758000,
          "haslayout" : "1",
          "topparent" : "3497999",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497999,
          "content_description" : "This is the Technical Reference Manual (TRM) for the AMBA LPDDR2 Dynamic Memory Controller (LPDDR2 DMC). The LPDDR2 DMC comprises various systems that you can render to support a single type and size of LPDDR2 SDRAM, or LPDDR SDRAM, on the memory interface.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720758000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0436/a/?lang=en",
          "modified" : 1639130680000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720758100362103,
          "uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en",
        "Excerpt" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AXI low-power interface ",
        "document_number" : "ddi0436",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497999",
        "sysurihash" : "UgiKñY5JGNnELf2H",
        "urihash" : "UgiKñY5JGNnELf2H",
        "sysuri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/axi-low-power-interface",
        "systransactionid" : 861323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1257017745000,
        "topparentid" : 3497999,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376346000,
        "sysconcepts" : "low-power interface",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3497999,
        "parentitem" : "5e8e2e9afd977155116a74d5",
        "concepts" : "low-power interface",
        "documenttype" : "html",
        "isattachment" : "3497999",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720758000,
        "permanentid" : "60f5c69b29171421de9b83d72a9e5faa67bbcd574a2c96d5ab53937e9668",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9afd977155116a74f1",
        "transactionid" : 861323,
        "title" : "AXI low-power interface ",
        "products" : [ "DMA Controller" ],
        "date" : 1648720758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0436:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720758214213857,
        "sysisattachment" : "3497999",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497999,
        "size" : 227,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/axi-low-power-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720754222,
        "syssize" : 227,
        "sysdate" : 1648720758000,
        "haslayout" : "1",
        "topparent" : "3497999",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497999,
        "content_description" : "This is the Technical Reference Manual (TRM) for the AMBA LPDDR2 Dynamic Memory Controller (LPDDR2 DMC). The LPDDR2 DMC comprises various systems that you can render to support a single type and size of LPDDR2 SDRAM, or LPDDR SDRAM, on the memory interface.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720758000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/axi-low-power-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0436/a/functional-description/interfaces/axi-low-power-interface?lang=en",
        "modified" : 1639130680000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720758214213857,
        "uri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/axi-low-power-interface",
        "syscollection" : "default"
      },
      "Title" : "AXI low-power interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/axi-low-power-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/axi-low-power-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/axi-low-power-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/axi-low-power-interface",
      "Excerpt" : "AXI low-power interface Figure 2.4 shows the AXI low-power interface channel signals. ... AXI low-power interface channel signals For more information, see AXI low-power interface.",
      "FirstSentences" : "AXI low-power interface Figure 2.4 shows the AXI low-power interface channel signals. Figure 2.4. AXI low-power interface channel signals For more information, see AXI low-power interface. AXI low ..."
    } ],
    "totalNumberOfChildResults" : 121,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual ",
      "document_number" : "ddi0436",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497999",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "fKVYyVRku1vtD0gS",
      "urihash" : "fKVYyVRku1vtD0gS",
      "sysuri" : "https://developer.arm.com/documentation/ddi0436/a/en/pdf/DDI0436A_lpddr2_dmc_pl342_trm.pdf",
      "keywords" : "ARM, LPDDR2, SDRAM, DMC-342, Dynamic Memory Controller, DMC, LPDDR2 DMC, AXI, AMBA, DFI, IP, 65nm, 400MHz",
      "systransactionid" : 861323,
      "copyright" : "Copyright ©€2009 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1257017745000,
      "topparentid" : 3497999,
      "numberofpages" : 152,
      "sysconcepts" : "controllers ; LPDDR2 ; assignments ; signals ; register summary ; configurations of the LPDDR2 ; functionality ; AXI ; self-refresh mode ; commands ; registers ; banks ; shows ; memory devices ; power state ; memory",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3497999,
      "parentitem" : "5e8e2e9afd977155116a74d5",
      "concepts" : "controllers ; LPDDR2 ; assignments ; signals ; register summary ; configurations of the LPDDR2 ; functionality ; AXI ; self-refresh mode ; commands ; registers ; banks ; shows ; memory devices ; power state ; memory",
      "documenttype" : "pdf",
      "isattachment" : "3497999",
      "sysindexeddate" : 1648720759000,
      "permanentid" : "6846e30c218124495fc8cff47a698a14bc0f913daa3bfce24c87268baea8",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2e9cfd977155116a7608",
      "transactionid" : 861323,
      "title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual ",
      "subject" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual documentation. This datasheet describes the operation of the LPDDR2 DMC and provides the register information in the programmers guide section. Includes the AXI, LPDDR2, DFI signals. PDF format.",
      "date" : 1648720758000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0436:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720758970054041,
      "sysisattachment" : "3497999",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497999,
      "size" : 1249140,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2e9cfd977155116a7608",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720756281,
      "syssubject" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual documentation. This datasheet describes the operation of the LPDDR2 DMC and provides the register information in the programmers guide section. Includes the AXI, LPDDR2, DFI signals. PDF format.",
      "syssize" : 1249140,
      "sysdate" : 1648720758000,
      "topparent" : "3497999",
      "author" : "ARM Limited",
      "label_version" : "r0p0",
      "systopparentid" : 3497999,
      "content_description" : "This is the Technical Reference Manual (TRM) for the AMBA LPDDR2 Dynamic Memory Controller (LPDDR2 DMC). The LPDDR2 DMC comprises various systems that you can render to support a single type and size of LPDDR2 SDRAM, or LPDDR SDRAM, on the memory interface.",
      "wordcount" : 1829,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720759000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2e9cfd977155116a7608",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720758970054041,
      "uri" : "https://developer.arm.com/documentation/ddi0436/a/en/pdf/DDI0436A_lpddr2_dmc_pl342_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0436/a/en/pdf/DDI0436A_lpddr2_dmc_pl342_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0436/a/en/pdf/DDI0436A_lpddr2_dmc_pl342_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2e9cfd977155116a7608",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en/pdf/DDI0436A_lpddr2_dmc_pl342_trm.pdf",
    "Excerpt" : "Contents ... DMC-342 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... ARM DDI 0436A ... ID103109 ... Preface ... About this book ... xiv Feedback ... xviii ... Introduction ... 1-11",
    "FirstSentences" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Revision: r0p0 Technical Reference Manual Copyright © 2009 ARM. All rights reserved. ARM DDI 0436A (ID103109) ii AMBA LPDDR2 Dynamic Memory Controller ..."
  }, {
    "title" : "Functional Overview",
    "uri" : "https://developer.arm.com/documentation/ddi0143/c/en/functional-overview",
    "printableUri" : "https://developer.arm.com/documentation/ddi0143/c/en/functional-overview",
    "clickUri" : "https://developer.arm.com/documentation/ddi0143/c/functional-overview?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en/functional-overview",
    "excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) and ... Functional Overview ARM PrimeCell",
    "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) and contains the following sections: ARM PrimeCell PS2 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0143/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en",
      "excerpt" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual ",
        "document_number" : "ddi0143",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490482",
        "sysurihash" : "r3FtñORxw3MOyrKO",
        "urihash" : "r3FtñORxw3MOyrKO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "systransactionid" : 861190,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1203937295000,
        "topparentid" : 3490482,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374445000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714191000,
        "permanentid" : "4014746e06a045c8e3851070e5a43a1001b6abec6a5187bc56fb08943d75",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e272dfd977155116a5b98",
        "transactionid" : 861190,
        "title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648714190000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0143:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714190999753764,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1941,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714147797,
        "syssize" : 1941,
        "sysdate" : 1648714190000,
        "haslayout" : "1",
        "topparent" : "3490482",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490482,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) (KMI).",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714191000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0143/c/?lang=en",
        "modified" : 1638973875000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714190999753764,
        "uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0143/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en",
      "Excerpt" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0143/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en",
      "excerpt" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual ",
        "document_number" : "ddi0143",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490482",
        "sysurihash" : "r3FtñORxw3MOyrKO",
        "urihash" : "r3FtñORxw3MOyrKO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "systransactionid" : 861190,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1203937295000,
        "topparentid" : 3490482,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374445000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714191000,
        "permanentid" : "4014746e06a045c8e3851070e5a43a1001b6abec6a5187bc56fb08943d75",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e272dfd977155116a5b98",
        "transactionid" : 861190,
        "title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648714190000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0143:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714190999753764,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1941,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714147797,
        "syssize" : 1941,
        "sysdate" : 1648714190000,
        "haslayout" : "1",
        "topparent" : "3490482",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490482,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) (KMI).",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714191000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0143/c/?lang=en",
        "modified" : 1638973875000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714190999753764,
        "uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0143/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en",
      "Excerpt" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    }, {
      "title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0143/c/en/pdf/DDI0143.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0143/c/en/pdf/DDI0143.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e2730fd977155116a5bda",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en/pdf/DDI0143.pdf",
      "excerpt" : "Copyright © 1999 ARM Limited. ... ARM PrimeCell PS2 Keyboard/Mouse Interface ... (PL050) Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0143C ... Preface",
      "firstSentences" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual Copyright © 1999 ARM Limited. All rights reserved. ARM DDI 0143C ii ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050)",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en",
        "excerpt" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual ",
          "document_number" : "ddi0143",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490482",
          "sysurihash" : "r3FtñORxw3MOyrKO",
          "urihash" : "r3FtñORxw3MOyrKO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0143/c/en",
          "systransactionid" : 861190,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1203937295000,
          "topparentid" : 3490482,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374445000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714191000,
          "permanentid" : "4014746e06a045c8e3851070e5a43a1001b6abec6a5187bc56fb08943d75",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e272dfd977155116a5b98",
          "transactionid" : 861190,
          "title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648714190000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0143:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714190999753764,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1941,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714147797,
          "syssize" : 1941,
          "sysdate" : 1648714190000,
          "haslayout" : "1",
          "topparent" : "3490482",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490482,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) (KMI).",
          "wordcount" : 143,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714191000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0143/c/?lang=en",
          "modified" : 1638973875000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714190999753764,
          "uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en",
        "Excerpt" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual ",
        "document_number" : "ddi0143",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490482",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "84fñDI7Q3lD4l9ta",
        "urihash" : "84fñDI7Q3lD4l9ta",
        "sysuri" : "https://developer.arm.com/documentation/ddi0143/c/en/pdf/DDI0143.pdf",
        "systransactionid" : 861190,
        "copyright" : "Copyright © 1999 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1203937295000,
        "topparentid" : 3490482,
        "numberofpages" : 52,
        "sysconcepts" : "interface ; keyboards ; PrimeCell KMI ; controller ; clock ; ARM ; assignments ; production ; IBM PS2 ; functional verification ; third parties ; conventions ; conversion ; AT-compatible ; publications ; active-LOW",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3490482,
        "parentitem" : "5e8e272dfd977155116a5b98",
        "concepts" : "interface ; keyboards ; PrimeCell KMI ; controller ; clock ; ARM ; assignments ; production ; IBM PS2 ; functional verification ; third parties ; conventions ; conversion ; AT-compatible ; publications ; active-LOW",
        "documenttype" : "pdf",
        "isattachment" : "3490482",
        "sysindexeddate" : 1648714190000,
        "permanentid" : "a984d3eadc5c895a9693c0453ea0b0c49d4638584826601db8bfa6d3ae55",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2730fd977155116a5bda",
        "transactionid" : 861190,
        "title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual ",
        "date" : 1648714190000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0143:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714190876362696,
        "sysisattachment" : "3490482",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490482,
        "size" : 329560,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e2730fd977155116a5bda",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714149301,
        "syssize" : 329560,
        "sysdate" : 1648714190000,
        "topparent" : "3490482",
        "author" : "ARM Limited",
        "label_version" : "1.0",
        "systopparentid" : 3490482,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) (KMI).",
        "wordcount" : 1153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714190000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2730fd977155116a5bda",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714190876362696,
        "uri" : "https://developer.arm.com/documentation/ddi0143/c/en/pdf/DDI0143.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0143/c/en/pdf/DDI0143.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0143/c/en/pdf/DDI0143.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e2730fd977155116a5bda",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en/pdf/DDI0143.pdf",
      "Excerpt" : "Copyright © 1999 ARM Limited. ... ARM PrimeCell PS2 Keyboard/Mouse Interface ... (PL050) Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0143C ... Preface",
      "FirstSentences" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual Copyright © 1999 ARM Limited. All rights reserved. ARM DDI 0143C ii ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050)"
    }, {
      "title" : "KMISTG3 [8] (+0x98)",
      "uri" : "https://developer.arm.com/documentation/ddi0143/c/en/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0143/c/en/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0143/c/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-",
      "excerpt" : "KMISTG3 [8] (+0x98) KMISTG3 is the PrimeCell KMI stage 3 timer register. It is a read-only register that provides observability of the stage 3 counter of the 17-bit timer.",
      "firstSentences" : "KMISTG3 [8] (+0x98) KMISTG3 is the PrimeCell KMI stage 3 timer register. It is a read-only register that provides observability of the stage 3 counter of the 17-bit timer. This counter stage is an ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en",
        "excerpt" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual ",
          "document_number" : "ddi0143",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490482",
          "sysurihash" : "r3FtñORxw3MOyrKO",
          "urihash" : "r3FtñORxw3MOyrKO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0143/c/en",
          "systransactionid" : 861190,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1203937295000,
          "topparentid" : 3490482,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374445000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714191000,
          "permanentid" : "4014746e06a045c8e3851070e5a43a1001b6abec6a5187bc56fb08943d75",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e272dfd977155116a5b98",
          "transactionid" : 861190,
          "title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648714190000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0143:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714190999753764,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1941,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714147797,
          "syssize" : 1941,
          "sysdate" : 1648714190000,
          "haslayout" : "1",
          "topparent" : "3490482",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490482,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) (KMI).",
          "wordcount" : 143,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714191000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0143/c/?lang=en",
          "modified" : 1638973875000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714190999753764,
          "uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en",
        "Excerpt" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "KMISTG3 [8] (+0x98) ",
        "document_number" : "ddi0143",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490482",
        "sysurihash" : "Prw3ghBGxSON2v1M",
        "urihash" : "Prw3ghBGxSON2v1M",
        "sysuri" : "https://developer.arm.com/documentation/ddi0143/c/en/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-",
        "systransactionid" : 861190,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1203937295000,
        "topparentid" : 3490482,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374445000,
        "sysconcepts" : "timer ; register ; KMISTG3 ; assignments ; shows ; free-running",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3490482,
        "parentitem" : "5e8e272dfd977155116a5b98",
        "concepts" : "timer ; register ; KMISTG3 ; assignments ; shows ; free-running",
        "documenttype" : "html",
        "isattachment" : "3490482",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714190000,
        "permanentid" : "248725aa52c179fa79f763a00c5b2b876a96a87f310ce8687bdfb5bc482d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2730fd977155116a5bce",
        "transactionid" : 861190,
        "title" : "KMISTG3 [8] (+0x98) ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648714190000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0143:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714190228540841,
        "sysisattachment" : "3490482",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490482,
        "size" : 526,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0143/c/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714147755,
        "syssize" : 526,
        "sysdate" : 1648714190000,
        "haslayout" : "1",
        "topparent" : "3490482",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490482,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) (KMI).",
        "wordcount" : 52,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714190000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0143/c/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0143/c/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-?lang=en",
        "modified" : 1638973875000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714190228540841,
        "uri" : "https://developer.arm.com/documentation/ddi0143/c/en/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-",
        "syscollection" : "default"
      },
      "Title" : "KMISTG3 [8] (+0x98)",
      "Uri" : "https://developer.arm.com/documentation/ddi0143/c/en/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0143/c/en/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0143/c/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-",
      "Excerpt" : "KMISTG3 [8] (+0x98) KMISTG3 is the PrimeCell KMI stage 3 timer register. It is a read-only register that provides observability of the stage 3 counter of the 17-bit timer.",
      "FirstSentences" : "KMISTG3 [8] (+0x98) KMISTG3 is the PrimeCell KMI stage 3 timer register. It is a read-only register that provides observability of the stage 3 counter of the 17-bit timer. This counter stage is an ..."
    } ],
    "totalNumberOfChildResults" : 49,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional Overview ",
      "document_number" : "ddi0143",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3490482",
      "sysurihash" : "ZNInXZLpinIrnFix",
      "urihash" : "ZNInXZLpinIrnFix",
      "sysuri" : "https://developer.arm.com/documentation/ddi0143/c/en/functional-overview",
      "systransactionid" : 861190,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1203937295000,
      "topparentid" : 3490482,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374445000,
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3490482,
      "parentitem" : "5e8e272dfd977155116a5b98",
      "documenttype" : "html",
      "isattachment" : "3490482",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648714191000,
      "permanentid" : "53745e477f66da0790b04f89b92d0d86a04df524431b988bdc5381457207",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e272efd977155116a5ba7",
      "transactionid" : 861190,
      "title" : "Functional Overview ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1648714191000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0143:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714191227617468,
      "sysisattachment" : "3490482",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3490482,
      "size" : 334,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0143/c/functional-overview?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714147797,
      "syssize" : 334,
      "sysdate" : 1648714191000,
      "haslayout" : "1",
      "topparent" : "3490482",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3490482,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) (KMI).",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714191000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0143/c/functional-overview?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0143/c/functional-overview?lang=en",
      "modified" : 1638973875000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714191227617468,
      "uri" : "https://developer.arm.com/documentation/ddi0143/c/en/functional-overview",
      "syscollection" : "default"
    },
    "Title" : "Functional Overview",
    "Uri" : "https://developer.arm.com/documentation/ddi0143/c/en/functional-overview",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0143/c/en/functional-overview",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0143/c/functional-overview?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en/functional-overview",
    "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) and ... Functional Overview ARM PrimeCell",
    "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) and contains the following sections: ARM PrimeCell PS2 ..."
  }, {
    "title" : "IP modifications",
    "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/ip-modifications?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "excerpt" : "IP modifications The IP listed in Table B.3 has been modified for use with the ... IP Product Modification TZPC APB Peripheral. Extended DECPROT0, 1 and 2 registers from 8 to 16 bits.",
    "firstSentences" : "IP modifications The IP listed in Table B.3 has been modified for use with the ARM1176JZF Development Chip. IP Product Modification TZPC APB Peripheral. Extended DECPROT0, 1 and 2 registers from 8 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
      "excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "document_number" : "ddi0375",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488328",
        "sysurihash" : "ELhOauvmgðzw9ug2",
        "urihash" : "ELhOauvmgðzw9ug2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "systransactionid" : 864287,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1188388485000,
        "topparentid" : 3488328,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373406000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "sysindexeddate" : 1649150184000,
        "permanentid" : "0a52448510695ba007af2724bf282fcdaccd5647874c053e0bfe162f3af7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e231e88295d1e18d37967",
        "transactionid" : 864287,
        "title" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1649150184000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0375:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150184019661556,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1747,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149837518,
        "syssize" : 1747,
        "sysdate" : 1649150184000,
        "haslayout" : "1",
        "topparent" : "3488328",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488328,
        "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150184000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0375/a/?lang=en",
        "modified" : 1639048860000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150184019661556,
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
      "Excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e231f88295d1e18d379ff",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "excerpt" : "ARM DDI 0375A ... Preface ... About this manual ... xiv Feedback ... xix ... Introduction ... About the ARM1176JZF Development Chip ... 1-2 Component summary ... 1-3 Technology summary ... 1-5",
      "firstSentences" : "ARM1176JZF Development Chip Revision: r0p0 Technical Reference Manual Copyright © 2007 ARM Limited. All rights reserved. ARM DDI 0375A ii ARM1176JZF Development Chip Technical Reference Manual",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZF Development Chip Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
        "excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1176JZF Development Chip Technical Reference Manual ",
          "document_number" : "ddi0375",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488328",
          "sysurihash" : "ELhOauvmgðzw9ug2",
          "urihash" : "ELhOauvmgðzw9ug2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en",
          "systransactionid" : 864287,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1188388485000,
          "topparentid" : 3488328,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373406000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649150184000,
          "permanentid" : "0a52448510695ba007af2724bf282fcdaccd5647874c053e0bfe162f3af7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e231e88295d1e18d37967",
          "transactionid" : 864287,
          "title" : "ARM1176JZF Development Chip Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649150184000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0375:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150184019661556,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1747,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149837518,
          "syssize" : 1747,
          "sysdate" : 1649150184000,
          "haslayout" : "1",
          "topparent" : "3488328",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488328,
          "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150184000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0375/a/?lang=en",
          "modified" : 1639048860000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150184019661556,
          "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZF Development Chip Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
        "Excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "document_number" : "ddi0375",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488328",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "TYOfktWTq1HZr65B",
        "urihash" : "TYOfktWTq1HZr65B",
        "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
        "systransactionid" : 864287,
        "copyright" : "Copyright © 2007 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 0.75,
        "published" : 1188388485000,
        "topparentid" : 3488328,
        "numberofpages" : 292,
        "sysconcepts" : "development chip ; instructions ; controllers ; assignments ; registers ; system controller ; lists ; configuration ; shows ; voltage ; clocks ; memory ; caches ; subsystem ; arm ; dormant modes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3488328,
        "parentitem" : "5e8e231e88295d1e18d37967",
        "concepts" : "development chip ; instructions ; controllers ; assignments ; registers ; system controller ; lists ; configuration ; shows ; voltage ; clocks ; memory ; caches ; subsystem ; arm ; dormant modes",
        "documenttype" : "pdf",
        "isattachment" : "3488328",
        "sysindexeddate" : 1649150190000,
        "permanentid" : "e81f7ef6f307f63df5c997cf63812651c1baac0be791390c8a0f38875784",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e231f88295d1e18d379ff",
        "transactionid" : 864287,
        "title" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "date" : 1649150189000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0375:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150189711098595,
        "sysisattachment" : "3488328",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488328,
        "size" : 1619566,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e231f88295d1e18d379ff",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149840111,
        "syssize" : 1619566,
        "sysdate" : 1649150189000,
        "topparent" : "3488328",
        "author" : "ARM Limited",
        "label_version" : "r0p0",
        "systopparentid" : 3488328,
        "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
        "wordcount" : 6157,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150190000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e231f88295d1e18d379ff",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150189711098595,
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e231f88295d1e18d379ff",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "Excerpt" : "ARM DDI 0375A ... Preface ... About this manual ... xiv Feedback ... xix ... Introduction ... About the ARM1176JZF Development Chip ... 1-2 Component summary ... 1-3 Technology summary ... 1-5",
      "FirstSentences" : "ARM1176JZF Development Chip Revision: r0p0 Technical Reference Manual Copyright © 2007 ARM Limited. All rights reserved. ARM DDI 0375A ii ARM1176JZF Development Chip Technical Reference Manual"
    }, {
      "title" : "Third party components",
      "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/third-party-components?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "excerpt" : "Third party components Table B.2 lists the third party IP revisions the ARM1176JZF Development Chip uses. Note All IP is for TSMC 130nm generic technology node.",
      "firstSentences" : "Third party components Table B.2 lists the third party IP revisions the ARM1176JZF Development Chip uses. Note All IP is for TSMC 130nm generic technology node. IP Product Vendor Version Advanced ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZF Development Chip Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
        "excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1176JZF Development Chip Technical Reference Manual ",
          "document_number" : "ddi0375",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488328",
          "sysurihash" : "ELhOauvmgðzw9ug2",
          "urihash" : "ELhOauvmgðzw9ug2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en",
          "systransactionid" : 864287,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1188388485000,
          "topparentid" : 3488328,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373406000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649150184000,
          "permanentid" : "0a52448510695ba007af2724bf282fcdaccd5647874c053e0bfe162f3af7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e231e88295d1e18d37967",
          "transactionid" : 864287,
          "title" : "ARM1176JZF Development Chip Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649150184000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0375:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150184019661556,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1747,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149837518,
          "syssize" : 1747,
          "sysdate" : 1649150184000,
          "haslayout" : "1",
          "topparent" : "3488328",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488328,
          "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150184000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0375/a/?lang=en",
          "modified" : 1639048860000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150184019661556,
          "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZF Development Chip Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
        "Excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Third party components ",
        "document_number" : "ddi0375",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488328",
        "sysurihash" : "1VL7VjqrMDbgHbko",
        "urihash" : "1VL7VjqrMDbgHbko",
        "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
        "systransactionid" : 864287,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1188388485000,
        "topparentid" : 3488328,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373406000,
        "sysconcepts" : "third party ; IP ; technology node ; Development Chip ; lists",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3488328,
        "parentitem" : "5e8e231e88295d1e18d37967",
        "concepts" : "third party ; IP ; technology node ; Development Chip ; lists",
        "documenttype" : "html",
        "isattachment" : "3488328",
        "sysindexeddate" : 1649150185000,
        "permanentid" : "faf735d92d77962510075a64e560d988c35688c7062288230fd4199f67c4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e231f88295d1e18d379ca",
        "transactionid" : 864287,
        "title" : "Third party components ",
        "products" : [ "Arm11" ],
        "date" : 1649150185000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0375:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150185960608320,
        "sysisattachment" : "3488328",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488328,
        "size" : 925,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/third-party-components?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149837518,
        "syssize" : 925,
        "sysdate" : 1649150185000,
        "haslayout" : "1",
        "topparent" : "3488328",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488328,
        "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
        "wordcount" : 96,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150185000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/third-party-components?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0375/a/component-revision-status/third-party-components?lang=en",
        "modified" : 1639048860000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150185960608320,
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
        "syscollection" : "default"
      },
      "Title" : "Third party components",
      "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/third-party-components?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "Excerpt" : "Third party components Table B.2 lists the third party IP revisions the ARM1176JZF Development Chip uses. Note All IP is for TSMC 130nm generic technology node.",
      "FirstSentences" : "Third party components Table B.2 lists the third party IP revisions the ARM1176JZF Development Chip uses. Note All IP is for TSMC 130nm generic technology node. IP Product Vendor Version Advanced ..."
    }, {
      "title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
      "excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "document_number" : "ddi0375",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488328",
        "sysurihash" : "ELhOauvmgðzw9ug2",
        "urihash" : "ELhOauvmgðzw9ug2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "systransactionid" : 864287,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1188388485000,
        "topparentid" : 3488328,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373406000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "sysindexeddate" : 1649150184000,
        "permanentid" : "0a52448510695ba007af2724bf282fcdaccd5647874c053e0bfe162f3af7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e231e88295d1e18d37967",
        "transactionid" : 864287,
        "title" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1649150184000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0375:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150184019661556,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1747,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149837518,
        "syssize" : 1747,
        "sysdate" : 1649150184000,
        "haslayout" : "1",
        "topparent" : "3488328",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488328,
        "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150184000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0375/a/?lang=en",
        "modified" : 1639048860000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150184019661556,
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
      "Excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    } ],
    "totalNumberOfChildResults" : 93,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "IP modifications ",
      "document_number" : "ddi0375",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3488328",
      "sysurihash" : "DyTSo8eduQ88Nñez",
      "urihash" : "DyTSo8eduQ88Nñez",
      "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
      "systransactionid" : 864287,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1188388485000,
      "topparentid" : 3488328,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373406000,
      "sysconcepts" : "system controller ; soft configurable ; access monitors ; timing ; AXI ; registers ; fan-out ; IP ; arbitration ; peripheral bus ; code recorded ; Master IDs ; Extended DECPROT0 ; Development Chip ; Documented ; AxiRegSlice",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 3488328,
      "parentitem" : "5e8e231e88295d1e18d37967",
      "concepts" : "system controller ; soft configurable ; access monitors ; timing ; AXI ; registers ; fan-out ; IP ; arbitration ; peripheral bus ; code recorded ; Master IDs ; Extended DECPROT0 ; Development Chip ; Documented ; AxiRegSlice",
      "documenttype" : "html",
      "isattachment" : "3488328",
      "sysindexeddate" : 1649150195000,
      "permanentid" : "336b5b18daff5f5645bf0d0b0b52d39470d1f2aeadfc9c1a4077ca823f6c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e231f88295d1e18d379cb",
      "transactionid" : 864287,
      "title" : "IP modifications ",
      "products" : [ "Arm11" ],
      "date" : 1649150195000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0375:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150195331768960,
      "sysisattachment" : "3488328",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3488328,
      "size" : 1175,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/ip-modifications?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149837518,
      "syssize" : 1175,
      "sysdate" : 1649150195000,
      "haslayout" : "1",
      "topparent" : "3488328",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3488328,
      "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
      "wordcount" : 119,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150195000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/ip-modifications?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0375/a/component-revision-status/ip-modifications?lang=en",
      "modified" : 1639048860000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150195331768960,
      "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
      "syscollection" : "default"
    },
    "Title" : "IP modifications",
    "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/ip-modifications?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "Excerpt" : "IP modifications The IP listed in Table B.3 has been modified for use with the ... IP Product Modification TZPC APB Peripheral. Extended DECPROT0, 1 and 2 registers from 8 to 16 bits.",
    "FirstSentences" : "IP modifications The IP listed in Table B.3 has been modified for use with the ARM1176JZF Development Chip. IP Product Modification TZPC APB Peripheral. Extended DECPROT0, 1 and 2 registers from 8 ..."
  }, {
    "title" : "About the Cryptographic Extension",
    "uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
    "printableUri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
    "clickUri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/About-the-Cryptographic-Extension?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
    "excerpt" : "About the Cryptographic Extension The Cortex -A78C core Cryptographic Extension supports the Arm v8-A Cryptographic ... Some parts of the Armv8-A Cryptographic Extension are optional.",
    "firstSentences" : "About the Cryptographic Extension The Cortex -A78C core Cryptographic Extension supports the Arm v8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional. For ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/102228/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/102228/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "102228",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599993",
        "sysurihash" : "Pog0obOnOCfJOaMg",
        "urihash" : "Pog0obOnOCfJOaMg",
        "sysuri" : "https://developer.arm.com/documentation/102228/0002/en",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599993,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075632000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718448000,
        "permanentid" : "6739525023c90eee5cb6d5f0b4bd693958e213000a5711b1e36c8d398ccf",
        "syslanguage" : [ "English" ],
        "itemid" : "6193cab0f45f0b1fbf3a8651",
        "transactionid" : 861278,
        "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1648718448000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102228:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718448511245154,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4782,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718416826,
        "syssize" : 4782,
        "sysdate" : 1648718448000,
        "haslayout" : "1",
        "topparent" : "4599993",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599993,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 311,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718448000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102228/0002/?lang=en",
        "modified" : 1637663558000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718448511245154,
        "uri" : "https://developer.arm.com/documentation/102228/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/102228/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
      "excerpt" : "Revisions This section describes the differences in functionality between product revisions. r0p1 First release r0p2 No functional changes Revisions Cortex-A78C",
      "firstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p1 First release r0p2 No functional changes Revisions Cortex-A78C",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102228/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102228/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "102228",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4599993",
          "sysurihash" : "Pog0obOnOCfJOaMg",
          "urihash" : "Pog0obOnOCfJOaMg",
          "sysuri" : "https://developer.arm.com/documentation/102228/0002/en",
          "systransactionid" : 861278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4599993,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637075632000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718448000,
          "permanentid" : "6739525023c90eee5cb6d5f0b4bd693958e213000a5711b1e36c8d398ccf",
          "syslanguage" : [ "English" ],
          "itemid" : "6193cab0f45f0b1fbf3a8651",
          "transactionid" : 861278,
          "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A78C" ],
          "date" : 1648718448000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102228:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718448511245154,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4782,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718416826,
          "syssize" : 4782,
          "sysdate" : 1648718448000,
          "haslayout" : "1",
          "topparent" : "4599993",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4599993,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 311,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718448000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102228/0002/?lang=en",
          "modified" : 1637663558000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718448511245154,
          "uri" : "https://developer.arm.com/documentation/102228/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102228/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "102228",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599993",
        "sysurihash" : "XMJPjGo3Cf5h6VXl",
        "urihash" : "XMJPjGo3Cf5h6VXl",
        "sysuri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1637053200000,
        "topparentid" : 4599993,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075632000,
        "sysconcepts" : "functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "attachmentparentid" : 4599993,
        "parentitem" : "6193cab0f45f0b1fbf3a8651",
        "concepts" : "functionality",
        "documenttype" : "html",
        "isattachment" : "4599993",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718448000,
        "permanentid" : "3059a01b37a4908104e6aca30a433037915dfeea14b843eee07abbe1d016",
        "syslanguage" : [ "English" ],
        "itemid" : "6193cab0f45f0b1fbf3a8658",
        "transactionid" : 861278,
        "title" : "Revisions ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1648718448000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102228:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718448891706040,
        "sysisattachment" : "4599993",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4599993,
        "size" : 160,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718416826,
        "syssize" : 160,
        "sysdate" : 1648718448000,
        "haslayout" : "1",
        "topparent" : "4599993",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599993,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718448000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102228/0002/Functional-description/Revisions?lang=en",
        "modified" : 1637663558000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718448891706040,
        "uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
      "Excerpt" : "Revisions This section describes the differences in functionality between product revisions. r0p1 First release r0p2 No functional changes Revisions Cortex-A78C",
      "FirstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p1 First release r0p2 No functional changes Revisions Cortex-A78C"
    }, {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description",
      "printableUri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description",
      "clickUri" : "https://developer.arm.com/documentation/102228/0002/Functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Functional-description",
      "excerpt" : "Functional description This chapter describes the Cortex -A78C core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
      "firstSentences" : "Functional description This chapter describes the Cortex -A78C core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102228/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102228/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "102228",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4599993",
          "sysurihash" : "Pog0obOnOCfJOaMg",
          "urihash" : "Pog0obOnOCfJOaMg",
          "sysuri" : "https://developer.arm.com/documentation/102228/0002/en",
          "systransactionid" : 861278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4599993,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637075632000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718448000,
          "permanentid" : "6739525023c90eee5cb6d5f0b4bd693958e213000a5711b1e36c8d398ccf",
          "syslanguage" : [ "English" ],
          "itemid" : "6193cab0f45f0b1fbf3a8651",
          "transactionid" : 861278,
          "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A78C" ],
          "date" : 1648718448000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102228:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718448511245154,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4782,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718416826,
          "syssize" : 4782,
          "sysdate" : 1648718448000,
          "haslayout" : "1",
          "topparent" : "4599993",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4599993,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 311,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718448000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102228/0002/?lang=en",
          "modified" : 1637663558000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718448511245154,
          "uri" : "https://developer.arm.com/documentation/102228/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102228/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "102228",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599993",
        "sysurihash" : "QfqcaMoKXV6MFdA3",
        "urihash" : "QfqcaMoKXV6MFdA3",
        "sysuri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1637053200000,
        "topparentid" : 4599993,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075632000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "attachmentparentid" : 4599993,
        "parentitem" : "6193cab0f45f0b1fbf3a8651",
        "documenttype" : "html",
        "isattachment" : "4599993",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718448000,
        "permanentid" : "a28b368a422f5bda33c4d9bcbf703292f25b5fc83c6d4fe586adfa44bfc8",
        "syslanguage" : [ "English" ],
        "itemid" : "6193cab0f45f0b1fbf3a8656",
        "transactionid" : 861278,
        "title" : "Functional description ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1648718448000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102228:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718448764015276,
        "sysisattachment" : "4599993",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4599993,
        "size" : 209,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102228/0002/Functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718416826,
        "syssize" : 209,
        "sysdate" : 1648718448000,
        "haslayout" : "1",
        "topparent" : "4599993",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599993,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718448000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/Functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102228/0002/Functional-description?lang=en",
        "modified" : 1637663558000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718448764015276,
        "uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/102228/0002/Functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Functional-description",
      "Excerpt" : "Functional description This chapter describes the Cortex -A78C core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
      "FirstSentences" : "Functional description This chapter describes the Cortex -A78C core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional ..."
    }, {
      "title" : "Register descriptions",
      "uri" : "https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/102228/0002/Register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
      "excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the Cryptographic instructions ... Register summary.",
      "firstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the Cryptographic instructions implemented. Disabling the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102228/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102228/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "102228",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4599993",
          "sysurihash" : "Pog0obOnOCfJOaMg",
          "urihash" : "Pog0obOnOCfJOaMg",
          "sysuri" : "https://developer.arm.com/documentation/102228/0002/en",
          "systransactionid" : 861278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4599993,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637075632000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718448000,
          "permanentid" : "6739525023c90eee5cb6d5f0b4bd693958e213000a5711b1e36c8d398ccf",
          "syslanguage" : [ "English" ],
          "itemid" : "6193cab0f45f0b1fbf3a8651",
          "transactionid" : 861278,
          "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A78C" ],
          "date" : 1648718448000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102228:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718448511245154,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4782,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718416826,
          "syssize" : 4782,
          "sysdate" : 1648718448000,
          "haslayout" : "1",
          "topparent" : "4599993",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4599993,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 311,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718448000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102228/0002/?lang=en",
          "modified" : 1637663558000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718448511245154,
          "uri" : "https://developer.arm.com/documentation/102228/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102228/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Register descriptions ",
        "document_number" : "102228",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599993",
        "sysurihash" : "UCprKETJ7k8vKgqM",
        "urihash" : "UCprKETJ7k8vKgqM",
        "sysuri" : "https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599993,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075632000,
        "sysconcepts" : "Cryptographic Extension ; Register summary ; instructions implemented",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "attachmentparentid" : 4599993,
        "parentitem" : "6193cab0f45f0b1fbf3a8651",
        "concepts" : "Cryptographic Extension ; Register summary ; instructions implemented",
        "documenttype" : "html",
        "isattachment" : "4599993",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718448000,
        "permanentid" : "5b37fcbcf99b5f31789536f8bd310958cf65df2528305c438fb3e285e2cd",
        "syslanguage" : [ "English" ],
        "itemid" : "6193cab0f45f0b1fbf3a8659",
        "transactionid" : 861278,
        "title" : "Register descriptions ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1648718448000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102228:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718448547189968,
        "sysisattachment" : "4599993",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4599993,
        "size" : 400,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102228/0002/Register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718416826,
        "syssize" : 400,
        "sysdate" : 1648718448000,
        "haslayout" : "1",
        "topparent" : "4599993",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599993,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718448000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/Register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102228/0002/Register-descriptions?lang=en",
        "modified" : 1637663558000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718448547189968,
        "uri" : "https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Register descriptions",
      "Uri" : "https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/102228/0002/Register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
      "Excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the Cryptographic instructions ... Register summary.",
      "FirstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the Cryptographic instructions implemented. Disabling the ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "About the Cryptographic Extension ",
      "document_number" : "102228",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4599993",
      "sysurihash" : "NQ6MwkRYB0ML02PC",
      "urihash" : "NQ6MwkRYB0ML02PC",
      "sysuri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
      "systransactionid" : 861278,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1637053200000,
      "topparentid" : 4599993,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1637075632000,
      "sysconcepts" : "Cryptographic Extension ; encryption ; instructions ; SHA ; A78C core ; base product ; Hash Algorithm ; new A64 ; decryption",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
      "attachmentparentid" : 4599993,
      "parentitem" : "6193cab0f45f0b1fbf3a8651",
      "concepts" : "Cryptographic Extension ; encryption ; instructions ; SHA ; A78C core ; base product ; Hash Algorithm ; new A64 ; decryption",
      "documenttype" : "html",
      "isattachment" : "4599993",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718449000,
      "permanentid" : "b35e4ca05bc9e668c7d9e4faf8d6492925205f724919e3f55da8093bbdd5",
      "syslanguage" : [ "English" ],
      "itemid" : "6193cab0f45f0b1fbf3a8657",
      "transactionid" : 861278,
      "title" : "About the Cryptographic Extension ",
      "products" : [ "Cortex-A78C" ],
      "date" : 1648718449000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102228:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718449062424783,
      "sysisattachment" : "4599993",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4599993,
      "size" : 914,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/About-the-Cryptographic-Extension?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718416826,
      "syssize" : 914,
      "sysdate" : 1648718449000,
      "haslayout" : "1",
      "topparent" : "4599993",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4599993,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 74,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
      "document_revision" : "04",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718449000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/About-the-Cryptographic-Extension?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102228/0002/Functional-description/About-the-Cryptographic-Extension?lang=en",
      "modified" : 1637663558000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718449062424783,
      "uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
      "syscollection" : "default"
    },
    "Title" : "About the Cryptographic Extension",
    "Uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
    "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
    "ClickUri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/About-the-Cryptographic-Extension?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
    "Excerpt" : "About the Cryptographic Extension The Cortex -A78C core Cryptographic Extension supports the Arm v8-A Cryptographic ... Some parts of the Armv8-A Cryptographic Extension are optional.",
    "FirstSentences" : "About the Cryptographic Extension The Cortex -A78C core Cryptographic Extension supports the Arm v8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional. For ..."
  }, {
    "title" : "ARM7TDMI Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0029/g/en/pdf/DDI0029.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0029/g/en/pdf/DDI0029.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e1323fd977155116a3129",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en/pdf/DDI0029.pdf",
    "excerpt" : "IEEE Standard Test Access Port and Boundary Scan Architecture Copyright 1994-2001, by ... Product Status ... The information in this document is final, that is for a developed product. ... iv",
    "firstSentences" : "ARM7TDMI (Rev 3) Technical Reference Manual Copyright © 1994-2001. All rights reserved. ARM DDI 0029G ii ARM7TDMI Technical Reference Manual Copyright © 1994-2001. All rights reserved. Release ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0029/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en",
      "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and use in ... Revision E August 1995 Review comments added. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "firstSentences" : "ARM7TDMI Technical Reference Manual (Rev 3) Copyright 1994-2001. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM7TDMI Technical Reference Manual ",
        "document_number" : "ddi0029",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472459",
        "sysurihash" : "PW2NYyBMhLwmHQ1O",
        "urihash" : "PW2NYyBMhLwmHQ1O",
        "sysuri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "systransactionid" : 861323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172588589000,
        "topparentid" : 3472459,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369313000,
        "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720735000,
        "permanentid" : "c715e0d667abd21ab104bec8dc8235cafa3efb1ca350b4910574fb574a49",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1321fd977155116a302e",
        "transactionid" : 861323,
        "title" : "ARM7TDMI Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648720735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0029:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720735650486687,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2228,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720732271,
        "syssize" : 2228,
        "sysdate" : 1648720735000,
        "haslayout" : "1",
        "topparent" : "3472459",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472459,
        "content_description" : "This document is a reference manual for the ARM7TDMI core.",
        "wordcount" : 174,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0029/g/?lang=en",
        "modified" : 1638962859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720735650486687,
        "uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0029/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en",
      "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and use in ... Revision E August 1995 Review comments added. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "FirstSentences" : "ARM7TDMI Technical Reference Manual (Rev 3) Copyright 1994-2001. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "ARM7TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0029/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en",
      "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and use in ... Revision E August 1995 Review comments added. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "firstSentences" : "ARM7TDMI Technical Reference Manual (Rev 3) Copyright 1994-2001. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM7TDMI Technical Reference Manual ",
        "document_number" : "ddi0029",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472459",
        "sysurihash" : "PW2NYyBMhLwmHQ1O",
        "urihash" : "PW2NYyBMhLwmHQ1O",
        "sysuri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "systransactionid" : 861323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172588589000,
        "topparentid" : 3472459,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369313000,
        "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720735000,
        "permanentid" : "c715e0d667abd21ab104bec8dc8235cafa3efb1ca350b4910574fb574a49",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1321fd977155116a302e",
        "transactionid" : 861323,
        "title" : "ARM7TDMI Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648720735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0029:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720735650486687,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2228,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720732271,
        "syssize" : 2228,
        "sysdate" : 1648720735000,
        "haslayout" : "1",
        "topparent" : "3472459",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472459,
        "content_description" : "This document is a reference manual for the ARM7TDMI core.",
        "wordcount" : 174,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0029/g/?lang=en",
        "modified" : 1638962859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720735650486687,
        "uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0029/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en",
      "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and use in ... Revision E August 1995 Review comments added. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "FirstSentences" : "ARM7TDMI Technical Reference Manual (Rev 3) Copyright 1994-2001. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    }, {
      "title" : "Software interrupt and exception entry",
      "uri" : "https://developer.arm.com/documentation/ddi0029/g/en/instruction-cycle-timings/software-interrupt-and-exception-entry",
      "printableUri" : "https://developer.arm.com/documentation/ddi0029/g/en/instruction-cycle-timings/software-interrupt-and-exception-entry",
      "clickUri" : "https://developer.arm.com/documentation/ddi0029/g/instruction-cycle-timings/software-interrupt-and-exception-entry?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en/instruction-cycle-timings/software-interrupt-and-exception-entry",
      "excerpt" : "Software interrupt and exception entry Exceptions (including software interrupts) force the PC to a ... During the first cycle the forced address is constructed, and a mode change can take ...",
      "firstSentences" : "Software interrupt and exception entry Exceptions (including software interrupts) force the PC to a particular value and cause the instruction pipeline to be refilled. During the first cycle the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en",
        "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and use in ... Revision E August 1995 Review comments added. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "firstSentences" : "ARM7TDMI Technical Reference Manual (Rev 3) Copyright 1994-2001. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7TDMI Technical Reference Manual ",
          "document_number" : "ddi0029",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3472459",
          "sysurihash" : "PW2NYyBMhLwmHQ1O",
          "urihash" : "PW2NYyBMhLwmHQ1O",
          "sysuri" : "https://developer.arm.com/documentation/ddi0029/g/en",
          "systransactionid" : 861323,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172588589000,
          "topparentid" : 3472459,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369313000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720735000,
          "permanentid" : "c715e0d667abd21ab104bec8dc8235cafa3efb1ca350b4910574fb574a49",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1321fd977155116a302e",
          "transactionid" : 861323,
          "title" : "ARM7TDMI Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648720735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0029:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720735650486687,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2228,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720732271,
          "syssize" : 2228,
          "sysdate" : 1648720735000,
          "haslayout" : "1",
          "topparent" : "3472459",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3472459,
          "content_description" : "This document is a reference manual for the ARM7TDMI core.",
          "wordcount" : 174,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0029/g/?lang=en",
          "modified" : 1638962859000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720735650486687,
          "uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en",
        "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and use in ... Revision E August 1995 Review comments added. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "FirstSentences" : "ARM7TDMI Technical Reference Manual (Rev 3) Copyright 1994-2001. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Software interrupt and exception entry ",
        "document_number" : "ddi0029",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472459",
        "sysurihash" : "XIlWq04agd0WH9Xp",
        "urihash" : "XIlWq04agd0WH9Xp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0029/g/en/instruction-cycle-timings/software-interrupt-and-exception-entry",
        "systransactionid" : 861323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172588589000,
        "topparentid" : 3472459,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369313000,
        "sysconcepts" : "instruction ; exceptions ; cycle ; mode change ; state-dependent ; mode-dependent ; R14",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3472459,
        "parentitem" : "5e8e1321fd977155116a302e",
        "concepts" : "instruction ; exceptions ; cycle ; mode change ; state-dependent ; mode-dependent ; R14",
        "documenttype" : "html",
        "isattachment" : "3472459",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720735000,
        "permanentid" : "7f1ccb658882ecd14bafaf8e9987b2fb6ae52d54b633461fc855de81f81c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1322fd977155116a30bc",
        "transactionid" : 861323,
        "title" : "Software interrupt and exception entry ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648720735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0029:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720735640277966,
        "sysisattachment" : "3472459",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3472459,
        "size" : 1332,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0029/g/instruction-cycle-timings/software-interrupt-and-exception-entry?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720732146,
        "syssize" : 1332,
        "sysdate" : 1648720735000,
        "haslayout" : "1",
        "topparent" : "3472459",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472459,
        "content_description" : "This document is a reference manual for the ARM7TDMI core.",
        "wordcount" : 108,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0029/g/instruction-cycle-timings/software-interrupt-and-exception-entry?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0029/g/instruction-cycle-timings/software-interrupt-and-exception-entry?lang=en",
        "modified" : 1638962859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720735640277966,
        "uri" : "https://developer.arm.com/documentation/ddi0029/g/en/instruction-cycle-timings/software-interrupt-and-exception-entry",
        "syscollection" : "default"
      },
      "Title" : "Software interrupt and exception entry",
      "Uri" : "https://developer.arm.com/documentation/ddi0029/g/en/instruction-cycle-timings/software-interrupt-and-exception-entry",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0029/g/en/instruction-cycle-timings/software-interrupt-and-exception-entry",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0029/g/instruction-cycle-timings/software-interrupt-and-exception-entry?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en/instruction-cycle-timings/software-interrupt-and-exception-entry",
      "Excerpt" : "Software interrupt and exception entry Exceptions (including software interrupts) force the PC to a ... During the first cycle the forced address is constructed, and a mode change can take ...",
      "FirstSentences" : "Software interrupt and exception entry Exceptions (including software interrupts) force the PC to a particular value and cause the instruction pipeline to be refilled. During the first cycle the ..."
    }, {
      "title" : "Bidirectional data read cycle",
      "uri" : "https://developer.arm.com/documentation/ddi0029/g/en/ac-and-dc-parameters/bidirectional-data-read-cycle",
      "printableUri" : "https://developer.arm.com/documentation/ddi0029/g/en/ac-and-dc-parameters/bidirectional-data-read-cycle",
      "clickUri" : "https://developer.arm.com/documentation/ddi0029/g/ac-and-dc-parameters/bidirectional-data-read-cycle?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en/ac-and-dc-parameters/bidirectional-data-read-cycle",
      "excerpt" : "Bidirectional data read cycle Figure 7.4 shows the ARM7TDMI processor bidirectional data read cycle timing. The timing parameters used in Figure 7.4 are listed in Table 7.4.",
      "firstSentences" : "Bidirectional data read cycle Figure 7.4 shows the ARM7TDMI processor bidirectional data read cycle timing. The timing parameters used in Figure 7.4 are listed in Table 7.4. Figure 7.4.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en",
        "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and use in ... Revision E August 1995 Review comments added. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "firstSentences" : "ARM7TDMI Technical Reference Manual (Rev 3) Copyright 1994-2001. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7TDMI Technical Reference Manual ",
          "document_number" : "ddi0029",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3472459",
          "sysurihash" : "PW2NYyBMhLwmHQ1O",
          "urihash" : "PW2NYyBMhLwmHQ1O",
          "sysuri" : "https://developer.arm.com/documentation/ddi0029/g/en",
          "systransactionid" : 861323,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172588589000,
          "topparentid" : 3472459,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369313000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720735000,
          "permanentid" : "c715e0d667abd21ab104bec8dc8235cafa3efb1ca350b4910574fb574a49",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1321fd977155116a302e",
          "transactionid" : 861323,
          "title" : "ARM7TDMI Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648720735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0029:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720735650486687,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2228,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720732271,
          "syssize" : 2228,
          "sysdate" : 1648720735000,
          "haslayout" : "1",
          "topparent" : "3472459",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3472459,
          "content_description" : "This document is a reference manual for the ARM7TDMI core.",
          "wordcount" : 174,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0029/g/?lang=en",
          "modified" : 1638962859000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720735650486687,
          "uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en",
        "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and use in ... Revision E August 1995 Review comments added. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "FirstSentences" : "ARM7TDMI Technical Reference Manual (Rev 3) Copyright 1994-2001. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Bidirectional data read cycle ",
        "document_number" : "ddi0029",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472459",
        "sysurihash" : "1Em74fXExF1Kd5le",
        "urihash" : "1Em74fXExF1Kd5le",
        "sysuri" : "https://developer.arm.com/documentation/ddi0029/g/en/ac-and-dc-parameters/bidirectional-data-read-cycle",
        "systransactionid" : 861323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1172588589000,
        "topparentid" : 3472459,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369313000,
        "sysconcepts" : "read cycle ; nENIN ; DBE ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3472459,
        "parentitem" : "5e8e1321fd977155116a302e",
        "concepts" : "read cycle ; nENIN ; DBE ; shows",
        "documenttype" : "html",
        "isattachment" : "3472459",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720735000,
        "permanentid" : "63ed0305c0e60ce4dca42be68e267830bd785de33e35ad18af0508df82b8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1322fd977155116a30ca",
        "transactionid" : 861323,
        "title" : "Bidirectional data read cycle ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648720735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0029:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720735643419162,
        "sysisattachment" : "3472459",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3472459,
        "size" : 574,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0029/g/ac-and-dc-parameters/bidirectional-data-read-cycle?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720732255,
        "syssize" : 574,
        "sysdate" : 1648720735000,
        "haslayout" : "1",
        "topparent" : "3472459",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472459,
        "content_description" : "This document is a reference manual for the ARM7TDMI core.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0029/g/ac-and-dc-parameters/bidirectional-data-read-cycle?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0029/g/ac-and-dc-parameters/bidirectional-data-read-cycle?lang=en",
        "modified" : 1638962859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720735643419162,
        "uri" : "https://developer.arm.com/documentation/ddi0029/g/en/ac-and-dc-parameters/bidirectional-data-read-cycle",
        "syscollection" : "default"
      },
      "Title" : "Bidirectional data read cycle",
      "Uri" : "https://developer.arm.com/documentation/ddi0029/g/en/ac-and-dc-parameters/bidirectional-data-read-cycle",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0029/g/en/ac-and-dc-parameters/bidirectional-data-read-cycle",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0029/g/ac-and-dc-parameters/bidirectional-data-read-cycle?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en/ac-and-dc-parameters/bidirectional-data-read-cycle",
      "Excerpt" : "Bidirectional data read cycle Figure 7.4 shows the ARM7TDMI processor bidirectional data read cycle timing. The timing parameters used in Figure 7.4 are listed in Table 7.4.",
      "FirstSentences" : "Bidirectional data read cycle Figure 7.4 shows the ARM7TDMI processor bidirectional data read cycle timing. The timing parameters used in Figure 7.4 are listed in Table 7.4. Figure 7.4."
    } ],
    "totalNumberOfChildResults" : 232,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM7TDMI Technical Reference Manual ",
      "document_number" : "ddi0029",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3472459",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "Lq0ggo6HIpdUONnb",
      "urihash" : "Lq0ggo6HIpdUONnb",
      "sysuri" : "https://developer.arm.com/documentation/ddi0029/g/en/pdf/DDI0029.pdf",
      "systransactionid" : 861323,
      "copyright" : "Copyright © 1994-2001. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1172588589000,
      "topparentid" : 3472459,
      "numberofpages" : 282,
      "sysconcepts" : "instructions ; exceptions ; ARM7TDMI core ; coprocessors ; ARM7TDMI processor ; clocks ; registers ; execution ; signals ; memory ; privileged modes ; falling edge ; EmbeddedICE Logic ; core ; entry ; load",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
      "attachmentparentid" : 3472459,
      "parentitem" : "5e8e1321fd977155116a302e",
      "concepts" : "instructions ; exceptions ; ARM7TDMI core ; coprocessors ; ARM7TDMI processor ; clocks ; registers ; execution ; signals ; memory ; privileged modes ; falling edge ; EmbeddedICE Logic ; core ; entry ; load",
      "documenttype" : "pdf",
      "isattachment" : "3472459",
      "sysindexeddate" : 1648720738000,
      "permanentid" : "bf48b566ef80d28abd5aac9ee16e4143a156392c2bf57acb409c2048509d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1323fd977155116a3129",
      "transactionid" : 861323,
      "title" : "ARM7TDMI Technical Reference Manual ",
      "date" : 1648720738000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0029:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720738106635599,
      "sysisattachment" : "3472459",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3472459,
      "size" : 1626856,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e1323fd977155116a3129",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720735277,
      "syssize" : 1626856,
      "sysdate" : 1648720738000,
      "topparent" : "3472459",
      "author" : "ARM Limited",
      "label_version" : "3.0",
      "systopparentid" : 3472459,
      "content_description" : "This document is a reference manual for the ARM7TDMI core.",
      "wordcount" : 2767,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720738000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1323fd977155116a3129",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720738106635599,
      "uri" : "https://developer.arm.com/documentation/ddi0029/g/en/pdf/DDI0029.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM7TDMI Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0029/g/en/pdf/DDI0029.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0029/g/en/pdf/DDI0029.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e1323fd977155116a3129",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en/pdf/DDI0029.pdf",
    "Excerpt" : "IEEE Standard Test Access Port and Boundary Scan Architecture Copyright 1994-2001, by ... Product Status ... The information in this document is final, that is for a developed product. ... iv",
    "FirstSentences" : "ARM7TDMI (Rev 3) Technical Reference Manual Copyright © 1994-2001. All rights reserved. ARM DDI 0029G ii ARM7TDMI Technical Reference Manual Copyright © 1994-2001. All rights reserved. Release ..."
  }, {
    "title" : "Instruction Set Attribute Register 5",
    "uri" : "https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions/instruction-set-attribute-register-5",
    "printableUri" : "https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions/instruction-set-attribute-register-5",
    "clickUri" : "https://developer.arm.com/documentation/ddi0501/f/programmers-model/register-descriptions/instruction-set-attribute-register-5?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions/instruction-set-attribute-register-5",
    "excerpt" : "SHA2 Indicates whether SHA2 instructions are implemented in AArch32 state. ... [11:8] ... [7:4] ... [3:0] ... To access ID_ISAR5: \\r\\nMRC p15, 0, <Rt>, c0, c2, 5; Read ID_ISAR5 into Rt ...",
    "firstSentences" : "Instruction Set Attribute Register 5 The ID_ISAR5 characteristics are: Purpose Provides information about the instruction sets implemented by the processor in AArch32. Usage constraints This ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0501/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0501/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0501/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0501/f/en",
      "excerpt" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "document_number" : "ddi0501",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3523330",
        "sysurihash" : "h2BFtmbrXPIXthoP",
        "urihash" : "h2BFtmbrXPIXthoP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0501/f/en",
        "systransactionid" : 861323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460554179000,
        "topparentid" : 3523330,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526190000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720733000,
        "permanentid" : "720797d831da5881574b031090a96af0880e402987cfc79004638f80df24",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9077ee8259fe2368e2acdd",
        "transactionid" : 861323,
        "title" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "products" : [ "Cortex-A53" ],
        "date" : 1648720733000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0501:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720733836928974,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2085,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0501/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720727880,
        "syssize" : 2085,
        "sysdate" : 1648720733000,
        "haslayout" : "1",
        "topparent" : "3523330",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523330,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 MPCore Cryptography Extension",
        "wordcount" : 160,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720733000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0501/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0501/f/?lang=en",
        "modified" : 1639138317000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720733836928974,
        "uri" : "https://developer.arm.com/documentation/ddi0501/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0501/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0501/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0501/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0501/f/en",
      "Excerpt" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/ddi0501/f/en/introduction/revisions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0501/f/en/introduction/revisions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0501/f/introduction/revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0501/f/en/introduction/revisions",
      "excerpt" : "Revisions This section describes the differences in functionality between product revisions: r0p0 First ... r0p1 There are no functional changes in this revision. ... Revisions Cortex-A53",
      "firstSentences" : "Revisions This section describes the differences in functionality between product revisions: r0p0 First release. r0p1 There are no functional changes in this revision. r0p2 There are no functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0501/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0501/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0501/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0501/f/en",
        "excerpt" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "document_number" : "ddi0501",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3523330",
          "sysurihash" : "h2BFtmbrXPIXthoP",
          "urihash" : "h2BFtmbrXPIXthoP",
          "sysuri" : "https://developer.arm.com/documentation/ddi0501/f/en",
          "systransactionid" : 861323,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460554179000,
          "topparentid" : 3523330,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526190000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720733000,
          "permanentid" : "720797d831da5881574b031090a96af0880e402987cfc79004638f80df24",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9077ee8259fe2368e2acdd",
          "transactionid" : 861323,
          "title" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "products" : [ "Cortex-A53" ],
          "date" : 1648720733000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0501:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720733836928974,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0501/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720727880,
          "syssize" : 2085,
          "sysdate" : 1648720733000,
          "haslayout" : "1",
          "topparent" : "3523330",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3523330,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 MPCore Cryptography Extension",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720733000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0501/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0501/f/?lang=en",
          "modified" : 1639138317000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720733836928974,
          "uri" : "https://developer.arm.com/documentation/ddi0501/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0501/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0501/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0501/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0501/f/en",
        "Excerpt" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "ddi0501",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3523330",
        "sysurihash" : "wDlbamEBtaxQñZ4j",
        "urihash" : "wDlbamEBtaxQñZ4j",
        "sysuri" : "https://developer.arm.com/documentation/ddi0501/f/en/introduction/revisions",
        "systransactionid" : 861323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1460554179000,
        "topparentid" : 3523330,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526190000,
        "sysconcepts" : "functionality ; First release ; r0p4 ; r0p3 ; r0p2 ; r0p1",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "attachmentparentid" : 3523330,
        "parentitem" : "5e9077ee8259fe2368e2acdd",
        "concepts" : "functionality ; First release ; r0p4 ; r0p3 ; r0p2 ; r0p1",
        "documenttype" : "html",
        "isattachment" : "3523330",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720735000,
        "permanentid" : "baab56a293ff69b2c955ea4b61ab40c1b554d9a94d2406f3cb314a5b59bf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9077ee8259fe2368e2acec",
        "transactionid" : 861323,
        "title" : "Revisions ",
        "products" : [ "Cortex-A53" ],
        "date" : 1648720735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0501:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720735385835985,
        "sysisattachment" : "3523330",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3523330,
        "size" : 353,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0501/f/introduction/revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720727880,
        "syssize" : 353,
        "sysdate" : 1648720735000,
        "haslayout" : "1",
        "topparent" : "3523330",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523330,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 MPCore Cryptography Extension",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0501/f/introduction/revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0501/f/introduction/revisions?lang=en",
        "modified" : 1639138317000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720735385835985,
        "uri" : "https://developer.arm.com/documentation/ddi0501/f/en/introduction/revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/ddi0501/f/en/introduction/revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0501/f/en/introduction/revisions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0501/f/introduction/revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0501/f/en/introduction/revisions",
      "Excerpt" : "Revisions This section describes the differences in functionality between product revisions: r0p0 First ... r0p1 There are no functional changes in this revision. ... Revisions Cortex-A53",
      "FirstSentences" : "Revisions This section describes the differences in functionality between product revisions: r0p0 First release. r0p1 There are no functional changes in this revision. r0p2 There are no functional ..."
    }, {
      "title" : "AArch32 Instruction Set Attribute Register 5",
      "uri" : "https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions/aarch32-instruction-set-attribute-register-5",
      "printableUri" : "https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions/aarch32-instruction-set-attribute-register-5",
      "clickUri" : "https://developer.arm.com/documentation/ddi0501/f/programmers-model/register-descriptions/aarch32-instruction-set-attribute-register-5?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions/aarch32-instruction-set-attribute-register-5",
      "excerpt" : "SHA2 Indicates whether SHA2 instructions are implemented in AArch32 state. ... [11:8] ... [7:4] ... [3:0] ... ID_ISAR5_EL1 access encoding op0 op1 CRn CRm op2 11 000 0000 0010 101 AArch32 ...",
      "firstSentences" : "AArch32 Instruction Set Attribute Register 5 The ID_ISAR5_EL1 characteristics are: Purpose Provides information about the instruction sets that the processor implements. Note The optional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0501/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0501/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0501/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0501/f/en",
        "excerpt" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "document_number" : "ddi0501",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3523330",
          "sysurihash" : "h2BFtmbrXPIXthoP",
          "urihash" : "h2BFtmbrXPIXthoP",
          "sysuri" : "https://developer.arm.com/documentation/ddi0501/f/en",
          "systransactionid" : 861323,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460554179000,
          "topparentid" : 3523330,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526190000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720733000,
          "permanentid" : "720797d831da5881574b031090a96af0880e402987cfc79004638f80df24",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9077ee8259fe2368e2acdd",
          "transactionid" : 861323,
          "title" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "products" : [ "Cortex-A53" ],
          "date" : 1648720733000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0501:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720733836928974,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0501/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720727880,
          "syssize" : 2085,
          "sysdate" : 1648720733000,
          "haslayout" : "1",
          "topparent" : "3523330",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3523330,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 MPCore Cryptography Extension",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720733000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0501/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0501/f/?lang=en",
          "modified" : 1639138317000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720733836928974,
          "uri" : "https://developer.arm.com/documentation/ddi0501/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0501/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0501/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0501/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0501/f/en",
        "Excerpt" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AArch32 Instruction Set Attribute Register 5 ",
        "document_number" : "ddi0501",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3523330",
        "sysurihash" : "avT1iV8LXOsieX6ð",
        "urihash" : "avT1iV8LXOsieX6ð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions/aarch32-instruction-set-attribute-register-5",
        "systransactionid" : 861323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460554179000,
        "topparentid" : 3523330,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526190000,
        "sysconcepts" : "Cryptography Extensions ; AArch32 state ; instructions ; SEVL ; AES ; SHA1 ; SHA2 ; event local ; base product",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "attachmentparentid" : 3523330,
        "parentitem" : "5e9077ee8259fe2368e2acdd",
        "concepts" : "Cryptography Extensions ; AArch32 state ; instructions ; SEVL ; AES ; SHA1 ; SHA2 ; event local ; base product",
        "documenttype" : "html",
        "isattachment" : "3523330",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720735000,
        "permanentid" : "bfaebdb9ebd64fa506783d2d7036185c225fa3b5bd59a640e44b16ac475b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9077ee8259fe2368e2acf4",
        "transactionid" : 861323,
        "title" : "AArch32 Instruction Set Attribute Register 5 ",
        "products" : [ "Cortex-A53" ],
        "date" : 1648720735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0501:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720735343874581,
        "sysisattachment" : "3523330",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3523330,
        "size" : 2196,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0501/f/programmers-model/register-descriptions/aarch32-instruction-set-attribute-register-5?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720727880,
        "syssize" : 2196,
        "sysdate" : 1648720735000,
        "haslayout" : "1",
        "topparent" : "3523330",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523330,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 MPCore Cryptography Extension",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0501/f/programmers-model/register-descriptions/aarch32-instruction-set-attribute-register-5?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0501/f/programmers-model/register-descriptions/aarch32-instruction-set-attribute-register-5?lang=en",
        "modified" : 1639138317000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720735343874581,
        "uri" : "https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions/aarch32-instruction-set-attribute-register-5",
        "syscollection" : "default"
      },
      "Title" : "AArch32 Instruction Set Attribute Register 5",
      "Uri" : "https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions/aarch32-instruction-set-attribute-register-5",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions/aarch32-instruction-set-attribute-register-5",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0501/f/programmers-model/register-descriptions/aarch32-instruction-set-attribute-register-5?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions/aarch32-instruction-set-attribute-register-5",
      "Excerpt" : "SHA2 Indicates whether SHA2 instructions are implemented in AArch32 state. ... [11:8] ... [7:4] ... [3:0] ... ID_ISAR5_EL1 access encoding op0 op1 CRn CRm op2 11 000 0000 0010 101 AArch32 ...",
      "FirstSentences" : "AArch32 Instruction Set Attribute Register 5 The ID_ISAR5_EL1 characteristics are: Purpose Provides information about the instruction sets that the processor implements. Note The optional ..."
    }, {
      "title" : "Register descriptions",
      "uri" : "https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0501/f/programmers-model/register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions",
      "excerpt" : "Register descriptions This section describes the Cortex-A53 processor Cryptography Extension registers. Table 2.1 provides cross references to individual registers.",
      "firstSentences" : "Register descriptions This section describes the Cortex-A53 processor Cryptography Extension registers. Table 2.1 provides cross references to individual registers. Register descriptions Cortex-A53",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0501/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0501/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0501/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0501/f/en",
        "excerpt" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "document_number" : "ddi0501",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3523330",
          "sysurihash" : "h2BFtmbrXPIXthoP",
          "urihash" : "h2BFtmbrXPIXthoP",
          "sysuri" : "https://developer.arm.com/documentation/ddi0501/f/en",
          "systransactionid" : 861323,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460554179000,
          "topparentid" : 3523330,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526190000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720733000,
          "permanentid" : "720797d831da5881574b031090a96af0880e402987cfc79004638f80df24",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9077ee8259fe2368e2acdd",
          "transactionid" : 861323,
          "title" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "products" : [ "Cortex-A53" ],
          "date" : 1648720733000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0501:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720733836928974,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0501/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720727880,
          "syssize" : 2085,
          "sysdate" : 1648720733000,
          "haslayout" : "1",
          "topparent" : "3523330",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3523330,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 MPCore Cryptography Extension",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720733000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0501/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0501/f/?lang=en",
          "modified" : 1639138317000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720733836928974,
          "uri" : "https://developer.arm.com/documentation/ddi0501/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0501/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0501/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0501/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0501/f/en",
        "Excerpt" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM Cortex-A53 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Register descriptions ",
        "document_number" : "ddi0501",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3523330",
        "sysurihash" : "XqfI9gnh0die4kFC",
        "urihash" : "XqfI9gnh0die4kFC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions",
        "systransactionid" : 861323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1460554179000,
        "topparentid" : 3523330,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526190000,
        "sysconcepts" : "individual registers ; cross references",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "attachmentparentid" : 3523330,
        "parentitem" : "5e9077ee8259fe2368e2acdd",
        "concepts" : "individual registers ; cross references",
        "documenttype" : "html",
        "isattachment" : "3523330",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720735000,
        "permanentid" : "217b51d0b3c32057b85528adc3e4c14472d044626250c92c60f9fed3572a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9077ee8259fe2368e2acf2",
        "transactionid" : 861323,
        "title" : "Register descriptions ",
        "products" : [ "Cortex-A53" ],
        "date" : 1648720735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0501:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720735305862171,
        "sysisattachment" : "3523330",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3523330,
        "size" : 197,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0501/f/programmers-model/register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720727880,
        "syssize" : 197,
        "sysdate" : 1648720735000,
        "haslayout" : "1",
        "topparent" : "3523330",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523330,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 MPCore Cryptography Extension",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0501/f/programmers-model/register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0501/f/programmers-model/register-descriptions?lang=en",
        "modified" : 1639138317000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720735305862171,
        "uri" : "https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Register descriptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0501/f/programmers-model/register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions",
      "Excerpt" : "Register descriptions This section describes the Cortex-A53 processor Cryptography Extension registers. Table 2.1 provides cross references to individual registers.",
      "FirstSentences" : "Register descriptions This section describes the Cortex-A53 processor Cryptography Extension registers. Table 2.1 provides cross references to individual registers. Register descriptions Cortex-A53"
    } ],
    "totalNumberOfChildResults" : 26,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Instruction Set Attribute Register 5 ",
      "document_number" : "ddi0501",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3523330",
      "sysurihash" : "kdqaB1eKgT52oXtT",
      "urihash" : "kdqaB1eKgT52oXtT",
      "sysuri" : "https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions/instruction-set-attribute-register-5",
      "systransactionid" : 861323,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1460554179000,
      "topparentid" : 3523330,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586526190000,
      "sysconcepts" : "instructions ; AArch32 ; Cryptographic extensions ; SEVL ; AES ; SHA1 ; SHA2 ; event local ; ISAR5 characteristics",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
      "attachmentparentid" : 3523330,
      "parentitem" : "5e9077ee8259fe2368e2acdd",
      "concepts" : "instructions ; AArch32 ; Cryptographic extensions ; SEVL ; AES ; SHA1 ; SHA2 ; event local ; ISAR5 characteristics",
      "documenttype" : "html",
      "isattachment" : "3523330",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648720735000,
      "permanentid" : "f7c67e3e450a44ae00ca7b51633dd2e8c0ffd018da0e3d1a24f2eefb2504",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9077ee8259fe2368e2acf5",
      "transactionid" : 861323,
      "title" : "Instruction Set Attribute Register 5 ",
      "products" : [ "Cortex-A53" ],
      "date" : 1648720735000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0501:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720735419381201,
      "sysisattachment" : "3523330",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3523330,
      "size" : 2039,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0501/f/programmers-model/register-descriptions/instruction-set-attribute-register-5?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720727880,
      "syssize" : 2039,
      "sysdate" : 1648720735000,
      "haslayout" : "1",
      "topparent" : "3523330",
      "label_version" : "r0p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3523330,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 MPCore Cryptography Extension",
      "wordcount" : 144,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720735000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0501/f/programmers-model/register-descriptions/instruction-set-attribute-register-5?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0501/f/programmers-model/register-descriptions/instruction-set-attribute-register-5?lang=en",
      "modified" : 1639138317000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720735419381201,
      "uri" : "https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions/instruction-set-attribute-register-5",
      "syscollection" : "default"
    },
    "Title" : "Instruction Set Attribute Register 5",
    "Uri" : "https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions/instruction-set-attribute-register-5",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions/instruction-set-attribute-register-5",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0501/f/programmers-model/register-descriptions/instruction-set-attribute-register-5?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0501/f/en/programmers-model/register-descriptions/instruction-set-attribute-register-5",
    "Excerpt" : "SHA2 Indicates whether SHA2 instructions are implemented in AArch32 state. ... [11:8] ... [7:4] ... [3:0] ... To access ID_ISAR5: \\r\\nMRC p15, 0, <Rt>, c0, c2, 5; Read ID_ISAR5 into Rt ...",
    "FirstSentences" : "Instruction Set Attribute Register 5 The ID_ISAR5 characteristics are: Purpose Provides information about the instruction sets implemented by the processor in AArch32. Usage constraints This ..."
  }, {
    "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f5f3d61235b3560a01eb856",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
    "excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
    "firstSentences" : "Arm® CoreLink™ GIC-600AE Generic Interrupt Controller Revision: r0p2 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101206_0002_03_en Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101206/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101206/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101206/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0002/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "101206",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4177310",
        "sysurihash" : "mZWLEA1F0Xizmv0B",
        "urihash" : "mZWLEA1F0Xizmv0B",
        "sysuri" : "https://developer.arm.com/documentation/101206/0002/en",
        "systransactionid" : 979437,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1590677220000,
        "topparentid" : 4177310,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1600077150000,
        "sysconcepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
        "concepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1664554953000,
        "permanentid" : "3ca1a2e5716ce6eedbf92aa39efa7f5dbeea4fbb6ad49178954700f2c0c3",
        "syslanguage" : [ "English" ],
        "itemid" : "5f5f3d5e235b3560a01eb743",
        "transactionid" : 979437,
        "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-600AE" ],
        "date" : 1664554953000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101206:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664554953920302035,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4476,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101206/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664554927443,
        "syssize" : 4476,
        "sysdate" : 1664554953000,
        "haslayout" : "1",
        "topparent" : "4177310",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4177310,
        "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller.",
        "wordcount" : 298,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664554953000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101206/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101206/0002/?lang=en",
        "modified" : 1636622038000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664554953920302035,
        "uri" : "https://developer.arm.com/documentation/101206/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101206/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101206/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101206/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0002/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
      "document_number" : "101206",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4177310",
      "sysauthor" : "ARM",
      "sysurihash" : "kvwAv25WEñToBvdm",
      "urihash" : "kvwAv25WEñToBvdm",
      "sysuri" : "https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
      "keywords" : "system ip, controllers, interrupt",
      "systransactionid" : 864286,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1590677220000,
      "topparentid" : 4177310,
      "numberofpages" : 273,
      "sysconcepts" : "GIC ; registers ; assignments ; configurations ; subsections ; distribution ; cores ; Redistributors ; spi ; transactions ; usage constraints ; signals ; chips ; error records ; programming ; monolithic configurations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
      "attachmentparentid" : 4177310,
      "parentitem" : "5f5f3d5e235b3560a01eb743",
      "concepts" : "GIC ; registers ; assignments ; configurations ; subsections ; distribution ; cores ; Redistributors ; spi ; transactions ; usage constraints ; signals ; chips ; error records ; programming ; monolithic configurations",
      "documenttype" : "pdf",
      "isattachment" : "4177310",
      "sysindexeddate" : 1649150135000,
      "permanentid" : "328d4b5c4b463f861f04dc605d6e1d8bba9f320498a7f4967c5c9335c0fe",
      "syslanguage" : [ "English" ],
      "itemid" : "5f5f3d61235b3560a01eb856",
      "transactionid" : 864286,
      "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
      "subject" : "This book is the Technical Reference Manual for the Arm® CoreLink GIC-600AE Generic Interrupt Controller.",
      "date" : 1649150134000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101206:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150134440039654,
      "sysisattachment" : "4177310",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4177310,
      "size" : 1742060,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f5f3d61235b3560a01eb856",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150047885,
      "syssubject" : "This book is the Technical Reference Manual for the Arm® CoreLink GIC-600AE Generic Interrupt Controller.",
      "syssize" : 1742060,
      "sysdate" : 1649150134000,
      "topparent" : "4177310",
      "author" : "ARM",
      "label_version" : "r0p2",
      "systopparentid" : 4177310,
      "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller.",
      "wordcount" : 4068,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150135000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f5f3d61235b3560a01eb856",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150134440039654,
      "uri" : "https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f5f3d61235b3560a01eb856",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
    "Excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
    "FirstSentences" : "Arm® CoreLink™ GIC-600AE Generic Interrupt Controller Revision: r0p2 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101206_0002_03_en Arm® ..."
  }, {
    "title" : "Signal descriptions",
    "uri" : "https://developer.arm.com/documentation/ddi0380/h/en/configurations/smc-351/signal-descriptions",
    "printableUri" : "https://developer.arm.com/documentation/ddi0380/h/en/configurations/smc-351/signal-descriptions",
    "clickUri" : "https://developer.arm.com/documentation/ddi0380/h/configurations/smc-351/signal-descriptions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0380/h/en/configurations/smc-351/signal-descriptions",
    "excerpt" : "Signal descriptions The pad interface only implements the NAND interface signals, see NAND. Signal descriptions Static Memory Controllers",
    "firstSentences" : "Signal descriptions The pad interface only implements the NAND interface signals, see NAND. Signal descriptions Static Memory Controllers",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0380/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0380/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0380/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0380/h/en",
      "excerpt" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual Copyright 2005-2007, 2009, 2011 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual ",
        "document_number" : "ddi0380",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4984103",
        "sysurihash" : "W4fRRLdArqagGV4f",
        "urihash" : "W4fRRLdArqagGV4f",
        "sysuri" : "https://developer.arm.com/documentation/ddi0380/h/en",
        "systransactionid" : 861277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1324481844000,
        "topparentid" : 4984103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374076000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718397000,
        "permanentid" : "3f965e39a06857ab04c4fbd3beeccb765f71a3c578f9a3b4282581943ca6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e25bcfd977155116a5949",
        "transactionid" : 861277,
        "title" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648718397000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0380:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718397703755035,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2260,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0380/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718390483,
        "syssize" : 2260,
        "sysdate" : 1648718397000,
        "haslayout" : "1",
        "topparent" : "4984103",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4984103,
        "content_description" : "This is the TRM for the CoreLink SMC-35x AXI Static Memory Controller Series. The Static Memory Controller (SMC) product range comprises a number of configurable memory controllers that support SRAM and NAND on the memory interface.",
        "wordcount" : 177,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718397000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0380/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0380/h/?lang=en",
        "modified" : 1639048966000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718397703755035,
        "uri" : "https://developer.arm.com/documentation/ddi0380/h/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0380/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0380/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0380/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0380/h/en",
      "Excerpt" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual Copyright 2005-2007, 2009, 2011 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
    },
    "childResults" : [ {
      "title" : "NAND transactions",
      "uri" : "https://developer.arm.com/documentation/ddi0380/h/en/device-driver-requirements/nand-transactions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0380/h/en/device-driver-requirements/nand-transactions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0380/h/device-driver-requirements/nand-transactions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0380/h/en/device-driver-requirements/nand-transactions",
      "excerpt" : "NAND transactions The transactions for NAND devices require some specific manipulation ... The following figures show how a device driver is required to format the NAND command ... Figure 5.3.",
      "firstSentences" : "NAND transactions The transactions for NAND devices require some specific manipulation to format the transaction into the correct format for the SMC to map the transaction correctly to the NAND ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0380/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0380/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0380/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0380/h/en",
        "excerpt" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual Copyright 2005-2007, 2009, 2011 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual ",
          "document_number" : "ddi0380",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4984103",
          "sysurihash" : "W4fRRLdArqagGV4f",
          "urihash" : "W4fRRLdArqagGV4f",
          "sysuri" : "https://developer.arm.com/documentation/ddi0380/h/en",
          "systransactionid" : 861277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1324481844000,
          "topparentid" : 4984103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374076000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718397000,
          "permanentid" : "3f965e39a06857ab04c4fbd3beeccb765f71a3c578f9a3b4282581943ca6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e25bcfd977155116a5949",
          "transactionid" : 861277,
          "title" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1648718397000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0380:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718397703755035,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2260,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0380/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718390483,
          "syssize" : 2260,
          "sysdate" : 1648718397000,
          "haslayout" : "1",
          "topparent" : "4984103",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4984103,
          "content_description" : "This is the TRM for the CoreLink SMC-35x AXI Static Memory Controller Series. The Static Memory Controller (SMC) product range comprises a number of configurable memory controllers that support SRAM and NAND on the memory interface.",
          "wordcount" : 177,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718397000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0380/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0380/h/?lang=en",
          "modified" : 1639048966000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718397703755035,
          "uri" : "https://developer.arm.com/documentation/ddi0380/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0380/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0380/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0380/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0380/h/en",
        "Excerpt" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual Copyright 2005-2007, 2009, 2011 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "NAND transactions ",
        "document_number" : "ddi0380",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4984103",
        "sysurihash" : "lY33Rcf1KhAjgwoK",
        "urihash" : "lY33Rcf1KhAjgwoK",
        "sysuri" : "https://developer.arm.com/documentation/ddi0380/h/en/device-driver-requirements/nand-transactions",
        "systransactionid" : 861277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1324481844000,
        "topparentid" : 4984103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374076000,
        "sysconcepts" : "NAND ; phase access ; transactions ; read sheet ; manipulation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 4984103,
        "parentitem" : "5e8e25bcfd977155116a5949",
        "concepts" : "NAND ; phase access ; transactions ; read sheet ; manipulation",
        "documenttype" : "html",
        "isattachment" : "4984103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718400000,
        "permanentid" : "79a8372b54bb77ed5704b1fbc5f86f2bf72fd8415b11e0770b7ac37692b3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e25bdfd977155116a59fb",
        "transactionid" : 861277,
        "title" : "NAND transactions ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648718400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0380:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718400372857292,
        "sysisattachment" : "4984103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4984103,
        "size" : 738,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0380/h/device-driver-requirements/nand-transactions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718390483,
        "syssize" : 738,
        "sysdate" : 1648718400000,
        "haslayout" : "1",
        "topparent" : "4984103",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4984103,
        "content_description" : "This is the TRM for the CoreLink SMC-35x AXI Static Memory Controller Series. The Static Memory Controller (SMC) product range comprises a number of configurable memory controllers that support SRAM and NAND on the memory interface.",
        "wordcount" : 55,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0380/h/device-driver-requirements/nand-transactions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0380/h/device-driver-requirements/nand-transactions?lang=en",
        "modified" : 1639048966000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718400372857292,
        "uri" : "https://developer.arm.com/documentation/ddi0380/h/en/device-driver-requirements/nand-transactions",
        "syscollection" : "default"
      },
      "Title" : "NAND transactions",
      "Uri" : "https://developer.arm.com/documentation/ddi0380/h/en/device-driver-requirements/nand-transactions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0380/h/en/device-driver-requirements/nand-transactions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0380/h/device-driver-requirements/nand-transactions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0380/h/en/device-driver-requirements/nand-transactions",
      "Excerpt" : "NAND transactions The transactions for NAND devices require some specific manipulation ... The following figures show how a device driver is required to format the NAND command ... Figure 5.3.",
      "FirstSentences" : "NAND transactions The transactions for NAND devices require some specific manipulation to format the transaction into the correct format for the SMC to map the transaction correctly to the NAND ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0380/h/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0380/h/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0380/h/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0380/h/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This chapter describes the SMC operation. It contains the following sections: Functional overview Functional operation.",
      "firstSentences" : "Chapter 2. Functional Description This chapter describes the SMC operation. It contains the following sections: Functional overview Functional operation. Functional Description Static Memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0380/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0380/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0380/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0380/h/en",
        "excerpt" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual Copyright 2005-2007, 2009, 2011 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual ",
          "document_number" : "ddi0380",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4984103",
          "sysurihash" : "W4fRRLdArqagGV4f",
          "urihash" : "W4fRRLdArqagGV4f",
          "sysuri" : "https://developer.arm.com/documentation/ddi0380/h/en",
          "systransactionid" : 861277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1324481844000,
          "topparentid" : 4984103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374076000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718397000,
          "permanentid" : "3f965e39a06857ab04c4fbd3beeccb765f71a3c578f9a3b4282581943ca6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e25bcfd977155116a5949",
          "transactionid" : 861277,
          "title" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1648718397000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0380:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718397703755035,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2260,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0380/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718390483,
          "syssize" : 2260,
          "sysdate" : 1648718397000,
          "haslayout" : "1",
          "topparent" : "4984103",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4984103,
          "content_description" : "This is the TRM for the CoreLink SMC-35x AXI Static Memory Controller Series. The Static Memory Controller (SMC) product range comprises a number of configurable memory controllers that support SRAM and NAND on the memory interface.",
          "wordcount" : 177,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718397000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0380/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0380/h/?lang=en",
          "modified" : 1639048966000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718397703755035,
          "uri" : "https://developer.arm.com/documentation/ddi0380/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0380/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0380/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0380/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0380/h/en",
        "Excerpt" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual Copyright 2005-2007, 2009, 2011 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0380",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4984103",
        "sysurihash" : "hir3XñEY6JWoUYbz",
        "urihash" : "hir3XñEY6JWoUYbz",
        "sysuri" : "https://developer.arm.com/documentation/ddi0380/h/en/functional-description",
        "systransactionid" : 861277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1324481844000,
        "topparentid" : 4984103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374076000,
        "sysconcepts" : "Functional",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 4984103,
        "parentitem" : "5e8e25bcfd977155116a5949",
        "concepts" : "Functional",
        "documenttype" : "html",
        "isattachment" : "4984103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718399000,
        "permanentid" : "36f0cb27e1abbcc438aedbe69ce9f4a5ff7edd59a4e56961c73aa083ec5f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e25bdfd977155116a596b",
        "transactionid" : 861277,
        "title" : "Functional Description ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648718399000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0380:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718399693068218,
        "sysisattachment" : "4984103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4984103,
        "size" : 202,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0380/h/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718390483,
        "syssize" : 202,
        "sysdate" : 1648718399000,
        "haslayout" : "1",
        "topparent" : "4984103",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4984103,
        "content_description" : "This is the TRM for the CoreLink SMC-35x AXI Static Memory Controller Series. The Static Memory Controller (SMC) product range comprises a number of configurable memory controllers that support SRAM and NAND on the memory interface.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718399000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0380/h/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0380/h/functional-description?lang=en",
        "modified" : 1639048966000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718399693068218,
        "uri" : "https://developer.arm.com/documentation/ddi0380/h/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0380/h/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0380/h/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0380/h/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0380/h/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This chapter describes the SMC operation. It contains the following sections: Functional overview Functional operation.",
      "FirstSentences" : "Chapter 2. Functional Description This chapter describes the SMC operation. It contains the following sections: Functional overview Functional operation. Functional Description Static Memory ..."
    }, {
      "title" : "Memory initialization",
      "uri" : "https://developer.arm.com/documentation/ddi0380/h/en/device-driver-requirements/memory-initialization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0380/h/en/device-driver-requirements/memory-initialization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0380/h/device-driver-requirements/memory-initialization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0380/h/en/device-driver-requirements/memory-initialization",
      "excerpt" : "Memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must ... Typically, PSRAM devices can have the mode register programmed using the address bus ...",
      "firstSentences" : "Memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the SMC and a memory device to ensure the configuration of both is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0380/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0380/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0380/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0380/h/en",
        "excerpt" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual Copyright 2005-2007, 2009, 2011 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual ",
          "document_number" : "ddi0380",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4984103",
          "sysurihash" : "W4fRRLdArqagGV4f",
          "urihash" : "W4fRRLdArqagGV4f",
          "sysuri" : "https://developer.arm.com/documentation/ddi0380/h/en",
          "systransactionid" : 861277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1324481844000,
          "topparentid" : 4984103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374076000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718397000,
          "permanentid" : "3f965e39a06857ab04c4fbd3beeccb765f71a3c578f9a3b4282581943ca6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e25bcfd977155116a5949",
          "transactionid" : 861277,
          "title" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1648718397000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0380:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718397703755035,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2260,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0380/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718390483,
          "syssize" : 2260,
          "sysdate" : 1648718397000,
          "haslayout" : "1",
          "topparent" : "4984103",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4984103,
          "content_description" : "This is the TRM for the CoreLink SMC-35x AXI Static Memory Controller Series. The Static Memory Controller (SMC) product range comprises a number of configurable memory controllers that support SRAM and NAND on the memory interface.",
          "wordcount" : 177,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718397000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0380/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0380/h/?lang=en",
          "modified" : 1639048966000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718397703755035,
          "uri" : "https://developer.arm.com/documentation/ddi0380/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0380/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0380/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0380/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0380/h/en",
        "Excerpt" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "CoreLink SMC-35x AXI Static Memory Controller Series Technical Reference Manual Copyright 2005-2007, 2009, 2011 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Memory initialization ",
        "document_number" : "ddi0380",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4984103",
        "sysurihash" : "GgGxqfHxEeeGwBDn",
        "urihash" : "GgGxqfHxEeeGwBDn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0380/h/en/device-driver-requirements/memory-initialization",
        "systransactionid" : 861277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1324481844000,
        "topparentid" : 4984103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374076000,
        "sysconcepts" : "memory devices ; mode register ; sheet ; accesses ; configuration ; sequence",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 4984103,
        "parentitem" : "5e8e25bcfd977155116a5949",
        "concepts" : "memory devices ; mode register ; sheet ; accesses ; configuration ; sequence",
        "documenttype" : "html",
        "isattachment" : "4984103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718399000,
        "permanentid" : "8e7aedfefaee907019c95debad75ba80a6bc19597825e0b6465973a60a2d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e25bdfd977155116a59fa",
        "transactionid" : 861277,
        "title" : "Memory initialization ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648718399000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0380:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718399580148691,
        "sysisattachment" : "4984103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4984103,
        "size" : 731,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0380/h/device-driver-requirements/memory-initialization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718390483,
        "syssize" : 731,
        "sysdate" : 1648718399000,
        "haslayout" : "1",
        "topparent" : "4984103",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4984103,
        "content_description" : "This is the TRM for the CoreLink SMC-35x AXI Static Memory Controller Series. The Static Memory Controller (SMC) product range comprises a number of configurable memory controllers that support SRAM and NAND on the memory interface.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718399000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0380/h/device-driver-requirements/memory-initialization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0380/h/device-driver-requirements/memory-initialization?lang=en",
        "modified" : 1639048966000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718399580148691,
        "uri" : "https://developer.arm.com/documentation/ddi0380/h/en/device-driver-requirements/memory-initialization",
        "syscollection" : "default"
      },
      "Title" : "Memory initialization",
      "Uri" : "https://developer.arm.com/documentation/ddi0380/h/en/device-driver-requirements/memory-initialization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0380/h/en/device-driver-requirements/memory-initialization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0380/h/device-driver-requirements/memory-initialization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0380/h/en/device-driver-requirements/memory-initialization",
      "Excerpt" : "Memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must ... Typically, PSRAM devices can have the mode register programmed using the address bus ...",
      "FirstSentences" : "Memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the SMC and a memory device to ensure the configuration of both is ..."
    } ],
    "totalNumberOfChildResults" : 78,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Signal descriptions ",
      "document_number" : "ddi0380",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4984103",
      "sysurihash" : "rbNgWc4aPYOhGbðs",
      "urihash" : "rbNgWc4aPYOhGbðs",
      "sysuri" : "https://developer.arm.com/documentation/ddi0380/h/en/configurations/smc-351/signal-descriptions",
      "systransactionid" : 861277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1324481844000,
      "topparentid" : 4984103,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374076000,
      "sysconcepts" : "NAND ; interface ; signals",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 4984103,
      "parentitem" : "5e8e25bcfd977155116a5949",
      "concepts" : "NAND ; interface ; signals",
      "documenttype" : "html",
      "isattachment" : "4984103",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718400000,
      "permanentid" : "4abb685296ebc6e866c9a107e602f58b27723274e888ae7410f41b9d80eb",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e25bdfd977155116a5a04",
      "transactionid" : 861277,
      "title" : "Signal descriptions ",
      "products" : [ "Static Memory Controllers" ],
      "date" : 1648718400000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0380:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718400425117151,
      "sysisattachment" : "4984103",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4984103,
      "size" : 137,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0380/h/configurations/smc-351/signal-descriptions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718390483,
      "syssize" : 137,
      "sysdate" : 1648718400000,
      "haslayout" : "1",
      "topparent" : "4984103",
      "label_version" : "r2p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4984103,
      "content_description" : "This is the TRM for the CoreLink SMC-35x AXI Static Memory Controller Series. The Static Memory Controller (SMC) product range comprises a number of configurable memory controllers that support SRAM and NAND on the memory interface.",
      "wordcount" : 13,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718400000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0380/h/configurations/smc-351/signal-descriptions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0380/h/configurations/smc-351/signal-descriptions?lang=en",
      "modified" : 1639048966000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718400425117151,
      "uri" : "https://developer.arm.com/documentation/ddi0380/h/en/configurations/smc-351/signal-descriptions",
      "syscollection" : "default"
    },
    "Title" : "Signal descriptions",
    "Uri" : "https://developer.arm.com/documentation/ddi0380/h/en/configurations/smc-351/signal-descriptions",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0380/h/en/configurations/smc-351/signal-descriptions",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0380/h/configurations/smc-351/signal-descriptions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0380/h/en/configurations/smc-351/signal-descriptions",
    "Excerpt" : "Signal descriptions The pad interface only implements the NAND interface signals, see NAND. Signal descriptions Static Memory Controllers",
    "FirstSentences" : "Signal descriptions The pad interface only implements the NAND interface signals, see NAND. Signal descriptions Static Memory Controllers"
  }, {
    "title" : "ARM940T timing diagrams",
    "uri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
    "printableUri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
    "clickUri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics/arm940t-timing-diagrams?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
    "excerpt" : "Figure 12.10. ARM940T JTAG input signal timing Figure 12.11 shows the FCLK debug timing parameters. ... ARM940T BCLK related debug output timings Figure 12.15 shows the BCLK related AHB ...",
    "firstSentences" : "ARM940T timing diagrams The AMBA bus interface of the ARM940T conforms to the AMBA Specification. See this document for the relevant timing diagrams. Figure 12.1 shows the FCLK timing parameters.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM940T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
      "firstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM940T Technical Reference Manual ",
        "document_number" : "ddi0144",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490885",
        "sysurihash" : "H7qCdOrKeñ07MeTk",
        "urihash" : "H7qCdOrKeñ07MeTk",
        "sysuri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "systransactionid" : 864283,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173266090000,
        "topparentid" : 3490885,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374650000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "concepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149977000,
        "permanentid" : "53b07c9b42364f35408d40b6d1f0e591e269155686eeb34c595938329ee3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e27fafd977155116a61fc",
        "transactionid" : 864283,
        "title" : "ARM940T Technical Reference Manual ",
        "products" : [ "ARM940T" ],
        "date" : 1649149977000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0144:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149977832310698,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2014,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149794574,
        "syssize" : 2014,
        "sysdate" : 1649149977000,
        "haslayout" : "1",
        "topparent" : "3490885",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490885,
        "content_description" : "This document is the technical reference manual for the ARM940T.",
        "wordcount" : 155,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149977000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0144/b/?lang=en",
        "modified" : 1638973930000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149977832310698,
        "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM940T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
      "FirstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "AC Characteristics",
      "uri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
      "excerpt" : "Chapter 12. AC Characteristics This chapter gives the timing diagrams and timing parameters for ... It contains the following sections: ARM940T timing diagrams ARM940T timing parameters.",
      "firstSentences" : "Chapter 12. AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM940T. It contains the following sections: ARM940T timing diagrams ARM940T timing parameters.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM940T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
        "firstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM940T Technical Reference Manual ",
          "document_number" : "ddi0144",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490885",
          "sysurihash" : "H7qCdOrKeñ07MeTk",
          "urihash" : "H7qCdOrKeñ07MeTk",
          "sysuri" : "https://developer.arm.com/documentation/ddi0144/b/en",
          "systransactionid" : 864283,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173266090000,
          "topparentid" : 3490885,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374650000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149977000,
          "permanentid" : "53b07c9b42364f35408d40b6d1f0e591e269155686eeb34c595938329ee3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e27fafd977155116a61fc",
          "transactionid" : 864283,
          "title" : "ARM940T Technical Reference Manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649149977000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0144:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149977832310698,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2014,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149794574,
          "syssize" : 2014,
          "sysdate" : 1649149977000,
          "haslayout" : "1",
          "topparent" : "3490885",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490885,
          "content_description" : "This document is the technical reference manual for the ARM940T.",
          "wordcount" : 155,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149977000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0144/b/?lang=en",
          "modified" : 1638973930000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149977832310698,
          "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM940T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
        "FirstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AC Characteristics ",
        "document_number" : "ddi0144",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490885",
        "sysurihash" : "g50ac50J8VT3Ldi6",
        "urihash" : "g50ac50J8VT3Ldi6",
        "sysuri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
        "systransactionid" : 864283,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1173266090000,
        "topparentid" : 3490885,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374650000,
        "sysconcepts" : "ARM940T timing ; AC Characteristics",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3490885,
        "parentitem" : "5e8e27fafd977155116a61fc",
        "concepts" : "ARM940T timing ; AC Characteristics",
        "documenttype" : "html",
        "isattachment" : "3490885",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149977000,
        "permanentid" : "52d1b1d4b727758a994b0ed72dd3c4e6e7d0b07510e0cb7907a73ffac161",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e27fbfd977155116a633b",
        "transactionid" : 864283,
        "title" : "AC Characteristics ",
        "products" : [ "ARM940T" ],
        "date" : 1649149977000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0144:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149977909361870,
        "sysisattachment" : "3490885",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490885,
        "size" : 222,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149794574,
        "syssize" : 222,
        "sysdate" : 1649149977000,
        "haslayout" : "1",
        "topparent" : "3490885",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490885,
        "content_description" : "This document is the technical reference manual for the ARM940T.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149977000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0144/b/ac-characteristics?lang=en",
        "modified" : 1638973930000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149977909361870,
        "uri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "AC Characteristics",
      "Uri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
      "Excerpt" : "Chapter 12. AC Characteristics This chapter gives the timing diagrams and timing parameters for ... It contains the following sections: ARM940T timing diagrams ARM940T timing parameters.",
      "FirstSentences" : "Chapter 12. AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM940T. It contains the following sections: ARM940T timing diagrams ARM940T timing parameters."
    }, {
      "title" : "ARM940T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
      "firstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM940T Technical Reference Manual ",
        "document_number" : "ddi0144",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490885",
        "sysurihash" : "H7qCdOrKeñ07MeTk",
        "urihash" : "H7qCdOrKeñ07MeTk",
        "sysuri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "systransactionid" : 864283,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173266090000,
        "topparentid" : 3490885,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374650000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "concepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149977000,
        "permanentid" : "53b07c9b42364f35408d40b6d1f0e591e269155686eeb34c595938329ee3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e27fafd977155116a61fc",
        "transactionid" : 864283,
        "title" : "ARM940T Technical Reference Manual ",
        "products" : [ "ARM940T" ],
        "date" : 1649149977000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0144:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149977832310698,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2014,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149794574,
        "syssize" : 2014,
        "sysdate" : 1649149977000,
        "haslayout" : "1",
        "topparent" : "3490885",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490885,
        "content_description" : "This document is the technical reference manual for the ARM940T.",
        "wordcount" : 155,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149977000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0144/b/?lang=en",
        "modified" : 1638973930000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149977832310698,
        "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM940T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
      "FirstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    }, {
      "title" : "Cache lockdown",
      "uri" : "https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
      "printableUri" : "https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
      "clickUri" : "https://developer.arm.com/documentation/ddi0144/b/caches-and-write-buffer/cache-lockdown?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
      "excerpt" : "Cache lockdown To provide predictable code behavior in embedded systems, a mechanism for locking code ... For example, this feature can be used to hold high-priority interrupt routines where ...",
      "firstSentences" : "Cache lockdown To provide predictable code behavior in embedded systems, a mechanism for locking code and data into the ICache and DCache respectively is provided. For example, this feature can be ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM940T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
        "firstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM940T Technical Reference Manual ",
          "document_number" : "ddi0144",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490885",
          "sysurihash" : "H7qCdOrKeñ07MeTk",
          "urihash" : "H7qCdOrKeñ07MeTk",
          "sysuri" : "https://developer.arm.com/documentation/ddi0144/b/en",
          "systransactionid" : 864283,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173266090000,
          "topparentid" : 3490885,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374650000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149977000,
          "permanentid" : "53b07c9b42364f35408d40b6d1f0e591e269155686eeb34c595938329ee3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e27fafd977155116a61fc",
          "transactionid" : 864283,
          "title" : "ARM940T Technical Reference Manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649149977000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0144:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149977832310698,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2014,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149794574,
          "syssize" : 2014,
          "sysdate" : 1649149977000,
          "haslayout" : "1",
          "topparent" : "3490885",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490885,
          "content_description" : "This document is the technical reference manual for the ARM940T.",
          "wordcount" : 155,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149977000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0144/b/?lang=en",
          "modified" : 1638973930000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149977832310698,
          "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM940T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
        "FirstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cache lockdown ",
        "document_number" : "ddi0144",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490885",
        "sysurihash" : "iJdzoHnfiwnHFdZð",
        "urihash" : "iJdzoHnfiwnHFdZð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
        "systransactionid" : 864283,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173266090000,
        "topparentid" : 3490885,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374650000,
        "sysconcepts" : "caches ; lockdown ; DCache ; ICache ; routines ; segments ; CP15 ; noncachable area ; taking note ; bus traffic ; real-time constraint ; embedded systems ; granularity ; coefficients ; high-priority",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3490885,
        "parentitem" : "5e8e27fafd977155116a61fc",
        "concepts" : "caches ; lockdown ; DCache ; ICache ; routines ; segments ; CP15 ; noncachable area ; taking note ; bus traffic ; real-time constraint ; embedded systems ; granularity ; coefficients ; high-priority",
        "documenttype" : "html",
        "isattachment" : "3490885",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149977000,
        "permanentid" : "ccb9839592009c5fcfb3b56f94519812a10d1de20c5430ef8f92397f9605",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e27fafd977155116a627b",
        "transactionid" : 864283,
        "title" : "Cache lockdown ",
        "products" : [ "ARM940T" ],
        "date" : 1649149977000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0144:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149977792807434,
        "sysisattachment" : "3490885",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490885,
        "size" : 1409,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0144/b/caches-and-write-buffer/cache-lockdown?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149794527,
        "syssize" : 1409,
        "sysdate" : 1649149977000,
        "haslayout" : "1",
        "topparent" : "3490885",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490885,
        "content_description" : "This document is the technical reference manual for the ARM940T.",
        "wordcount" : 128,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149977000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0144/b/caches-and-write-buffer/cache-lockdown?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0144/b/caches-and-write-buffer/cache-lockdown?lang=en",
        "modified" : 1638973930000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149977792807434,
        "uri" : "https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
        "syscollection" : "default"
      },
      "Title" : "Cache lockdown",
      "Uri" : "https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0144/b/caches-and-write-buffer/cache-lockdown?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
      "Excerpt" : "Cache lockdown To provide predictable code behavior in embedded systems, a mechanism for locking code ... For example, this feature can be used to hold high-priority interrupt routines where ...",
      "FirstSentences" : "Cache lockdown To provide predictable code behavior in embedded systems, a mechanism for locking code and data into the ICache and DCache respectively is provided. For example, this feature can be ..."
    } ],
    "totalNumberOfChildResults" : 142,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM940T timing diagrams ",
      "document_number" : "ddi0144",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3490885",
      "sysurihash" : "kZCgxMBR2rV8PEgF",
      "urihash" : "kZCgxMBR2rV8PEgF",
      "sysuri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
      "systransactionid" : 864285,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1173266090000,
      "topparentid" : 3490885,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374650000,
      "sysconcepts" : "timing parameters ; coprocessor interface ; shows ; ARM940T ; AMBA",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
      "attachmentparentid" : 3490885,
      "parentitem" : "5e8e27fafd977155116a61fc",
      "concepts" : "timing parameters ; coprocessor interface ; shows ; ARM940T ; AMBA",
      "documenttype" : "html",
      "isattachment" : "3490885",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150059000,
      "permanentid" : "35b136d7bbcdeb12e789115e9e0f880e75eb85bf49d0298fb3b77a39082f",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e27fbfd977155116a633e",
      "transactionid" : 864285,
      "title" : "ARM940T timing diagrams ",
      "products" : [ "ARM940T" ],
      "date" : 1649150059000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0144:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150059504490861,
      "sysisattachment" : "3490885",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3490885,
      "size" : 2203,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics/arm940t-timing-diagrams?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149794574,
      "syssize" : 2203,
      "sysdate" : 1649150059000,
      "haslayout" : "1",
      "topparent" : "3490885",
      "label_version" : "2.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3490885,
      "content_description" : "This document is the technical reference manual for the ARM940T.",
      "wordcount" : 60,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150059000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics/arm940t-timing-diagrams?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0144/b/ac-characteristics/arm940t-timing-diagrams?lang=en",
      "modified" : 1638973930000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150059504490861,
      "uri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
      "syscollection" : "default"
    },
    "Title" : "ARM940T timing diagrams",
    "Uri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics/arm940t-timing-diagrams?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
    "Excerpt" : "Figure 12.10. ARM940T JTAG input signal timing Figure 12.11 shows the FCLK debug timing parameters. ... ARM940T BCLK related debug output timings Figure 12.15 shows the BCLK related AHB ...",
    "FirstSentences" : "ARM940T timing diagrams The AMBA bus interface of the ARM940T conforms to the AMBA Specification. See this document for the relevant timing diagrams. Figure 12.1 shows the FCLK timing parameters."
  }, {
    "title" : "Arm CoreSight ELA-600 Embedded Logic Analyzer Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101088/0200/en/pdf/coresight_ela_600_technical_reference_manual_101088_0200_05_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101088/0200/en/pdf/coresight_ela_600_technical_reference_manual_101088_0200_05_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f902ec4f86e16515cdc14da",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101088/0200/en/pdf/coresight_ela_600_technical_reference_manual_101088_0200_05_en.pdf",
    "excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. This document consists solely of commercial items.",
    "firstSentences" : "Arm® CoreSight™ ELA-600 Embedded Logic Analyzer Revision: r2p0 Technical Reference Manual Copyright © 2017–2020 Arm Limited or its affiliates. All rights reserved. 101088_0200_05_en Arm® CoreSight ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight ELA-600 Embedded Logic Analyzer Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101088/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/101088/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/101088/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101088/0200/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 ELA-600 Embedded Logic Analyzer Technical Reference Manual Revision r2p0 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight ELA-600 Embedded Logic Analyzer Technical Reference Manual ",
        "document_number" : "101088",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4273666",
        "sysurihash" : "I5XsWQfBGa2TwVh1",
        "urihash" : "I5XsWQfBGa2TwVh1",
        "sysuri" : "https://developer.arm.com/documentation/101088/0200/en",
        "systransactionid" : 861322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598350505000,
        "topparentid" : 4273666,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603284674000,
        "sysconcepts" : "Non-Confidential First ; r0p0 EAC ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659" ],
        "concepts" : "Non-Confidential First ; r0p0 EAC ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720693000,
        "permanentid" : "56f4563db626d84b62ad93b8860736ef69afd111b472ee571c5951166126",
        "syslanguage" : [ "English" ],
        "itemid" : "5f902ec2f86e16515cdc145a",
        "transactionid" : 861322,
        "title" : "Arm CoreSight ELA-600 Embedded Logic Analyzer Technical Reference Manual ",
        "products" : [ "CoreSight ELA-600 Embedded Logic Analyzer" ],
        "date" : 1648720693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101088:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720693286607273,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4614,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101088/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720690624,
        "syssize" : 4614,
        "sysdate" : 1648720693000,
        "haslayout" : "1",
        "topparent" : "4273666",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4273666,
        "content_description" : "This book is for the Arm CoreSight ELA-600 Embedded Logic Analyzer.",
        "wordcount" : 306,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101088/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101088/0200/?lang=en",
        "modified" : 1636544095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720693286607273,
        "uri" : "https://developer.arm.com/documentation/101088/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight ELA-600 Embedded Logic Analyzer Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101088/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101088/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/101088/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101088/0200/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 ELA-600 Embedded Logic Analyzer Technical Reference Manual Revision r2p0 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight ELA-600 Embedded Logic Analyzer Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101088/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/101088/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/101088/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101088/0200/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 ELA-600 Embedded Logic Analyzer Technical Reference Manual Revision r2p0 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight ELA-600 Embedded Logic Analyzer Technical Reference Manual ",
        "document_number" : "101088",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4273666",
        "sysurihash" : "I5XsWQfBGa2TwVh1",
        "urihash" : "I5XsWQfBGa2TwVh1",
        "sysuri" : "https://developer.arm.com/documentation/101088/0200/en",
        "systransactionid" : 861322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598350505000,
        "topparentid" : 4273666,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603284674000,
        "sysconcepts" : "Non-Confidential First ; r0p0 EAC ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659" ],
        "concepts" : "Non-Confidential First ; r0p0 EAC ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720693000,
        "permanentid" : "56f4563db626d84b62ad93b8860736ef69afd111b472ee571c5951166126",
        "syslanguage" : [ "English" ],
        "itemid" : "5f902ec2f86e16515cdc145a",
        "transactionid" : 861322,
        "title" : "Arm CoreSight ELA-600 Embedded Logic Analyzer Technical Reference Manual ",
        "products" : [ "CoreSight ELA-600 Embedded Logic Analyzer" ],
        "date" : 1648720693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101088:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720693286607273,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4614,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101088/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720690624,
        "syssize" : 4614,
        "sysdate" : 1648720693000,
        "haslayout" : "1",
        "topparent" : "4273666",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4273666,
        "content_description" : "This book is for the Arm CoreSight ELA-600 Embedded Logic Analyzer.",
        "wordcount" : 306,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101088/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101088/0200/?lang=en",
        "modified" : 1636544095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720693286607273,
        "uri" : "https://developer.arm.com/documentation/101088/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight ELA-600 Embedded Logic Analyzer Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101088/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101088/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/101088/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101088/0200/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 ELA-600 Embedded Logic Analyzer Technical Reference Manual Revision r2p0 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    }, {
      "title" : "Feedback",
      "uri" : "https://developer.arm.com/documentation/101088/0200/en/Preface/Feedback",
      "printableUri" : "https://developer.arm.com/documentation/101088/0200/en/Preface/Feedback",
      "clickUri" : "https://developer.arm.com/documentation/101088/0200/Preface/Feedback?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101088/0200/en/Preface/Feedback",
      "excerpt" : "Feedback Feedback on this product If you have any comments or suggestions about this ... The product revision or version. An explanation with as much information as you can provide.",
      "firstSentences" : "Feedback Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ELA-600 Embedded Logic Analyzer Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101088/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101088/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101088/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101088/0200/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 ELA-600 Embedded Logic Analyzer Technical Reference Manual Revision r2p0 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight ELA-600 Embedded Logic Analyzer Technical Reference Manual ",
          "document_number" : "101088",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4273666",
          "sysurihash" : "I5XsWQfBGa2TwVh1",
          "urihash" : "I5XsWQfBGa2TwVh1",
          "sysuri" : "https://developer.arm.com/documentation/101088/0200/en",
          "systransactionid" : 861322,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1598350505000,
          "topparentid" : 4273666,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603284674000,
          "sysconcepts" : "Non-Confidential First ; r0p0 EAC ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659" ],
          "concepts" : "Non-Confidential First ; r0p0 EAC ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720693000,
          "permanentid" : "56f4563db626d84b62ad93b8860736ef69afd111b472ee571c5951166126",
          "syslanguage" : [ "English" ],
          "itemid" : "5f902ec2f86e16515cdc145a",
          "transactionid" : 861322,
          "title" : "Arm CoreSight ELA-600 Embedded Logic Analyzer Technical Reference Manual ",
          "products" : [ "CoreSight ELA-600 Embedded Logic Analyzer" ],
          "date" : 1648720693000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101088:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers", "Application Developers" ],
          "audience" : [ "hardwareEngineers", "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720693286607273,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4614,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101088/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720690624,
          "syssize" : 4614,
          "sysdate" : 1648720693000,
          "haslayout" : "1",
          "topparent" : "4273666",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4273666,
          "content_description" : "This book is for the Arm CoreSight ELA-600 Embedded Logic Analyzer.",
          "wordcount" : 306,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720693000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101088/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101088/0200/?lang=en",
          "modified" : 1636544095000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720693286607273,
          "uri" : "https://developer.arm.com/documentation/101088/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ELA-600 Embedded Logic Analyzer Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101088/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101088/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101088/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101088/0200/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 ELA-600 Embedded Logic Analyzer Technical Reference Manual Revision r2p0 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Feedback ",
        "document_number" : "101088",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4273666",
        "sysurihash" : "Y9AsRvxaRU4ñseHc",
        "urihash" : "Y9AsRvxaRU4ñseHc",
        "sysuri" : "https://developer.arm.com/documentation/101088/0200/en/Preface/Feedback",
        "systransactionid" : 861322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598350505000,
        "topparentid" : 4273666,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603284674000,
        "sysconcepts" : "arm ; comments ; Feedback Feedback ; explanation ; reader ; Adobe Acrobat ; represented document ; welcomes general ; Analyzer Technical Reference Manual ; CoreSight ELA ; diagnostic procedures",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659" ],
        "attachmentparentid" : 4273666,
        "parentitem" : "5f902ec2f86e16515cdc145a",
        "concepts" : "arm ; comments ; Feedback Feedback ; explanation ; reader ; Adobe Acrobat ; represented document ; welcomes general ; Analyzer Technical Reference Manual ; CoreSight ELA ; diagnostic procedures",
        "documenttype" : "html",
        "isattachment" : "4273666",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720693000,
        "permanentid" : "9a1add358be82152beae67fa2e147c0a9208c93155586471bda3989e89bf",
        "syslanguage" : [ "English" ],
        "itemid" : "5f902ec3f86e16515cdc145e",
        "transactionid" : 861322,
        "title" : "Feedback ",
        "products" : [ "CoreSight ELA-600 Embedded Logic Analyzer" ],
        "date" : 1648720693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101088:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720693288362376,
        "sysisattachment" : "4273666",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4273666,
        "size" : 901,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101088/0200/Preface/Feedback?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720690611,
        "syssize" : 901,
        "sysdate" : 1648720693000,
        "haslayout" : "1",
        "topparent" : "4273666",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4273666,
        "content_description" : "This book is for the Arm CoreSight ELA-600 Embedded Logic Analyzer.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101088/0200/Preface/Feedback?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101088/0200/Preface/Feedback?lang=en",
        "modified" : 1636544095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720693288362376,
        "uri" : "https://developer.arm.com/documentation/101088/0200/en/Preface/Feedback",
        "syscollection" : "default"
      },
      "Title" : "Feedback",
      "Uri" : "https://developer.arm.com/documentation/101088/0200/en/Preface/Feedback",
      "PrintableUri" : "https://developer.arm.com/documentation/101088/0200/en/Preface/Feedback",
      "ClickUri" : "https://developer.arm.com/documentation/101088/0200/Preface/Feedback?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101088/0200/en/Preface/Feedback",
      "Excerpt" : "Feedback Feedback on this product If you have any comments or suggestions about this ... The product revision or version. An explanation with as much information as you can provide.",
      "FirstSentences" : "Feedback Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with ..."
    }, {
      "title" : "Current Counter Value Register",
      "uri" : "https://developer.arm.com/documentation/101088/0200/en/Programmers-model/Current-State-register-summary/Current-Counter-Value-Register",
      "printableUri" : "https://developer.arm.com/documentation/101088/0200/en/Programmers-model/Current-State-register-summary/Current-Counter-Value-Register",
      "clickUri" : "https://developer.arm.com/documentation/101088/0200/Programmers-model/Current-State-register-summary/Current-Counter-Value-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101088/0200/en/Programmers-model/Current-State-register-summary/Current-Counter-Value-Register",
      "excerpt" : "Current Counter Value Register The Current Counter Value Register returns the counter value that was captured when the ... The CCVR characteristics are: Usage constraints No usage constraints.",
      "firstSentences" : "Current Counter Value Register The Current Counter Value Register returns the counter value that was captured when the Current Trigger State Register (CTSR) was read. The CCVR characteristics are: ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ELA-600 Embedded Logic Analyzer Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101088/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101088/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101088/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101088/0200/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 ELA-600 Embedded Logic Analyzer Technical Reference Manual Revision r2p0 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight ELA-600 Embedded Logic Analyzer Technical Reference Manual ",
          "document_number" : "101088",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4273666",
          "sysurihash" : "I5XsWQfBGa2TwVh1",
          "urihash" : "I5XsWQfBGa2TwVh1",
          "sysuri" : "https://developer.arm.com/documentation/101088/0200/en",
          "systransactionid" : 861322,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1598350505000,
          "topparentid" : 4273666,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603284674000,
          "sysconcepts" : "Non-Confidential First ; r0p0 EAC ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659" ],
          "concepts" : "Non-Confidential First ; r0p0 EAC ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720693000,
          "permanentid" : "56f4563db626d84b62ad93b8860736ef69afd111b472ee571c5951166126",
          "syslanguage" : [ "English" ],
          "itemid" : "5f902ec2f86e16515cdc145a",
          "transactionid" : 861322,
          "title" : "Arm CoreSight ELA-600 Embedded Logic Analyzer Technical Reference Manual ",
          "products" : [ "CoreSight ELA-600 Embedded Logic Analyzer" ],
          "date" : 1648720693000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101088:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers", "Application Developers" ],
          "audience" : [ "hardwareEngineers", "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720693286607273,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4614,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101088/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720690624,
          "syssize" : 4614,
          "sysdate" : 1648720693000,
          "haslayout" : "1",
          "topparent" : "4273666",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4273666,
          "content_description" : "This book is for the Arm CoreSight ELA-600 Embedded Logic Analyzer.",
          "wordcount" : 306,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720693000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101088/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101088/0200/?lang=en",
          "modified" : 1636544095000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720693286607273,
          "uri" : "https://developer.arm.com/documentation/101088/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ELA-600 Embedded Logic Analyzer Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101088/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101088/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101088/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101088/0200/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 ELA-600 Embedded Logic Analyzer Technical Reference Manual Revision r2p0 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Current Counter Value Register ",
        "document_number" : "101088",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4273666",
        "sysurihash" : "d6r11ð7ygZuHZGGd",
        "urihash" : "d6r11ð7ygZuHZGGd",
        "sysuri" : "https://developer.arm.com/documentation/101088/0200/en/Programmers-model/Current-State-register-summary/Current-Counter-Value-Register",
        "systransactionid" : 861322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598350505000,
        "topparentid" : 4273666,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603284674000,
        "sysconcepts" : "assignments ; configurations ; register summary",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659" ],
        "attachmentparentid" : 4273666,
        "parentitem" : "5f902ec2f86e16515cdc145a",
        "concepts" : "assignments ; configurations ; register summary",
        "documenttype" : "html",
        "isattachment" : "4273666",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720693000,
        "permanentid" : "ab3a589303c24e2d84a66fee24d759a7af0b51d7fe5d64a586e5c3e87ffb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f902ec3f86e16515cdc148d",
        "transactionid" : 861322,
        "title" : "Current Counter Value Register ",
        "products" : [ "CoreSight ELA-600 Embedded Logic Analyzer" ],
        "date" : 1648720693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101088:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720693250907425,
        "sysisattachment" : "4273666",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4273666,
        "size" : 747,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101088/0200/Programmers-model/Current-State-register-summary/Current-Counter-Value-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720690593,
        "syssize" : 747,
        "sysdate" : 1648720693000,
        "haslayout" : "1",
        "topparent" : "4273666",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4273666,
        "content_description" : "This book is for the Arm CoreSight ELA-600 Embedded Logic Analyzer.",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101088/0200/Programmers-model/Current-State-register-summary/Current-Counter-Value-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101088/0200/Programmers-model/Current-State-register-summary/Current-Counter-Value-Register?lang=en",
        "modified" : 1636544095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720693250907425,
        "uri" : "https://developer.arm.com/documentation/101088/0200/en/Programmers-model/Current-State-register-summary/Current-Counter-Value-Register",
        "syscollection" : "default"
      },
      "Title" : "Current Counter Value Register",
      "Uri" : "https://developer.arm.com/documentation/101088/0200/en/Programmers-model/Current-State-register-summary/Current-Counter-Value-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101088/0200/en/Programmers-model/Current-State-register-summary/Current-Counter-Value-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101088/0200/Programmers-model/Current-State-register-summary/Current-Counter-Value-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101088/0200/en/Programmers-model/Current-State-register-summary/Current-Counter-Value-Register",
      "Excerpt" : "Current Counter Value Register The Current Counter Value Register returns the counter value that was captured when the ... The CCVR characteristics are: Usage constraints No usage constraints.",
      "FirstSentences" : "Current Counter Value Register The Current Counter Value Register returns the counter value that was captured when the Current Trigger State Register (CTSR) was read. The CCVR characteristics are: ..."
    } ],
    "totalNumberOfChildResults" : 115,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreSight ELA-600 Embedded Logic Analyzer Technical Reference Manual ",
      "document_number" : "101088",
      "document_version" : "0200",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4273666",
      "sysauthor" : "ARM",
      "sysurihash" : "vuðFqXyñdycRbtN5",
      "urihash" : "vuðFqXyñdycRbtN5",
      "sysuri" : "https://developer.arm.com/documentation/101088/0200/en/pdf/coresight_ela_600_technical_reference_manual_101088_0200_05_en.pdf",
      "keywords" : "On-chip Debug & Trace, CoreSight Architecture, CoreSight SoC Components, ELA-600, CoreSight ELA-600, Embedded Logic Analyzer",
      "systransactionid" : 861322,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1598350505000,
      "topparentid" : 4273666,
      "numberofpages" : 110,
      "sysconcepts" : "ELA ; trigger states ; assignments ; signals ; output actions ; subsections ; TRIGCTRLn ; registers ; timestamps ; interfaces ; trace data ; comparators ; trigger inputs ; maximum depth ; COMPCTRLn ; base address",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659" ],
      "attachmentparentid" : 4273666,
      "parentitem" : "5f902ec2f86e16515cdc145a",
      "concepts" : "ELA ; trigger states ; assignments ; signals ; output actions ; subsections ; TRIGCTRLn ; registers ; timestamps ; interfaces ; trace data ; comparators ; trigger inputs ; maximum depth ; COMPCTRLn ; base address",
      "documenttype" : "pdf",
      "isattachment" : "4273666",
      "sysindexeddate" : 1648720693000,
      "permanentid" : "d3f05a5757736e08c3a03a57845d15f72b4ee9c5c84ce282a53ef3de45bd",
      "syslanguage" : [ "English" ],
      "itemid" : "5f902ec4f86e16515cdc14da",
      "transactionid" : 861322,
      "title" : "Arm CoreSight ELA-600 Embedded Logic Analyzer Technical Reference Manual ",
      "subject" : "This book is for the Arm® CoreSight ELA-600 Embedded Logic Analyzer.",
      "date" : 1648720693000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101088:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers", "Application Developers" ],
      "audience" : [ "hardwareEngineers", "softwareDevelopers", "applicationDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720693545138832,
      "sysisattachment" : "4273666",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4273666,
      "size" : 872878,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f902ec4f86e16515cdc14da",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720692553,
      "syssubject" : "This book is for the Arm® CoreSight ELA-600 Embedded Logic Analyzer.",
      "syssize" : 872878,
      "sysdate" : 1648720693000,
      "topparent" : "4273666",
      "author" : "ARM",
      "label_version" : "r2p0",
      "systopparentid" : 4273666,
      "content_description" : "This book is for the Arm CoreSight ELA-600 Embedded Logic Analyzer.",
      "wordcount" : 2252,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720693000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f902ec4f86e16515cdc14da",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720693545138832,
      "uri" : "https://developer.arm.com/documentation/101088/0200/en/pdf/coresight_ela_600_technical_reference_manual_101088_0200_05_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight ELA-600 Embedded Logic Analyzer Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101088/0200/en/pdf/coresight_ela_600_technical_reference_manual_101088_0200_05_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101088/0200/en/pdf/coresight_ela_600_technical_reference_manual_101088_0200_05_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f902ec4f86e16515cdc14da",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101088/0200/en/pdf/coresight_ela_600_technical_reference_manual_101088_0200_05_en.pdf",
    "Excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. This document consists solely of commercial items.",
    "FirstSentences" : "Arm® CoreSight™ ELA-600 Embedded Logic Analyzer Revision: r2p0 Technical Reference Manual Copyright © 2017–2020 Arm Limited or its affiliates. All rights reserved. 101088_0200_05_en Arm® CoreSight ..."
  }, {
    "title" : "ARM9TDMI Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
    "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Debug Support",
      "uri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
      "printableUri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
      "clickUri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
      "excerpt" : "Chapter 5. Debug Support This chapter describes the debug support for the ARM9TDMI, including the EmbeddedICE macrocell: About debug Debug systems Debug ... channel. Debug Support Arm9",
      "firstSentences" : "Chapter 5. Debug Support This chapter describes the debug support for the ARM9TDMI, including the EmbeddedICE macrocell: About debug Debug systems Debug interface signals Scan chains and JTAG ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0180",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3505297",
          "sysurihash" : "Zd2OWdGhjsjn8vU1",
          "urihash" : "Zd2OWdGhjsjn8vU1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0180/a/en",
          "systransactionid" : 864282,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1183368068000,
          "topparentid" : 3505297,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378094000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649149944000,
          "permanentid" : "e2d56d35ebad2e972fced5b52f164ba2cb29a9b02c27a7ebd2c0be716473",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e356e88295d1e18d39a7c",
          "transactionid" : 864282,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649149944000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0180:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149944897644087,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149732733,
          "syssize" : 1758,
          "sysdate" : 1649149944000,
          "haslayout" : "1",
          "topparent" : "3505297",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3505297,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149944000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0180/a/?lang=en",
          "modified" : 1638975025000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149944897644087,
          "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug Support ",
        "document_number" : "ddi0180",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505297",
        "sysurihash" : "IzoUkðz2wLP1Hq01",
        "urihash" : "IzoUkðz2wLP1Hq01",
        "sysuri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
        "systransactionid" : 864282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1183368068000,
        "topparentid" : 3505297,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378094000,
        "sysconcepts" : "Clock switching ; EmbeddedICE macrocell ; ARM9TDMI ; core ; JTAG ; interface ; Single stepping ; program counter ; communications",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3505297,
        "parentitem" : "5e8e356e88295d1e18d39a7c",
        "concepts" : "Clock switching ; EmbeddedICE macrocell ; ARM9TDMI ; core ; JTAG ; interface ; Single stepping ; program counter ; communications",
        "documenttype" : "html",
        "isattachment" : "3505297",
        "sysindexeddate" : 1649149944000,
        "permanentid" : "7ee9d2ba5afa9fb2561c36c32233cf0e911a27ed4292474c82193f92dc4b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e356f88295d1e18d39abb",
        "transactionid" : 864282,
        "title" : "Debug Support ",
        "products" : [ "Arm9" ],
        "date" : 1649149944000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0180:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149944787102081,
        "sysisattachment" : "3505297",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3505297,
        "size" : 540,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149732702,
        "syssize" : 540,
        "sysdate" : 1649149944000,
        "haslayout" : "1",
        "topparent" : "3505297",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505297,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149944000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0180/a/debug-support?lang=en",
        "modified" : 1638975025000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149944787102081,
        "uri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
        "syscollection" : "default"
      },
      "Title" : "Debug Support",
      "Uri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
      "Excerpt" : "Chapter 5. Debug Support This chapter describes the debug support for the ARM9TDMI, including the EmbeddedICE macrocell: About debug Debug systems Debug ... channel. Debug Support Arm9",
      "FirstSentences" : "Chapter 5. Debug Support This chapter describes the debug support for the ARM9TDMI, including the EmbeddedICE macrocell: About debug Debug systems Debug interface signals Scan chains and JTAG ..."
    }, {
      "title" : "About debug",
      "uri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
      "printableUri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
      "clickUri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support/about-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
      "excerpt" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port ... Refer to this standard for an explanation of the terms used in this chapter and for a ...",
      "firstSentences" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port and Boundary-Scan Architecture. Refer to this standard for an explanation of the terms used ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0180",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3505297",
          "sysurihash" : "Zd2OWdGhjsjn8vU1",
          "urihash" : "Zd2OWdGhjsjn8vU1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0180/a/en",
          "systransactionid" : 864282,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1183368068000,
          "topparentid" : 3505297,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378094000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649149944000,
          "permanentid" : "e2d56d35ebad2e972fced5b52f164ba2cb29a9b02c27a7ebd2c0be716473",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e356e88295d1e18d39a7c",
          "transactionid" : 864282,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649149944000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0180:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149944897644087,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149732733,
          "syssize" : 1758,
          "sysdate" : 1649149944000,
          "haslayout" : "1",
          "topparent" : "3505297",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3505297,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149944000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0180/a/?lang=en",
          "modified" : 1638975025000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149944897644087,
          "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About debug ",
        "document_number" : "ddi0180",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505297",
        "sysurihash" : "qWwsuñ5o844ð2ShI",
        "urihash" : "qWwsuñ5o844ð2ShI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
        "systransactionid" : 864282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1183368068000,
        "topparentid" : 3505297,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378094000,
        "sysconcepts" : "core ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; interface ; request ; EmbeddedICE macrocell ; functional unit ; execution resumed ; debugging features ; explanation of the terms ; store-multiple",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3505297,
        "parentitem" : "5e8e356e88295d1e18d39a7c",
        "concepts" : "core ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; interface ; request ; EmbeddedICE macrocell ; functional unit ; execution resumed ; debugging features ; explanation of the terms ; store-multiple",
        "documenttype" : "html",
        "isattachment" : "3505297",
        "sysindexeddate" : 1649149944000,
        "permanentid" : "22eff4f48c6895af2608a46e82440122c157dae298249c2deb4161fd2ca2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e356f88295d1e18d39abc",
        "transactionid" : 864282,
        "title" : "About debug ",
        "products" : [ "Arm9" ],
        "date" : 1649149944000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0180:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149944751064955,
        "sysisattachment" : "3505297",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3505297,
        "size" : 1685,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support/about-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149732702,
        "syssize" : 1685,
        "sysdate" : 1649149944000,
        "haslayout" : "1",
        "topparent" : "3505297",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505297,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149944000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support/about-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0180/a/debug-support/about-debug?lang=en",
        "modified" : 1638975025000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149944751064955,
        "uri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
        "syscollection" : "default"
      },
      "Title" : "About debug",
      "Uri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support/about-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
      "Excerpt" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port ... Refer to this standard for an explanation of the terms used in this chapter and for a ...",
      "FirstSentences" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port and Boundary-Scan Architecture. Refer to this standard for an explanation of the terms used ..."
    }, {
      "title" : "Unidirectional/bidirectional mode interface",
      "uri" : "https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0180/a/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
      "excerpt" : "Unidirectional\\/bidirectional mode interface The ARM9TDMI supports connection to ... This is controlled by the UNIEN input. ... DD[31:0] then forms a unidirectional write data data bus.",
      "firstSentences" : "Unidirectional\\/bidirectional mode interface The ARM9TDMI supports connection to external memory systems using either a bidirectional data data bus or two unidirectional buses. This is controlled ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0180",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3505297",
          "sysurihash" : "Zd2OWdGhjsjn8vU1",
          "urihash" : "Zd2OWdGhjsjn8vU1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0180/a/en",
          "systransactionid" : 864282,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1183368068000,
          "topparentid" : 3505297,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378094000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649149944000,
          "permanentid" : "e2d56d35ebad2e972fced5b52f164ba2cb29a9b02c27a7ebd2c0be716473",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e356e88295d1e18d39a7c",
          "transactionid" : 864282,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649149944000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0180:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149944897644087,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149732733,
          "syssize" : 1758,
          "sysdate" : 1649149944000,
          "haslayout" : "1",
          "topparent" : "3505297",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3505297,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149944000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0180/a/?lang=en",
          "modified" : 1638975025000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149944897644087,
          "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Unidirectional/bidirectional mode interface ",
        "document_number" : "ddi0180",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505297",
        "sysurihash" : "yOKeK2AVclðuVCnE",
        "urihash" : "yOKeK2AVclðuVCnE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
        "systransactionid" : 864282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1183368068000,
        "topparentid" : 3505297,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378094000,
        "sysconcepts" : "data bus ; UNIEN ; ARM9TDMI ; tristate ; memory ; timing ; instruction nHIGHZ ; pins IABE ; systems using ; supports connection",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3505297,
        "parentitem" : "5e8e356e88295d1e18d39a7c",
        "concepts" : "data bus ; UNIEN ; ARM9TDMI ; tristate ; memory ; timing ; instruction nHIGHZ ; pins IABE ; systems using ; supports connection",
        "documenttype" : "html",
        "isattachment" : "3505297",
        "sysindexeddate" : 1649149944000,
        "permanentid" : "2f5fe0e9778ffd82a7fb24949335ed47e91f2a0fd3731e5f467c8576db76",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e356f88295d1e18d39aae",
        "transactionid" : 864282,
        "title" : "Unidirectional/bidirectional mode interface ",
        "products" : [ "Arm9" ],
        "date" : 1649149944000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0180:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149944722387958,
        "sysisattachment" : "3505297",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3505297,
        "size" : 941,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0180/a/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149732718,
        "syssize" : 941,
        "sysdate" : 1649149944000,
        "haslayout" : "1",
        "topparent" : "3505297",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505297,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149944000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0180/a/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0180/a/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface?lang=en",
        "modified" : 1638975025000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149944722387958,
        "uri" : "https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
        "syscollection" : "default"
      },
      "Title" : "Unidirectional/bidirectional mode interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0180/a/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
      "Excerpt" : "Unidirectional\\/bidirectional mode interface The ARM9TDMI supports connection to ... This is controlled by the UNIEN input. ... DD[31:0] then forms a unidirectional write data data bus.",
      "FirstSentences" : "Unidirectional\\/bidirectional mode interface The ARM9TDMI supports connection to external memory systems using either a bidirectional data data bus or two unidirectional buses. This is controlled ..."
    } ],
    "totalNumberOfChildResults" : 110,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM9TDMI Technical Reference Manual ",
      "document_number" : "ddi0180",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3505297",
      "sysurihash" : "Zd2OWdGhjsjn8vU1",
      "urihash" : "Zd2OWdGhjsjn8vU1",
      "sysuri" : "https://developer.arm.com/documentation/ddi0180/a/en",
      "systransactionid" : 864282,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1183368068000,
      "topparentid" : 3505297,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378094000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "sysindexeddate" : 1649149944000,
      "permanentid" : "e2d56d35ebad2e972fced5b52f164ba2cb29a9b02c27a7ebd2c0be716473",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e356e88295d1e18d39a7c",
      "transactionid" : 864282,
      "title" : "ARM9TDMI Technical Reference Manual ",
      "products" : [ "Arm9" ],
      "date" : 1649149944000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0180:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149944897644087,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1758,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149732733,
      "syssize" : 1758,
      "sysdate" : 1649149944000,
      "haslayout" : "1",
      "topparent" : "3505297",
      "label_version" : "3.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3505297,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.",
      "wordcount" : 135,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149944000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0180/a/?lang=en",
      "modified" : 1638975025000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149944897644087,
      "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
      "syscollection" : "default"
    },
    "Title" : "ARM9TDMI Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
    "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
  }, {
    "title" : "Arm DynamIQ Shared Unit-110",
    "uri" : "https://developer.arm.com/documentation/102639/0201/en",
    "printableUri" : "https://developer.arm.com/documentation/102639/0201/en",
    "clickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
    "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
    "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Arm DynamIQ Shared Unit-110",
      "uri" : "https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/611e9446d5c3af0155491bf8",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
      "excerpt" : "Arm® DynamIQ™ Shared Unit-110 Technical Reference ... This document may be translated into other languages for convenience, and you agree ... English version of the Agreement shall prevail.",
      "firstSentences" : "Arm® DynamIQ™ Shared Unit-110 Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102639_0201_01_en Arm® DynamIQ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit-110",
        "uri" : "https://developer.arm.com/documentation/102639/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/102639/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  DynamIQ Shared Unit-110 ",
          "document_number" : "102639",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4857941",
          "sysurihash" : "GR2NEq2KD4x5HnCR",
          "urihash" : "GR2NEq2KD4x5HnCR",
          "sysuri" : "https://developer.arm.com/documentation/102639/0201/en",
          "systransactionid" : 864278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1629331200000,
          "topparentid" : 4857941,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1629393964000,
          "sysconcepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b" ],
          "concepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149740000,
          "permanentid" : "84efb2011c48f492114b3796f3fb3ed2957ff9986bbbd4252354b7698bf6",
          "syslanguage" : [ "English" ],
          "itemid" : "611e942cd5c3af0155491859",
          "transactionid" : 864278,
          "title" : "Arm  DynamIQ Shared Unit-110 ",
          "products" : [ "DynamIQ Shared Unit 110" ],
          "date" : 1649149740000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102639:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "socDesigners", "softwareDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1649149740304725438,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4428,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149482878,
          "syssize" : 4428,
          "sysdate" : 1649149740000,
          "haslayout" : "1",
          "topparent" : "4857941",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4857941,
          "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110" ],
          "document_revision" : "0201-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149740000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102639/0201/?lang=en",
          "modified" : 1637926463000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149740304725438,
          "uri" : "https://developer.arm.com/documentation/102639/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit-110",
        "Uri" : "https://developer.arm.com/documentation/102639/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102639/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm  DynamIQ Shared Unit-110 ",
        "document_number" : "102639",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4857941",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "ZIDSYnI5RKPpD5rT",
        "urihash" : "ZIDSYnI5RKPpD5rT",
        "sysuri" : "https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
        "keywords" : "Processors, Application Processor, Cortex-A, DSU-110",
        "systransactionid" : 864278,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1629331200000,
        "topparentid" : 4857941,
        "numberofpages" : 701,
        "sysconcepts" : "configurations ; registers ; clusters ; cores ; Arm Limited ; transactions ; DSU ; L3 caches ; PPUs ; detailed information ; Utility bus ; transitions ; controls ; caches ; interfacing ; DebugBlock",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b" ],
        "attachmentparentid" : 4857941,
        "parentitem" : "611e942cd5c3af0155491859",
        "concepts" : "configurations ; registers ; clusters ; cores ; Arm Limited ; transactions ; DSU ; L3 caches ; PPUs ; detailed information ; Utility bus ; transitions ; controls ; caches ; interfacing ; DebugBlock",
        "documenttype" : "pdf",
        "isattachment" : "4857941",
        "sysindexeddate" : 1649149740000,
        "permanentid" : "8d063d80a42c2e9144bb414a0a63deb970c9be289ac12b88e4fbd1407de6",
        "syslanguage" : [ "English" ],
        "itemid" : "611e9446d5c3af0155491bf8",
        "transactionid" : 864278,
        "title" : "Arm  DynamIQ Shared Unit-110 ",
        "subject" : "This manual is for the DynamIQ Shared Unit-110. \n                It provides reference information and contains programming details for registers. It also describes the memory system, \n                the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110.",
        "date" : 1649149739000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102639:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "socDesigners", "softwareDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649149739529951935,
        "sysisattachment" : "4857941",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4857941,
        "size" : 4767995,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/611e9446d5c3af0155491bf8",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149489135,
        "syssubject" : "This manual is for the DynamIQ Shared Unit-110. \n                It provides reference information and contains programming details for registers. It also describes the memory system, \n                the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110.",
        "syssize" : 4767995,
        "sysdate" : 1649149739000,
        "topparent" : "4857941",
        "author" : "Arm Ltd.",
        "label_version" : "r2p1",
        "systopparentid" : 4857941,
        "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
        "wordcount" : 5052,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149740000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/611e9446d5c3af0155491bf8",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149739529951935,
        "uri" : "https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm DynamIQ Shared Unit-110",
      "Uri" : "https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/611e9446d5c3af0155491bf8",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
      "Excerpt" : "Arm® DynamIQ™ Shared Unit-110 Technical Reference ... This document may be translated into other languages for convenience, and you agree ... English version of the Agreement shall prevail.",
      "FirstSentences" : "Arm® DynamIQ™ Shared Unit-110 Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102639_0201_01_en Arm® DynamIQ ..."
    }, {
      "title" : "ERXPFGCTL_EL1, Selected Pseudo-fault Generation Control Register",
      "uri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
      "printableUri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
      "clickUri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
      "excerpt" : "[29:13] ... This bit is RES0. ... Controls whether this type of error condition might be generated. 0 No error of this type is generated. ... [1] UC Uncontainable Error generation enable.",
      "firstSentences" : "ERXPFGCTL_EL1, Selected Pseudo-fault Generation Control Register Accesses the ext-CLUSTERRAS_ERR0PFGCTL register when the value in AArch64-ERRSELR_EL1.SEL is set to 0. Configurations This register ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit-110",
        "uri" : "https://developer.arm.com/documentation/102639/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/102639/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  DynamIQ Shared Unit-110 ",
          "document_number" : "102639",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4857941",
          "sysurihash" : "GR2NEq2KD4x5HnCR",
          "urihash" : "GR2NEq2KD4x5HnCR",
          "sysuri" : "https://developer.arm.com/documentation/102639/0201/en",
          "systransactionid" : 864278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1629331200000,
          "topparentid" : 4857941,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1629393964000,
          "sysconcepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b" ],
          "concepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149740000,
          "permanentid" : "84efb2011c48f492114b3796f3fb3ed2957ff9986bbbd4252354b7698bf6",
          "syslanguage" : [ "English" ],
          "itemid" : "611e942cd5c3af0155491859",
          "transactionid" : 864278,
          "title" : "Arm  DynamIQ Shared Unit-110 ",
          "products" : [ "DynamIQ Shared Unit 110" ],
          "date" : 1649149740000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102639:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "socDesigners", "softwareDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1649149740304725438,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4428,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149482878,
          "syssize" : 4428,
          "sysdate" : 1649149740000,
          "haslayout" : "1",
          "topparent" : "4857941",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4857941,
          "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110" ],
          "document_revision" : "0201-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149740000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102639/0201/?lang=en",
          "modified" : 1637926463000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149740304725438,
          "uri" : "https://developer.arm.com/documentation/102639/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit-110",
        "Uri" : "https://developer.arm.com/documentation/102639/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102639/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ERXPFGCTL_EL1, Selected Pseudo-fault Generation Control Register ",
        "document_number" : "102639",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4857941",
        "sysurihash" : "XxafYuB9ñ8CMIx70",
        "urihash" : "XxafYuB9ñ8CMIx70",
        "sysuri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1629331200000,
        "topparentid" : 4857941,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1629393964000,
        "sysconcepts" : "Controls ; configurations ; injected error ; ERR0STATUS ; CI ; AV ; UEO Latent ; See individual ; Functional group",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b" ],
        "attachmentparentid" : 4857941,
        "parentitem" : "611e942cd5c3af0155491859",
        "concepts" : "Controls ; configurations ; injected error ; ERR0STATUS ; CI ; AV ; UEO Latent ; See individual ; Functional group",
        "documenttype" : "html",
        "isattachment" : "4857941",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149725000,
        "permanentid" : "27c5faa540eaa415092ca4af04baea263dbf6db7e8a78eda071c577e11a7",
        "syslanguage" : [ "English" ],
        "itemid" : "611e943bd5c3af0155491932",
        "transactionid" : 864277,
        "title" : "ERXPFGCTL_EL1, Selected Pseudo-fault Generation Control Register ",
        "products" : [ "DynamIQ Shared Unit 110" ],
        "date" : 1649149725000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102639:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "socDesigners", "softwareDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649149725252605432,
        "sysisattachment" : "4857941",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4857941,
        "size" : 6624,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149482770,
        "syssize" : 6624,
        "sysdate" : 1649149725000,
        "haslayout" : "1",
        "topparent" : "4857941",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4857941,
        "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
        "wordcount" : 197,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110" ],
        "document_revision" : "0201-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149725000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102639/0201/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register?lang=en",
        "modified" : 1637926463000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149725252605432,
        "uri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
        "syscollection" : "default"
      },
      "Title" : "ERXPFGCTL_EL1, Selected Pseudo-fault Generation Control Register",
      "Uri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
      "ClickUri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
      "Excerpt" : "[29:13] ... This bit is RES0. ... Controls whether this type of error condition might be generated. 0 No error of this type is generated. ... [1] UC Uncontainable Error generation enable.",
      "FirstSentences" : "ERXPFGCTL_EL1, Selected Pseudo-fault Generation Control Register Accesses the ext-CLUSTERRAS_ERR0PFGCTL register when the value in AArch64-ERRSELR_EL1.SEL is set to 0. Configurations This register ..."
    }, {
      "title" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3)",
      "uri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
      "printableUri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
      "clickUri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
      "excerpt" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3) Provides EL3 configuration options for self-hosted debug ... Configurations This register is available in all configurations.",
      "firstSentences" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3) Provides EL3 configuration options for self-hosted debug and the Performance Monitors Extension. Configurations This register is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit-110",
        "uri" : "https://developer.arm.com/documentation/102639/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/102639/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  DynamIQ Shared Unit-110 ",
          "document_number" : "102639",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4857941",
          "sysurihash" : "GR2NEq2KD4x5HnCR",
          "urihash" : "GR2NEq2KD4x5HnCR",
          "sysuri" : "https://developer.arm.com/documentation/102639/0201/en",
          "systransactionid" : 864278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1629331200000,
          "topparentid" : 4857941,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1629393964000,
          "sysconcepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b" ],
          "concepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149740000,
          "permanentid" : "84efb2011c48f492114b3796f3fb3ed2957ff9986bbbd4252354b7698bf6",
          "syslanguage" : [ "English" ],
          "itemid" : "611e942cd5c3af0155491859",
          "transactionid" : 864278,
          "title" : "Arm  DynamIQ Shared Unit-110 ",
          "products" : [ "DynamIQ Shared Unit 110" ],
          "date" : 1649149740000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102639:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "socDesigners", "softwareDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1649149740304725438,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4428,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149482878,
          "syssize" : 4428,
          "sysdate" : 1649149740000,
          "haslayout" : "1",
          "topparent" : "4857941",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4857941,
          "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110" ],
          "document_revision" : "0201-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149740000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102639/0201/?lang=en",
          "modified" : 1637926463000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149740304725438,
          "uri" : "https://developer.arm.com/documentation/102639/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit-110",
        "Uri" : "https://developer.arm.com/documentation/102639/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102639/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3) ",
        "document_number" : "102639",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4857941",
        "sysurihash" : "EsXhUljYogwFly18",
        "urihash" : "EsXhUljYogwFly18",
        "sysuri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1629331200000,
        "topparentid" : 4857941,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1629393964000,
        "sysconcepts" : "Monitors Non-secure Access ; registers ; el3 ; clusterpmmdcr ; imp ; Reset ; configurations ; RES0 ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b" ],
        "attachmentparentid" : 4857941,
        "parentitem" : "611e942cd5c3af0155491859",
        "concepts" : "Monitors Non-secure Access ; registers ; el3 ; clusterpmmdcr ; imp ; Reset ; configurations ; RES0 ; assignments",
        "documenttype" : "html",
        "isattachment" : "4857941",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149725000,
        "permanentid" : "9e201d88a6fff082f50d45a7af513adf545fad4034551bdef6efa78d66d5",
        "syslanguage" : [ "English" ],
        "itemid" : "611e943ad5c3af015549191c",
        "transactionid" : 864277,
        "title" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3) ",
        "products" : [ "DynamIQ Shared Unit 110" ],
        "date" : 1649149725000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102639:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "socDesigners", "softwareDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649149725162600738,
        "sysisattachment" : "4857941",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4857941,
        "size" : 1985,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149482849,
        "syssize" : 1985,
        "sysdate" : 1649149725000,
        "haslayout" : "1",
        "topparent" : "4857941",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4857941,
        "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
        "wordcount" : 116,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110" ],
        "document_revision" : "0201-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149725000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102639/0201/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-?lang=en",
        "modified" : 1637926463000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149725162600738,
        "uri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
        "syscollection" : "default"
      },
      "Title" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3)",
      "Uri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
      "PrintableUri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
      "ClickUri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
      "Excerpt" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3) Provides EL3 configuration options for self-hosted debug ... Configurations This register is available in all configurations.",
      "FirstSentences" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3) Provides EL3 configuration options for self-hosted debug and the Performance Monitors Extension. Configurations This register is ..."
    } ],
    "totalNumberOfChildResults" : 530,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm  DynamIQ Shared Unit-110 ",
      "document_number" : "102639",
      "document_version" : "0201",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4857941",
      "sysurihash" : "GR2NEq2KD4x5HnCR",
      "urihash" : "GR2NEq2KD4x5HnCR",
      "sysuri" : "https://developer.arm.com/documentation/102639/0201/en",
      "systransactionid" : 864278,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1629331200000,
      "topparentid" : 4857941,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1629393964000,
      "sysconcepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b" ],
      "concepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149740000,
      "permanentid" : "84efb2011c48f492114b3796f3fb3ed2957ff9986bbbd4252354b7698bf6",
      "syslanguage" : [ "English" ],
      "itemid" : "611e942cd5c3af0155491859",
      "transactionid" : 864278,
      "title" : "Arm  DynamIQ Shared Unit-110 ",
      "products" : [ "DynamIQ Shared Unit 110" ],
      "date" : 1649149740000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102639:0201:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "socDesigners", "softwareDevelopers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1649149740304725438,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4428,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149482878,
      "syssize" : 4428,
      "sysdate" : 1649149740000,
      "haslayout" : "1",
      "topparent" : "4857941",
      "label_version" : "r2p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4857941,
      "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
      "wordcount" : 295,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110" ],
      "document_revision" : "0201-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149740000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102639/0201/?lang=en",
      "modified" : 1637926463000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149740304725438,
      "uri" : "https://developer.arm.com/documentation/102639/0201/en",
      "syscollection" : "default"
    },
    "Title" : "Arm DynamIQ Shared Unit-110",
    "Uri" : "https://developer.arm.com/documentation/102639/0201/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102639/0201/en",
    "ClickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
    "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
    "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ..."
  }, {
    "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
    "excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
    "firstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Programmers Model",
      "uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
      "excerpt" : "Chapter 2. Programmers Model This chapter describes implementation-specific features of the Cortex- ... It contains the following sections: About the programmers model VFP register access ...",
      "firstSentences" : "Chapter 2. Programmers Model This chapter describes implementation-specific features of the Cortex-A5 FPU that are useful to programmers. It contains the following sections: About the programmers ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
        "excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0449",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5024306",
          "sysurihash" : "sZjq96Ada3sGGKD6",
          "urihash" : "sZjq96Ada3sGGKD6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0449/b/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287427025000,
          "topparentid" : 5024306,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594106842000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149724000,
          "permanentid" : "d5ffe69267d4650532e9d20b5e894f5660c5c38c5ded3298b90934c891ac",
          "syslanguage" : [ "English" ],
          "itemid" : "5f0423dacafe527e86f5ca8d",
          "transactionid" : 864277,
          "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649149724000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0449:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149724852945567,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1925,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149506360,
          "syssize" : 1925,
          "sysdate" : 1649149724000,
          "haslayout" : "1",
          "topparent" : "5024306",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5024306,
          "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU).",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149724000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0449/b/?lang=en",
          "modified" : 1639131612000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149724852945567,
          "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
        "Excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Programmers Model ",
        "document_number" : "ddi0449",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5024306",
        "sysurihash" : "SCL4SpYP3HHzbQAK",
        "urihash" : "SCL4SpYP3HHzbQAK",
        "sysuri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287427025000,
        "topparentid" : 5024306,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594106842000,
        "sysconcepts" : "register ; programmers ; A5 FPU ; implementation-specific features",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 5024306,
        "parentitem" : "5f0423dacafe527e86f5ca8d",
        "concepts" : "register ; programmers ; A5 FPU ; implementation-specific features",
        "documenttype" : "html",
        "isattachment" : "5024306",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149724000,
        "permanentid" : "f300747f4b1a9245115c8e357e479ee1f940bb28687e164c874e97972404",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0423dbcafe527e86f5ca9d",
        "transactionid" : 864277,
        "title" : "Programmers Model ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649149724000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0449:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149724213460685,
        "sysisattachment" : "5024306",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5024306,
        "size" : 289,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149506341,
        "syssize" : 289,
        "sysdate" : 1649149724000,
        "haslayout" : "1",
        "topparent" : "5024306",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5024306,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU).",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149724000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0449/b/Programmers-Model?lang=en",
        "modified" : 1639131612000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149724213460685,
        "uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
        "syscollection" : "default"
      },
      "Title" : "Programmers Model",
      "Uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
      "Excerpt" : "Chapter 2. Programmers Model This chapter describes implementation-specific features of the Cortex- ... It contains the following sections: About the programmers model VFP register access ...",
      "FirstSentences" : "Chapter 2. Programmers Model This chapter describes implementation-specific features of the Cortex-A5 FPU that are useful to programmers. It contains the following sections: About the programmers ..."
    }, {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model/About-the-programmers-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
      "excerpt" : "About the programmers model This section introduces the Cortex-A5 FPU implementation ... In this implementation: All scalar operations are implemented entirely in hardware, ... RO Read only.",
      "firstSentences" : "About the programmers model This section introduces the Cortex-A5 FPU implementation of the VFPv4 floating-point architecture, VFPv4-D16, with version 2 of the Common VFP subarchitecture. In this ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
        "excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0449",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5024306",
          "sysurihash" : "sZjq96Ada3sGGKD6",
          "urihash" : "sZjq96Ada3sGGKD6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0449/b/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287427025000,
          "topparentid" : 5024306,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594106842000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149724000,
          "permanentid" : "d5ffe69267d4650532e9d20b5e894f5660c5c38c5ded3298b90934c891ac",
          "syslanguage" : [ "English" ],
          "itemid" : "5f0423dacafe527e86f5ca8d",
          "transactionid" : 864277,
          "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649149724000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0449:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149724852945567,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1925,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149506360,
          "syssize" : 1925,
          "sysdate" : 1649149724000,
          "haslayout" : "1",
          "topparent" : "5024306",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5024306,
          "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU).",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149724000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0449/b/?lang=en",
          "modified" : 1639131612000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149724852945567,
          "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
        "Excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "ddi0449",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5024306",
        "sysurihash" : "kqLGh3WXS9g552RO",
        "urihash" : "kqLGh3WXS9g552RO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287427025000,
        "topparentid" : 5024306,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594106842000,
        "sysconcepts" : "A5 FPU ; vector operation ; Cortex ; VFPv4 ; access types ; code execution ; synchronous bounce ; floating-point architecture ; flush-to-zero ; subarchitecture",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 5024306,
        "parentitem" : "5f0423dacafe527e86f5ca8d",
        "concepts" : "A5 FPU ; vector operation ; Cortex ; VFPv4 ; access types ; code execution ; synchronous bounce ; floating-point architecture ; flush-to-zero ; subarchitecture",
        "documenttype" : "html",
        "isattachment" : "5024306",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149723000,
        "permanentid" : "b75578473fb0ad97e0a017b4a654c2e53f8f5fd56be66e915713e331c9bd",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0423dbcafe527e86f5ca9e",
        "transactionid" : 864277,
        "title" : "About the programmers model ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649149723000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0449:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149723654618296,
        "sysisattachment" : "5024306",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5024306,
        "size" : 799,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model/About-the-programmers-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149506341,
        "syssize" : 799,
        "sysdate" : 1649149723000,
        "haslayout" : "1",
        "topparent" : "5024306",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5024306,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU).",
        "wordcount" : 83,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149723000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model/About-the-programmers-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0449/b/Programmers-Model/About-the-programmers-model?lang=en",
        "modified" : 1639131612000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149723654618296,
        "uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model/About-the-programmers-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
      "Excerpt" : "About the programmers model This section introduces the Cortex-A5 FPU implementation ... In this implementation: All scalar operations are implemented entirely in hardware, ... RO Read only.",
      "FirstSentences" : "About the programmers model This section introduces the Cortex-A5 FPU implementation of the VFPv4 floating-point architecture, VFPv4-D16, with version 2 of the Common VFP subarchitecture. In this ..."
    }, {
      "title" : "Glossary",
      "uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
      "printableUri" : "https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
      "clickUri" : "https://developer.arm.com/documentation/ddi0449/b/Glossary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
      "excerpt" : "Doubleword A 64-bit data item. ... When an enabled exception occurs, a trap to the user handler is taken. ... When in the exceptional state, the issue of a trigger instruction to the FPU ...",
      "firstSentences" : "Glossary This glossary describes some of the terms used in ARM manuals. Where terms can have several meanings, the meaning presented here is intended. Abort A mechanism that indicates to a core ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
        "excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0449",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5024306",
          "sysurihash" : "sZjq96Ada3sGGKD6",
          "urihash" : "sZjq96Ada3sGGKD6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0449/b/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287427025000,
          "topparentid" : 5024306,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594106842000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149724000,
          "permanentid" : "d5ffe69267d4650532e9d20b5e894f5660c5c38c5ded3298b90934c891ac",
          "syslanguage" : [ "English" ],
          "itemid" : "5f0423dacafe527e86f5ca8d",
          "transactionid" : 864277,
          "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649149724000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0449:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149724852945567,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1925,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149506360,
          "syssize" : 1925,
          "sysdate" : 1649149724000,
          "haslayout" : "1",
          "topparent" : "5024306",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5024306,
          "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU).",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149724000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0449/b/?lang=en",
          "modified" : 1639131612000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149724852945567,
          "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
        "Excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Glossary ",
        "document_number" : "ddi0449",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5024306",
        "sysurihash" : "ro6HgDqU6h3crHqq",
        "urihash" : "ro6HgDqU6h3crHqq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287427025000,
        "topparentid" : 5024306,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594106842000,
        "sysconcepts" : "instructions ; FPU coprocessor ; memory ; ARM ; invalid ; core ; Prefetch ; vector operations ; support code ; addressing modes ; input precision ; trap handler ; floating-point ; significand ; implementations ; double-precision",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 5024306,
        "parentitem" : "5f0423dacafe527e86f5ca8d",
        "concepts" : "instructions ; FPU coprocessor ; memory ; ARM ; invalid ; core ; Prefetch ; vector operations ; support code ; addressing modes ; input precision ; trap handler ; floating-point ; significand ; implementations ; double-precision",
        "documenttype" : "html",
        "isattachment" : "5024306",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149722000,
        "permanentid" : "4a2af720bdf15c87727cc807fc8d32c8f544486c1765e2493da95b44ef82",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0423dbcafe527e86f5caab",
        "transactionid" : 864277,
        "title" : "Glossary ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649149722000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0449:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149722684344502,
        "sysisattachment" : "5024306",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5024306,
        "size" : 17929,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0449/b/Glossary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149506360,
        "syssize" : 17929,
        "sysdate" : 1649149722000,
        "haslayout" : "1",
        "topparent" : "5024306",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5024306,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU).",
        "wordcount" : 627,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149722000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0449/b/Glossary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0449/b/Glossary?lang=en",
        "modified" : 1639131612000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149722684344502,
        "uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
        "syscollection" : "default"
      },
      "Title" : "Glossary",
      "Uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0449/b/Glossary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
      "Excerpt" : "Doubleword A 64-bit data item. ... When an enabled exception occurs, a trap to the user handler is taken. ... When in the exceptional state, the issue of a trigger instruction to the FPU ...",
      "FirstSentences" : "Glossary This glossary describes some of the terms used in ARM manuals. Where terms can have several meanings, the meaning presented here is intended. Abort A mechanism that indicates to a core ..."
    } ],
    "totalNumberOfChildResults" : 25,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
      "document_number" : "ddi0449",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5024306",
      "sysurihash" : "sZjq96Ada3sGGKD6",
      "urihash" : "sZjq96Ada3sGGKD6",
      "sysuri" : "https://developer.arm.com/documentation/ddi0449/b/en",
      "systransactionid" : 864277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1287427025000,
      "topparentid" : 5024306,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594106842000,
      "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
      "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149724000,
      "permanentid" : "d5ffe69267d4650532e9d20b5e894f5660c5c38c5ded3298b90934c891ac",
      "syslanguage" : [ "English" ],
      "itemid" : "5f0423dacafe527e86f5ca8d",
      "transactionid" : 864277,
      "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
      "products" : [ "Cortex-A5" ],
      "date" : 1649149724000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0449:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149724852945567,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1925,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149506360,
      "syssize" : 1925,
      "sysdate" : 1649149724000,
      "haslayout" : "1",
      "topparent" : "5024306",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5024306,
      "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU).",
      "wordcount" : 149,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149724000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0449/b/?lang=en",
      "modified" : 1639131612000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149724852945567,
      "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
      "syscollection" : "default"
    },
    "Title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
    "Excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
    "FirstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
  }, {
    "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100282/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/100282/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
    "firstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Quality of Service",
      "uri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
      "printableUri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
      "clickUri" : "https://developer.arm.com/documentation/100282/0100/functional-description/operation/quality-of-service?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
      "excerpt" : "It is therefore necessary to use QoS to manage bandwidth allocations. ... The CPUs are given a maximum QoS value that is two levels higher than that of the display processor.",
      "firstSentences" : "Quality of Service The CCI-550 provides a set of QoS regulation and control mechanisms. The following mechanisms are supported: QoS value as a priority indicator. This is the reservation of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100282/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100282/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
        "firstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "100282",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3444469",
          "sysurihash" : "X9nhjL64grñorRQa",
          "urihash" : "X9nhjL64grñorRQa",
          "sysuri" : "https://developer.arm.com/documentation/100282/0100/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1528714934000,
          "topparentid" : 3444469,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304656000,
          "sysconcepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611" ],
          "concepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149712000,
          "permanentid" : "2d056f738da0e117dac533a4e0ae9829f121df45d165420cde5d2c515838",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd450cbfe76649ba52a97",
          "transactionid" : 864277,
          "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-550" ],
          "date" : 1649149712000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100282:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149712813902312,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4522,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149453494,
          "syssize" : 4522,
          "sysdate" : 1649149712000,
          "haslayout" : "1",
          "topparent" : "3444469",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3444469,
          "content_description" : "This book is for the Arm CoreLink CCI-550 Cache Coherent Interconnect.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149712000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100282/0100/?lang=en",
          "modified" : 1636123973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149712813902312,
          "uri" : "https://developer.arm.com/documentation/100282/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100282/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100282/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
        "FirstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Quality of Service ",
        "document_number" : "100282",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444469",
        "sysurihash" : "Qmhti2X2qwetjbDu",
        "urihash" : "Qmhti2X2qwetjbDu",
        "sysuri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1528714934000,
        "topparentid" : 3444469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "sysconcepts" : "slave interfaces ; QoS ; outstanding transactions ; regulation ; CCI ; priorities ; mechanisms ; arbitration ; reservation ; controller ; CPU clusters ; display processor ; response latency",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611" ],
        "attachmentparentid" : 3444469,
        "parentitem" : "5e7dd450cbfe76649ba52a97",
        "concepts" : "slave interfaces ; QoS ; outstanding transactions ; regulation ; CCI ; priorities ; mechanisms ; arbitration ; reservation ; controller ; CPU clusters ; display processor ; response latency",
        "documenttype" : "html",
        "isattachment" : "3444469",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149712000,
        "permanentid" : "00add132d31e9cabb70daf88c8afe301a564c120d4eb80258f7a80fca092",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52abf",
        "transactionid" : 864277,
        "title" : "Quality of Service ",
        "products" : [ "CoreLink CCI-550" ],
        "date" : 1649149711000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100282:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149711905014788,
        "sysisattachment" : "3444469",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3444469,
        "size" : 9478,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100282/0100/functional-description/operation/quality-of-service?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149453474,
        "syssize" : 9478,
        "sysdate" : 1649149711000,
        "haslayout" : "1",
        "topparent" : "3444469",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444469,
        "content_description" : "This book is for the Arm CoreLink CCI-550 Cache Coherent Interconnect.",
        "wordcount" : 421,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149712000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100282/0100/functional-description/operation/quality-of-service?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100282/0100/functional-description/operation/quality-of-service?lang=en",
        "modified" : 1636123973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149711905014788,
        "uri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
        "syscollection" : "default"
      },
      "Title" : "Quality of Service",
      "Uri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
      "PrintableUri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
      "ClickUri" : "https://developer.arm.com/documentation/100282/0100/functional-description/operation/quality-of-service?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
      "Excerpt" : "It is therefore necessary to use QoS to manage bandwidth allocations. ... The CPUs are given a maximum QoS value that is two levels higher than that of the display processor.",
      "FirstSentences" : "Quality of Service The CCI-550 provides a set of QoS regulation and control mechanisms. The following mechanisms are supported: QoS value as a priority indicator. This is the reservation of ..."
    }, {
      "title" : "Clocking and reset",
      "uri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
      "printableUri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
      "clickUri" : "https://developer.arm.com/documentation/100282/0100/functional-description/clocking-and-reset?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
      "excerpt" : "The CCI-550 provides this support using the Arm Q-Channel. ... For legacy IP, the Low Power Interface Specification, Arm Q-Channel and P-Channel ... Clocking and reset CoreLink CCI-550",
      "firstSentences" : "Clocking and reset The CCI-550 uses ACLK and ARESETn signals for clock and reset, respectively. The CCI-550 has a single main clock signal, ACLK, that it distributes to all sub blocks. Use ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100282/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100282/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
        "firstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "100282",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3444469",
          "sysurihash" : "X9nhjL64grñorRQa",
          "urihash" : "X9nhjL64grñorRQa",
          "sysuri" : "https://developer.arm.com/documentation/100282/0100/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1528714934000,
          "topparentid" : 3444469,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304656000,
          "sysconcepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611" ],
          "concepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149712000,
          "permanentid" : "2d056f738da0e117dac533a4e0ae9829f121df45d165420cde5d2c515838",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd450cbfe76649ba52a97",
          "transactionid" : 864277,
          "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-550" ],
          "date" : 1649149712000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100282:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149712813902312,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4522,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149453494,
          "syssize" : 4522,
          "sysdate" : 1649149712000,
          "haslayout" : "1",
          "topparent" : "3444469",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3444469,
          "content_description" : "This book is for the Arm CoreLink CCI-550 Cache Coherent Interconnect.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149712000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100282/0100/?lang=en",
          "modified" : 1636123973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149712813902312,
          "uri" : "https://developer.arm.com/documentation/100282/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100282/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100282/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
        "FirstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clocking and reset ",
        "document_number" : "100282",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444469",
        "sysurihash" : "NDy5aM1Hbkbdwnk1",
        "urihash" : "NDy5aM1Hbkbdwnk1",
        "sysuri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1528714934000,
        "topparentid" : 3444469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "sysconcepts" : "clock ; CCI ; signaling ; ACLK ; reset ; ARESETn ; slaves ; power state ; incoming transactions ; Internal regional ; power-saving features ; target library ; clock-domain-crossing bridges ; synchronizer ; double-register",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611" ],
        "attachmentparentid" : 3444469,
        "parentitem" : "5e7dd450cbfe76649ba52a97",
        "concepts" : "clock ; CCI ; signaling ; ACLK ; reset ; ARESETn ; slaves ; power state ; incoming transactions ; Internal regional ; power-saving features ; target library ; clock-domain-crossing bridges ; synchronizer ; double-register",
        "documenttype" : "html",
        "isattachment" : "3444469",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149711000,
        "permanentid" : "a1f15a33a8b24dfd25bf9a5db8a0580c7cc140c654157be680d5dfb63b6b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52ab2",
        "transactionid" : 864277,
        "title" : "Clocking and reset ",
        "products" : [ "CoreLink CCI-550" ],
        "date" : 1649149711000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100282:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149711858212450,
        "sysisattachment" : "3444469",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3444469,
        "size" : 2052,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100282/0100/functional-description/clocking-and-reset?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149453494,
        "syssize" : 2052,
        "sysdate" : 1649149711000,
        "haslayout" : "1",
        "topparent" : "3444469",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444469,
        "content_description" : "This book is for the Arm CoreLink CCI-550 Cache Coherent Interconnect.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149711000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100282/0100/functional-description/clocking-and-reset?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100282/0100/functional-description/clocking-and-reset?lang=en",
        "modified" : 1636123973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149711858212450,
        "uri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
        "syscollection" : "default"
      },
      "Title" : "Clocking and reset",
      "Uri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
      "PrintableUri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
      "ClickUri" : "https://developer.arm.com/documentation/100282/0100/functional-description/clocking-and-reset?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
      "Excerpt" : "The CCI-550 provides this support using the Arm Q-Channel. ... For legacy IP, the Low Power Interface Specification, Arm Q-Channel and P-Channel ... Clocking and reset CoreLink CCI-550",
      "FirstSentences" : "Clocking and reset The CCI-550 uses ACLK and ARESETn signals for clock and reset, respectively. The CCI-550 has a single main clock signal, ACLK, that it distributes to all sub blocks. Use ..."
    }, {
      "title" : "Preface",
      "uri" : "https://developer.arm.com/documentation/100282/0100/en/preface",
      "printableUri" : "https://developer.arm.com/documentation/100282/0100/en/preface",
      "clickUri" : "https://developer.arm.com/documentation/100282/0100/preface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en/preface",
      "excerpt" : "Preface This preface introduces the Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual. It contains the following: About this book. Feedback.",
      "firstSentences" : "Preface This preface introduces the Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual. It contains the following: About this book. Feedback. Preface CoreLink CCI-550",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100282/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100282/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
        "firstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "100282",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3444469",
          "sysurihash" : "X9nhjL64grñorRQa",
          "urihash" : "X9nhjL64grñorRQa",
          "sysuri" : "https://developer.arm.com/documentation/100282/0100/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1528714934000,
          "topparentid" : 3444469,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304656000,
          "sysconcepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611" ],
          "concepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149712000,
          "permanentid" : "2d056f738da0e117dac533a4e0ae9829f121df45d165420cde5d2c515838",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd450cbfe76649ba52a97",
          "transactionid" : 864277,
          "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-550" ],
          "date" : 1649149712000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100282:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149712813902312,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4522,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149453494,
          "syssize" : 4522,
          "sysdate" : 1649149712000,
          "haslayout" : "1",
          "topparent" : "3444469",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3444469,
          "content_description" : "This book is for the Arm CoreLink CCI-550 Cache Coherent Interconnect.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149712000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100282/0100/?lang=en",
          "modified" : 1636123973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149712813902312,
          "uri" : "https://developer.arm.com/documentation/100282/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100282/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100282/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
        "FirstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Preface ",
        "document_number" : "100282",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444469",
        "sysurihash" : "Lc7deo5ql4WK4Zi4",
        "urihash" : "Lc7deo5ql4WK4Zi4",
        "sysuri" : "https://developer.arm.com/documentation/100282/0100/en/preface",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1528714934000,
        "topparentid" : 3444469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611" ],
        "attachmentparentid" : 3444469,
        "parentitem" : "5e7dd450cbfe76649ba52a97",
        "documenttype" : "html",
        "isattachment" : "3444469",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149711000,
        "permanentid" : "28cd6bb6d35bbe5f33f3d4d3e728abc941494cef49c381fd0c9f50e9fd4e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52a99",
        "transactionid" : 864277,
        "title" : "Preface ",
        "products" : [ "CoreLink CCI-550" ],
        "date" : 1649149711000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100282:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149711826937597,
        "sysisattachment" : "3444469",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3444469,
        "size" : 191,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100282/0100/preface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149453458,
        "syssize" : 191,
        "sysdate" : 1649149711000,
        "haslayout" : "1",
        "topparent" : "3444469",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444469,
        "content_description" : "This book is for the Arm CoreLink CCI-550 Cache Coherent Interconnect.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149711000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100282/0100/preface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100282/0100/preface?lang=en",
        "modified" : 1636123973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149711826937597,
        "uri" : "https://developer.arm.com/documentation/100282/0100/en/preface",
        "syscollection" : "default"
      },
      "Title" : "Preface",
      "Uri" : "https://developer.arm.com/documentation/100282/0100/en/preface",
      "PrintableUri" : "https://developer.arm.com/documentation/100282/0100/en/preface",
      "ClickUri" : "https://developer.arm.com/documentation/100282/0100/preface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en/preface",
      "Excerpt" : "Preface This preface introduces the Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual. It contains the following: About this book. Feedback.",
      "FirstSentences" : "Preface This preface introduces the Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual. It contains the following: About this book. Feedback. Preface CoreLink CCI-550"
    } ],
    "totalNumberOfChildResults" : 93,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
      "document_number" : "100282",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3444469",
      "sysurihash" : "X9nhjL64grñorRQa",
      "urihash" : "X9nhjL64grñorRQa",
      "sysuri" : "https://developer.arm.com/documentation/100282/0100/en",
      "systransactionid" : 864277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1528714934000,
      "topparentid" : 3444469,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585304656000,
      "sysconcepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611" ],
      "concepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149712000,
      "permanentid" : "2d056f738da0e117dac533a4e0ae9829f121df45d165420cde5d2c515838",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dd450cbfe76649ba52a97",
      "transactionid" : 864277,
      "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
      "products" : [ "CoreLink CCI-550" ],
      "date" : 1649149712000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100282:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149712813902312,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4522,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149453494,
      "syssize" : 4522,
      "sysdate" : 1649149712000,
      "haslayout" : "1",
      "topparent" : "3444469",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3444469,
      "content_description" : "This book is for the Arm CoreLink CCI-550 Cache Coherent Interconnect.",
      "wordcount" : 293,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149712000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100282/0100/?lang=en",
      "modified" : 1636123973000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149712813902312,
      "uri" : "https://developer.arm.com/documentation/100282/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100282/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100282/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
    "FirstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
  }, {
    "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
    "uri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f8725fbf86e16515cdb6c51",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "excerpt" : "5.2.1 PE Level 1 ... 6.1 Introduction ... 6.2 Trace Generation (STG) 6.2.1 STG Level 1 ... 6.3 Trace Capture (STC) ... 6.3.2 STC Level 2 ... Permitted Level Combinations ... Page 2 of 29",
    "firstSentences" : "Arm® CoreSight Base System Architecture 1.0 Arm Platform Design Document Copyright © 2016-2018 Arm Limited or its afﬁliates. All rights reserved. Document number: ARM-DEN-0068 Non-conﬁdential",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2333,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
      "uri" : "https://developer.arm.com/documentation/den0068/v/en",
      "printableUri" : "https://developer.arm.com/documentation/den0068/v/en",
      "clickUri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en",
      "excerpt" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view. Arm CoreSight Base System Architecture - Arm ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
        "document_number" : "den0068",
        "document_version" : "v",
        "content_type" : "archDoc",
        "systopparent" : "3724082",
        "sysurihash" : "o4lbRvrNOxsF5OqH",
        "urihash" : "o4lbRvrNOxsF5OqH",
        "sysuri" : "https://developer.arm.com/documentation/den0068/v/en",
        "systransactionid" : 863775,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594030819000,
        "topparentid" : 3724082,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602692603000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085459000,
        "permanentid" : "89128bedccb39d868cc4dd20a28794087bce03b7c1d27adbaff4a01b8b23",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8725fbf86e16515cdb6c4f",
        "transactionid" : 863775,
        "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
        "products" : [ "CoreSight Architecture" ],
        "date" : 1649085459000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0068:v:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085459192580922,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 236,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085457581,
        "syssize" : 236,
        "sysdate" : 1649085459000,
        "haslayout" : "1",
        "topparent" : "3724082",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724082,
        "content_description" : "This document specifies a hardware architecture for a system designed around one or more Armv8-A PEs, where debug functionality running on an Operating System can rely on the hardware resources.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "v1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085459000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0068/v/?lang=en",
        "modified" : 1640014972000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085459192580922,
        "uri" : "https://developer.arm.com/documentation/den0068/v/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
      "Uri" : "https://developer.arm.com/documentation/den0068/v/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0068/v/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en",
      "Excerpt" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view. Arm CoreSight Base System Architecture - Arm ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
      "uri" : "https://developer.arm.com/documentation/den0068/v/en",
      "printableUri" : "https://developer.arm.com/documentation/den0068/v/en",
      "clickUri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en",
      "excerpt" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view. Arm CoreSight Base System Architecture - Arm ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2333,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
        "document_number" : "den0068",
        "document_version" : "v",
        "content_type" : "archDoc",
        "systopparent" : "3724082",
        "sysurihash" : "o4lbRvrNOxsF5OqH",
        "urihash" : "o4lbRvrNOxsF5OqH",
        "sysuri" : "https://developer.arm.com/documentation/den0068/v/en",
        "systransactionid" : 863775,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594030819000,
        "topparentid" : 3724082,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602692603000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085459000,
        "permanentid" : "89128bedccb39d868cc4dd20a28794087bce03b7c1d27adbaff4a01b8b23",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8725fbf86e16515cdb6c4f",
        "transactionid" : 863775,
        "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
        "products" : [ "CoreSight Architecture" ],
        "date" : 1649085459000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0068:v:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085459192580922,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 236,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085457581,
        "syssize" : 236,
        "sysdate" : 1649085459000,
        "haslayout" : "1",
        "topparent" : "3724082",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724082,
        "content_description" : "This document specifies a hardware architecture for a system designed around one or more Armv8-A PEs, where debug functionality running on an Operating System can rely on the hardware resources.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "v1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085459000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0068/v/?lang=en",
        "modified" : 1640014972000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085459192580922,
        "uri" : "https://developer.arm.com/documentation/den0068/v/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
      "Uri" : "https://developer.arm.com/documentation/den0068/v/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0068/v/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en",
      "Excerpt" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view. Arm CoreSight Base System Architecture - Arm ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
      "document_number" : "den0068",
      "document_version" : "v",
      "content_type" : "archDoc",
      "systopparent" : "3724082",
      "sysurihash" : "n4YKpFgMHPSHzlKm",
      "urihash" : "n4YKpFgMHPSHzlKm",
      "sysuri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
      "systransactionid" : 863775,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1594030819000,
      "topparentid" : 3724082,
      "numberofpages" : 29,
      "sysconcepts" : "PE ; compliant ; trace buffers ; CoreSight ETR ; system memory ; scattering mechanism ; address space ; source ID ; Arm Limited ; system architecture ; rationale statements ; arm ; implementation notes ; hardware ; features ; specifications",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3724082,
      "parentitem" : "5f8725fbf86e16515cdb6c4f",
      "concepts" : "PE ; compliant ; trace buffers ; CoreSight ETR ; system memory ; scattering mechanism ; address space ; source ID ; Arm Limited ; system architecture ; rationale statements ; arm ; implementation notes ; hardware ; features ; specifications",
      "documenttype" : "pdf",
      "isattachment" : "3724082",
      "sysindexeddate" : 1649085460000,
      "permanentid" : "3080b93f1e27f36eb45f1dfe287b2cce37d5e1017cec139bf1a4776c0557",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8725fbf86e16515cdb6c51",
      "transactionid" : 863775,
      "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
      "date" : 1649085460000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0068:v:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085460294607209,
      "sysisattachment" : "3724082",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3724082,
      "size" : 165891,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f8725fbf86e16515cdb6c51",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085458565,
      "syssize" : 165891,
      "sysdate" : 1649085460000,
      "topparent" : "3724082",
      "label_version" : "1.0",
      "systopparentid" : 3724082,
      "content_description" : "This document specifies a hardware architecture for a system designed around one or more Armv8-A PEs, where debug functionality running on an Operating System can rely on the hardware resources.",
      "wordcount" : 1203,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085460000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f8725fbf86e16515cdb6c51",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085460294607209,
      "uri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
    "Uri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f8725fbf86e16515cdb6c51",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "Excerpt" : "5.2.1 PE Level 1 ... 6.1 Introduction ... 6.2 Trace Generation (STG) 6.2.1 STG Level 1 ... 6.3 Trace Capture (STC) ... 6.3.2 STC Level 2 ... Permitted Level Combinations ... Page 2 of 29",
    "FirstSentences" : "Arm® CoreSight Base System Architecture 1.0 Arm Platform Design Document Copyright © 2016-2018 Arm Limited or its afﬁliates. All rights reserved. Document number: ARM-DEN-0068 Non-conﬁdential"
  }, {
    "title" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification",
    "uri" : "https://developer.arm.com/documentation/ihi0054/b/en/pdf/IHI0054B_stm_architecture_specification_v1_1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ihi0054/b/en/pdf/IHI0054B_stm_architecture_specification_v1_1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f8ffb70f86e16515cdbfee8",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0054/b/en/pdf/IHI0054B_stm_architecture_specification_v1_1.pdf",
    "excerpt" : "Date ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... Product Status The information in this document is final, that is for a developed ... Web Address",
    "firstSentences" : "ARM System Trace Macrocell Programmers’ Model Architecture Specification Version 1.1 Copyright © 2010, 2013 ARM. All rights reserved. ARM IHI 0054B (ID092613) ii ARM System Trace Macrocell",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2333,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification",
      "uri" : "https://developer.arm.com/documentation/ihi0054/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0054/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0054/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0054/b/en",
      "excerpt" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification This document is only available in a PDF version. Click Download to view. ARM System Trace ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification ",
        "document_number" : "ihi0054",
        "document_version" : "b",
        "content_type" : "archDoc",
        "systopparent" : "3686794",
        "sysurihash" : "ñQ0ñjOHKNxGZoa6z",
        "urihash" : "ñQ0ñjOHKNxGZoa6z",
        "sysuri" : "https://developer.arm.com/documentation/ihi0054/b/en",
        "systransactionid" : 864293,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1383094861000,
        "topparentid" : 3686794,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603271535000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653", "5eec6f69e24a5e02d07b2653" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649150416000,
        "permanentid" : "437fe2ecedce312d1ca2e4d78f3d0de89a6e85bc1d86db902605267cdcb9",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ffb6ff86e16515cdbfee6",
        "transactionid" : 864293,
        "title" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification ",
        "products" : [ "CoreSight Debug and Trace" ],
        "date" : 1649150416000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0054:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150416347911265,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 309,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0054/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150186867,
        "syssize" : 309,
        "sysdate" : 1649150416000,
        "haslayout" : "1",
        "topparent" : "3686794",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686794,
        "content_description" : "This book describes the ARM System Trace Macrocell (STM) programmers' model architecture.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace", "CoreSight Debug and Trace" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150416000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0054/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0054/b/?lang=en",
        "modified" : 1642599576000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150416347911265,
        "uri" : "https://developer.arm.com/documentation/ihi0054/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification",
      "Uri" : "https://developer.arm.com/documentation/ihi0054/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0054/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0054/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0054/b/en",
      "Excerpt" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification This document is only available in a PDF version. Click Download to view. ARM System Trace ..."
    },
    "childResults" : [ {
      "title" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification",
      "uri" : "https://developer.arm.com/documentation/ihi0054/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0054/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0054/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0054/b/en",
      "excerpt" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification This document is only available in a PDF version. Click Download to view. ARM System Trace ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2333,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification ",
        "document_number" : "ihi0054",
        "document_version" : "b",
        "content_type" : "archDoc",
        "systopparent" : "3686794",
        "sysurihash" : "ñQ0ñjOHKNxGZoa6z",
        "urihash" : "ñQ0ñjOHKNxGZoa6z",
        "sysuri" : "https://developer.arm.com/documentation/ihi0054/b/en",
        "systransactionid" : 864293,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1383094861000,
        "topparentid" : 3686794,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603271535000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653", "5eec6f69e24a5e02d07b2653" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649150416000,
        "permanentid" : "437fe2ecedce312d1ca2e4d78f3d0de89a6e85bc1d86db902605267cdcb9",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ffb6ff86e16515cdbfee6",
        "transactionid" : 864293,
        "title" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification ",
        "products" : [ "CoreSight Debug and Trace" ],
        "date" : 1649150416000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0054:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150416347911265,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 309,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0054/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150186867,
        "syssize" : 309,
        "sysdate" : 1649150416000,
        "haslayout" : "1",
        "topparent" : "3686794",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686794,
        "content_description" : "This book describes the ARM System Trace Macrocell (STM) programmers' model architecture.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace", "CoreSight Debug and Trace" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150416000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0054/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0054/b/?lang=en",
        "modified" : 1642599576000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150416347911265,
        "uri" : "https://developer.arm.com/documentation/ihi0054/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification",
      "Uri" : "https://developer.arm.com/documentation/ihi0054/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0054/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0054/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0054/b/en",
      "Excerpt" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification This document is only available in a PDF version. Click Download to view. ARM System Trace ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification ",
      "document_number" : "ihi0054",
      "document_version" : "b",
      "content_type" : "archDoc",
      "systopparent" : "3686794",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "7K8y9ogMeuñrhobS",
      "urihash" : "7K8y9ogMeuñrhobS",
      "sysuri" : "https://developer.arm.com/documentation/ihi0054/b/en/pdf/IHI0054B_stm_architecture_specification_v1_1.pdf",
      "keywords" : "CoreSight Architecture",
      "systransactionid" : 864293,
      "copyright" : "Copyright ©€2010, 2013 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1383094861000,
      "topparentid" : 3686794,
      "numberofpages" : 88,
      "sysconcepts" : "implementations ; stimulus ports ; assignments ; hardware events ; register summary ; usage constraints ; shows ; architecture ; arm ; UNPREDICTABLE behavior ; triggers ; guaranteed transactions ; TRIG locations ; claim tag ; invariant timing ; transactions",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653", "5eec6f69e24a5e02d07b2653" ],
      "attachmentparentid" : 3686794,
      "parentitem" : "5f8ffb6ff86e16515cdbfee6",
      "concepts" : "implementations ; stimulus ports ; assignments ; hardware events ; register summary ; usage constraints ; shows ; architecture ; arm ; UNPREDICTABLE behavior ; triggers ; guaranteed transactions ; TRIG locations ; claim tag ; invariant timing ; transactions",
      "documenttype" : "pdf",
      "isattachment" : "3686794",
      "sysindexeddate" : 1649150417000,
      "permanentid" : "ed386059bee41cb0865e68f41c24c7a60e908af10ab4834585187bc19a83",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8ffb70f86e16515cdbfee8",
      "transactionid" : 864293,
      "title" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification ",
      "subject" : "ARM CoreSight System Trace Macrocell (STM) Architecture Specification. This manual is reference documentation for the ARM system trace protocol. It also describes the interfaces, resources, and registers of the STM. Available as PDF.",
      "date" : 1649150417000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0054:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150417483317964,
      "sysisattachment" : "3686794",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3686794,
      "size" : 648658,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f8ffb70f86e16515cdbfee8",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150188266,
      "syssubject" : "ARM CoreSight System Trace Macrocell (STM) Architecture Specification. This manual is reference documentation for the ARM system trace protocol. It also describes the interfaces, resources, and registers of the STM. Available as PDF.",
      "syssize" : 648658,
      "sysdate" : 1649150417000,
      "topparent" : "3686794",
      "author" : "ARM Limited",
      "label_version" : "1.1",
      "systopparentid" : 3686794,
      "content_description" : "This book describes the ARM System Trace Macrocell (STM) programmers' model architecture.",
      "wordcount" : 1603,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace", "CoreSight Debug and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150417000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f8ffb70f86e16515cdbfee8",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150417483317964,
      "uri" : "https://developer.arm.com/documentation/ihi0054/b/en/pdf/IHI0054B_stm_architecture_specification_v1_1.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification",
    "Uri" : "https://developer.arm.com/documentation/ihi0054/b/en/pdf/IHI0054B_stm_architecture_specification_v1_1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0054/b/en/pdf/IHI0054B_stm_architecture_specification_v1_1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f8ffb70f86e16515cdbfee8",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0054/b/en/pdf/IHI0054B_stm_architecture_specification_v1_1.pdf",
    "Excerpt" : "Date ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... Product Status The information in this document is final, that is for a developed ... Web Address",
    "FirstSentences" : "ARM System Trace Macrocell Programmers’ Model Architecture Specification Version 1.1 Copyright © 2010, 2013 ARM. All rights reserved. ARM IHI 0054B (ID092613) ii ARM System Trace Macrocell"
  }, {
    "title" : "CoreSight Program Flow Trace Architecture Specification",
    "uri" : "https://developer.arm.com/documentation/ihi0035/b/en/pdf/IHI0035B_cs_pft_v1_1_architecture_spec.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ihi0035/b/en/pdf/IHI0035B_cs_pft_v1_1_architecture_spec.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f8ffd42f86e16515cdc0189",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0035/b/en/pdf/IHI0035B_cs_pft_v1_1_architecture_spec.pdf",
    "excerpt" : "4. No licence, express, implied or otherwise, is granted to LICENSEE, under the ... Copyright © 1999-2002, 2004-2008, 2011 ARM. All rights reserved. Non-Confidential ARM IHI 0035B",
    "firstSentences" : "CoreSight Program Flow Trace ... PFTv1.0 and PFTv1.1 Architecture Specification Copyright © 1999-2002, 2004-2008, 2011 ARM. All rights reserved. ARM IHI 0035B (ID060811) ii CoreSight Program Flow Trace",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2333,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight Program Flow Trace Architecture Specification",
      "uri" : "https://developer.arm.com/documentation/ihi0035/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0035/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0035/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0035/b/en",
      "excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you expressly or by ... Revision History Revision A 09 April 2008 First release for v1.0 Revision B 31 March 2011 ...",
      "firstSentences" : "CoreSight Program Flow Trace Architecture Specification PFTv1.0 and PFTv1.1 Copyright 1999-2002, 2004-2008, 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight Program Flow Trace Architecture Specification ",
        "document_number" : "ihi0035",
        "document_version" : "b",
        "content_type" : "archDoc",
        "systopparent" : "3681491",
        "sysurihash" : "FðHv8vwlw0LbanqQ",
        "urihash" : "FðHv8vwlw0LbanqQ",
        "sysuri" : "https://developer.arm.com/documentation/ihi0035/b/en",
        "systransactionid" : 861322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1307557266000,
        "topparentid" : 3681491,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603271999000,
        "sysconcepts" : "ARM ; Trace Architecture Specification ; microprocessor cores ; Clause ; licences ; thereon ; restrictions set ; United States Government ; Rights Legend ; Road Cambridge ; terms of the agreement ; Non-Confidential ; Confidentiality ; representations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
        "concepts" : "ARM ; Trace Architecture Specification ; microprocessor cores ; Clause ; licences ; thereon ; restrictions set ; United States Government ; Rights Legend ; Road Cambridge ; terms of the agreement ; Non-Confidential ; Confidentiality ; representations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720691000,
        "permanentid" : "06e6913aef1bb54f935886aca66b34900025ecd6c3b9d36d6df7b35f4914",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ffd3ff86e16515cdc006c",
        "transactionid" : 861322,
        "title" : "CoreSight Program Flow Trace Architecture Specification ",
        "products" : [ "System Trace Macrocell" ],
        "date" : 1648720691000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0035:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720691251780521,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 4062,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0035/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720687867,
        "syssize" : 4062,
        "sysdate" : 1648720691000,
        "haslayout" : "1",
        "topparent" : "3681491",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3681491,
        "content_description" : "This is the Architecture Specification for Program Flow Trace. It defines the architecture for a Program Trace Macrocell (PTM).",
        "wordcount" : 244,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720691000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0035/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0035/b/?lang=en",
        "modified" : 1642594252000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720691251780521,
        "uri" : "https://developer.arm.com/documentation/ihi0035/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight Program Flow Trace Architecture Specification",
      "Uri" : "https://developer.arm.com/documentation/ihi0035/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0035/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0035/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0035/b/en",
      "Excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you expressly or by ... Revision History Revision A 09 April 2008 First release for v1.0 Revision B 31 March 2011 ...",
      "FirstSentences" : "CoreSight Program Flow Trace Architecture Specification PFTv1.0 and PFTv1.1 Copyright 1999-2002, 2004-2008, 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM ..."
    },
    "childResults" : [ {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/ihi0035/b/en/Introduction",
      "printableUri" : "https://developer.arm.com/documentation/ihi0035/b/en/Introduction",
      "clickUri" : "https://developer.arm.com/documentation/ihi0035/b/Introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0035/b/en/Introduction",
      "excerpt" : "Chapter 1. Introduction This chapter contains a brief introduction to the Program Flow Trace architecture and to a ... It contains the following section: About the Program Trace Macrocell.",
      "firstSentences" : "Chapter 1. Introduction This chapter contains a brief introduction to the Program Flow Trace architecture and to a Program Trace Macrocell (PTM) that implements the architecture. It contains the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2333,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Program Flow Trace Architecture Specification",
        "uri" : "https://developer.arm.com/documentation/ihi0035/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ihi0035/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ihi0035/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0035/b/en",
        "excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you expressly or by ... Revision History Revision A 09 April 2008 First release for v1.0 Revision B 31 March 2011 ...",
        "firstSentences" : "CoreSight Program Flow Trace Architecture Specification PFTv1.0 and PFTv1.1 Copyright 1999-2002, 2004-2008, 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight Program Flow Trace Architecture Specification ",
          "document_number" : "ihi0035",
          "document_version" : "b",
          "content_type" : "archDoc",
          "systopparent" : "3681491",
          "sysurihash" : "FðHv8vwlw0LbanqQ",
          "urihash" : "FðHv8vwlw0LbanqQ",
          "sysuri" : "https://developer.arm.com/documentation/ihi0035/b/en",
          "systransactionid" : 861322,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1307557266000,
          "topparentid" : 3681491,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603271999000,
          "sysconcepts" : "ARM ; Trace Architecture Specification ; microprocessor cores ; Clause ; licences ; thereon ; restrictions set ; United States Government ; Rights Legend ; Road Cambridge ; terms of the agreement ; Non-Confidential ; Confidentiality ; representations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
          "concepts" : "ARM ; Trace Architecture Specification ; microprocessor cores ; Clause ; licences ; thereon ; restrictions set ; United States Government ; Rights Legend ; Road Cambridge ; terms of the agreement ; Non-Confidential ; Confidentiality ; representations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720691000,
          "permanentid" : "06e6913aef1bb54f935886aca66b34900025ecd6c3b9d36d6df7b35f4914",
          "syslanguage" : [ "English" ],
          "itemid" : "5f8ffd3ff86e16515cdc006c",
          "transactionid" : 861322,
          "title" : "CoreSight Program Flow Trace Architecture Specification ",
          "products" : [ "System Trace Macrocell" ],
          "date" : 1648720691000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ihi0035:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720691251780521,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 4062,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ihi0035/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720687867,
          "syssize" : 4062,
          "sysdate" : 1648720691000,
          "haslayout" : "1",
          "topparent" : "3681491",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3681491,
          "content_description" : "This is the Architecture Specification for Program Flow Trace. It defines the architecture for a Program Trace Macrocell (PTM).",
          "wordcount" : 244,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720691000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ihi0035/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ihi0035/b/?lang=en",
          "modified" : 1642594252000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720691251780521,
          "uri" : "https://developer.arm.com/documentation/ihi0035/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Program Flow Trace Architecture Specification",
        "Uri" : "https://developer.arm.com/documentation/ihi0035/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ihi0035/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ihi0035/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0035/b/en",
        "Excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you expressly or by ... Revision History Revision A 09 April 2008 First release for v1.0 Revision B 31 March 2011 ...",
        "FirstSentences" : "CoreSight Program Flow Trace Architecture Specification PFTv1.0 and PFTv1.1 Copyright 1999-2002, 2004-2008, 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "ihi0035",
        "document_version" : "b",
        "content_type" : "archDoc",
        "systopparent" : "3681491",
        "sysurihash" : "1UðTInSZyUecRkkh",
        "urihash" : "1UðTInSZyUecRkkh",
        "sysuri" : "https://developer.arm.com/documentation/ihi0035/b/en/Introduction",
        "systransactionid" : 861322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1307557266000,
        "topparentid" : 3681491,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603271999000,
        "sysconcepts" : "architecture ; Program Trace Macrocell",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
        "attachmentparentid" : 3681491,
        "parentitem" : "5f8ffd3ff86e16515cdc006c",
        "concepts" : "architecture ; Program Trace Macrocell",
        "documenttype" : "html",
        "isattachment" : "3681491",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720691000,
        "permanentid" : "e27d8dd13023559bad9c10f352a174d77dfaa23828f67f78b347726816d5",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ffd40f86e16515cdc0078",
        "transactionid" : 861322,
        "title" : "Introduction ",
        "products" : [ "System Trace Macrocell" ],
        "date" : 1648720691000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0035:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720691312379090,
        "sysisattachment" : "3681491",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 3681491,
        "size" : 284,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0035/b/Introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720687867,
        "syssize" : 284,
        "sysdate" : 1648720691000,
        "haslayout" : "1",
        "topparent" : "3681491",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3681491,
        "content_description" : "This is the Architecture Specification for Program Flow Trace. It defines the architecture for a Program Trace Macrocell (PTM).",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720691000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0035/b/Introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0035/b/Introduction?lang=en",
        "modified" : 1642594252000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720691312379090,
        "uri" : "https://developer.arm.com/documentation/ihi0035/b/en/Introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/ihi0035/b/en/Introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0035/b/en/Introduction",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0035/b/Introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0035/b/en/Introduction",
      "Excerpt" : "Chapter 1. Introduction This chapter contains a brief introduction to the Program Flow Trace architecture and to a ... It contains the following section: About the Program Trace Macrocell.",
      "FirstSentences" : "Chapter 1. Introduction This chapter contains a brief introduction to the Program Flow Trace architecture and to a Program Trace Macrocell (PTM) that implements the architecture. It contains the ..."
    }, {
      "title" : "Signal protocol",
      "uri" : "https://developer.arm.com/documentation/ihi0035/b/en/Architecture-Version-Information/PFTv1-0-to-PFTv1-1/Signal-protocol",
      "printableUri" : "https://developer.arm.com/documentation/ihi0035/b/en/Architecture-Version-Information/PFTv1-0-to-PFTv1-1/Signal-protocol",
      "clickUri" : "https://developer.arm.com/documentation/ihi0035/b/Architecture-Version-Information/PFTv1-0-to-PFTv1-1/Signal-protocol?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0035/b/en/Architecture-Version-Information/PFTv1-0-to-PFTv1-1/Signal-protocol",
      "excerpt" : "Tracing of exception return for ARMv7-A and ARMv7-R processors. ... Added support for timestamp values up to 64 bits. ... See Timestamp packet. Signal protocol System Trace Macrocell",
      "firstSentences" : "Signal protocol Changes to the signal protocol are: Added support for tracing of the Virtualization extensions: Tracing of the current VMID. Tracing whether the processor is executing in Hyp mode.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2333,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Program Flow Trace Architecture Specification",
        "uri" : "https://developer.arm.com/documentation/ihi0035/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ihi0035/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ihi0035/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0035/b/en",
        "excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you expressly or by ... Revision History Revision A 09 April 2008 First release for v1.0 Revision B 31 March 2011 ...",
        "firstSentences" : "CoreSight Program Flow Trace Architecture Specification PFTv1.0 and PFTv1.1 Copyright 1999-2002, 2004-2008, 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight Program Flow Trace Architecture Specification ",
          "document_number" : "ihi0035",
          "document_version" : "b",
          "content_type" : "archDoc",
          "systopparent" : "3681491",
          "sysurihash" : "FðHv8vwlw0LbanqQ",
          "urihash" : "FðHv8vwlw0LbanqQ",
          "sysuri" : "https://developer.arm.com/documentation/ihi0035/b/en",
          "systransactionid" : 861322,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1307557266000,
          "topparentid" : 3681491,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603271999000,
          "sysconcepts" : "ARM ; Trace Architecture Specification ; microprocessor cores ; Clause ; licences ; thereon ; restrictions set ; United States Government ; Rights Legend ; Road Cambridge ; terms of the agreement ; Non-Confidential ; Confidentiality ; representations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
          "concepts" : "ARM ; Trace Architecture Specification ; microprocessor cores ; Clause ; licences ; thereon ; restrictions set ; United States Government ; Rights Legend ; Road Cambridge ; terms of the agreement ; Non-Confidential ; Confidentiality ; representations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720691000,
          "permanentid" : "06e6913aef1bb54f935886aca66b34900025ecd6c3b9d36d6df7b35f4914",
          "syslanguage" : [ "English" ],
          "itemid" : "5f8ffd3ff86e16515cdc006c",
          "transactionid" : 861322,
          "title" : "CoreSight Program Flow Trace Architecture Specification ",
          "products" : [ "System Trace Macrocell" ],
          "date" : 1648720691000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ihi0035:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720691251780521,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 4062,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ihi0035/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720687867,
          "syssize" : 4062,
          "sysdate" : 1648720691000,
          "haslayout" : "1",
          "topparent" : "3681491",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3681491,
          "content_description" : "This is the Architecture Specification for Program Flow Trace. It defines the architecture for a Program Trace Macrocell (PTM).",
          "wordcount" : 244,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720691000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ihi0035/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ihi0035/b/?lang=en",
          "modified" : 1642594252000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720691251780521,
          "uri" : "https://developer.arm.com/documentation/ihi0035/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Program Flow Trace Architecture Specification",
        "Uri" : "https://developer.arm.com/documentation/ihi0035/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ihi0035/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ihi0035/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0035/b/en",
        "Excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you expressly or by ... Revision History Revision A 09 April 2008 First release for v1.0 Revision B 31 March 2011 ...",
        "FirstSentences" : "CoreSight Program Flow Trace Architecture Specification PFTv1.0 and PFTv1.1 Copyright 1999-2002, 2004-2008, 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Signal protocol ",
        "document_number" : "ihi0035",
        "document_version" : "b",
        "content_type" : "archDoc",
        "systopparent" : "3681491",
        "sysurihash" : "Ldr5FGtb8dscSk4m",
        "urihash" : "Ldr5FGtb8dscSk4m",
        "sysuri" : "https://developer.arm.com/documentation/ihi0035/b/en/Architecture-Version-Information/PFTv1-0-to-PFTv1-1/Signal-protocol",
        "systransactionid" : 861322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1307557266000,
        "topparentid" : 3681491,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603271999000,
        "sysconcepts" : "Hyp mode ; signal protocol ; See Cycle-accurate ; entry ; tracing ; instruction ; packets ; VMID ; Virtualization ; timestamping ; prohibited region ; Clarification",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
        "attachmentparentid" : 3681491,
        "parentitem" : "5f8ffd3ff86e16515cdc006c",
        "concepts" : "Hyp mode ; signal protocol ; See Cycle-accurate ; entry ; tracing ; instruction ; packets ; VMID ; Virtualization ; timestamping ; prohibited region ; Clarification",
        "documenttype" : "html",
        "isattachment" : "3681491",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720691000,
        "permanentid" : "764579bd5ac069d8a98da4f6bdd0fe6e32c703a526b28dafe447df98813b",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ffd42f86e16515cdc0171",
        "transactionid" : 861322,
        "title" : "Signal protocol ",
        "products" : [ "System Trace Macrocell" ],
        "date" : 1648720691000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0035:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720691308703394,
        "sysisattachment" : "3681491",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 3681491,
        "size" : 1045,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0035/b/Architecture-Version-Information/PFTv1-0-to-PFTv1-1/Signal-protocol?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720687867,
        "syssize" : 1045,
        "sysdate" : 1648720691000,
        "haslayout" : "1",
        "topparent" : "3681491",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3681491,
        "content_description" : "This is the Architecture Specification for Program Flow Trace. It defines the architecture for a Program Trace Macrocell (PTM).",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720691000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0035/b/Architecture-Version-Information/PFTv1-0-to-PFTv1-1/Signal-protocol?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0035/b/Architecture-Version-Information/PFTv1-0-to-PFTv1-1/Signal-protocol?lang=en",
        "modified" : 1642594252000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720691308703394,
        "uri" : "https://developer.arm.com/documentation/ihi0035/b/en/Architecture-Version-Information/PFTv1-0-to-PFTv1-1/Signal-protocol",
        "syscollection" : "default"
      },
      "Title" : "Signal protocol",
      "Uri" : "https://developer.arm.com/documentation/ihi0035/b/en/Architecture-Version-Information/PFTv1-0-to-PFTv1-1/Signal-protocol",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0035/b/en/Architecture-Version-Information/PFTv1-0-to-PFTv1-1/Signal-protocol",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0035/b/Architecture-Version-Information/PFTv1-0-to-PFTv1-1/Signal-protocol?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0035/b/en/Architecture-Version-Information/PFTv1-0-to-PFTv1-1/Signal-protocol",
      "Excerpt" : "Tracing of exception return for ARMv7-A and ARMv7-R processors. ... Added support for timestamp values up to 64 bits. ... See Timestamp packet. Signal protocol System Trace Macrocell",
      "FirstSentences" : "Signal protocol Changes to the signal protocol are: Added support for tracing of the Virtualization extensions: Tracing of the current VMID. Tracing whether the processor is executing in Hyp mode."
    }, {
      "title" : "Connections to a PTM",
      "uri" : "https://developer.arm.com/documentation/ihi0035/b/en/Introduction/About-the-Program-Trace-Macrocell/Connections-to-a-PTM",
      "printableUri" : "https://developer.arm.com/documentation/ihi0035/b/en/Introduction/About-the-Program-Trace-Macrocell/Connections-to-a-PTM",
      "clickUri" : "https://developer.arm.com/documentation/ihi0035/b/Introduction/About-the-Program-Trace-Macrocell/Connections-to-a-PTM?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0035/b/en/Introduction/About-the-Program-Trace-Macrocell/Connections-to-a-PTM",
      "excerpt" : "Connections to a PTM Figure 1.2 shows the main connections to a PTM. Figure 1.2. Main connections to a PTM The PTM interfaces are: Processor interface This connects the PTM to the ...",
      "firstSentences" : "Connections to a PTM Figure 1.2 shows the main connections to a PTM. Figure 1.2. Main connections to a PTM The PTM interfaces are: Processor interface This connects the PTM to the processor it is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2333,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Program Flow Trace Architecture Specification",
        "uri" : "https://developer.arm.com/documentation/ihi0035/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ihi0035/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ihi0035/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0035/b/en",
        "excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you expressly or by ... Revision History Revision A 09 April 2008 First release for v1.0 Revision B 31 March 2011 ...",
        "firstSentences" : "CoreSight Program Flow Trace Architecture Specification PFTv1.0 and PFTv1.1 Copyright 1999-2002, 2004-2008, 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight Program Flow Trace Architecture Specification ",
          "document_number" : "ihi0035",
          "document_version" : "b",
          "content_type" : "archDoc",
          "systopparent" : "3681491",
          "sysurihash" : "FðHv8vwlw0LbanqQ",
          "urihash" : "FðHv8vwlw0LbanqQ",
          "sysuri" : "https://developer.arm.com/documentation/ihi0035/b/en",
          "systransactionid" : 861322,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1307557266000,
          "topparentid" : 3681491,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603271999000,
          "sysconcepts" : "ARM ; Trace Architecture Specification ; microprocessor cores ; Clause ; licences ; thereon ; restrictions set ; United States Government ; Rights Legend ; Road Cambridge ; terms of the agreement ; Non-Confidential ; Confidentiality ; representations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
          "concepts" : "ARM ; Trace Architecture Specification ; microprocessor cores ; Clause ; licences ; thereon ; restrictions set ; United States Government ; Rights Legend ; Road Cambridge ; terms of the agreement ; Non-Confidential ; Confidentiality ; representations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720691000,
          "permanentid" : "06e6913aef1bb54f935886aca66b34900025ecd6c3b9d36d6df7b35f4914",
          "syslanguage" : [ "English" ],
          "itemid" : "5f8ffd3ff86e16515cdc006c",
          "transactionid" : 861322,
          "title" : "CoreSight Program Flow Trace Architecture Specification ",
          "products" : [ "System Trace Macrocell" ],
          "date" : 1648720691000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ihi0035:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720691251780521,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 4062,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ihi0035/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720687867,
          "syssize" : 4062,
          "sysdate" : 1648720691000,
          "haslayout" : "1",
          "topparent" : "3681491",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3681491,
          "content_description" : "This is the Architecture Specification for Program Flow Trace. It defines the architecture for a Program Trace Macrocell (PTM).",
          "wordcount" : 244,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720691000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ihi0035/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ihi0035/b/?lang=en",
          "modified" : 1642594252000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720691251780521,
          "uri" : "https://developer.arm.com/documentation/ihi0035/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Program Flow Trace Architecture Specification",
        "Uri" : "https://developer.arm.com/documentation/ihi0035/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ihi0035/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ihi0035/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0035/b/en",
        "Excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you expressly or by ... Revision History Revision A 09 April 2008 First release for v1.0 Revision B 31 March 2011 ...",
        "FirstSentences" : "CoreSight Program Flow Trace Architecture Specification PFTv1.0 and PFTv1.1 Copyright 1999-2002, 2004-2008, 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Connections to a PTM ",
        "document_number" : "ihi0035",
        "document_version" : "b",
        "content_type" : "archDoc",
        "systopparent" : "3681491",
        "sysurihash" : "VlsVMRJNs3pFynSf",
        "urihash" : "VlsVMRJNs3pFynSf",
        "sysuri" : "https://developer.arm.com/documentation/ihi0035/b/en/Introduction/About-the-Program-Trace-Macrocell/Connections-to-a-PTM",
        "systransactionid" : 861322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1307557266000,
        "topparentid" : 3681491,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603271999000,
        "sysconcepts" : "interfaces ; connections ; triggering ; DAP ; tracing ; off-chip ; cross-triggering network ; external inputs ; capture devices ; correlating multiple ; monitor unit ; on-chip buffer ; Port Analyzer ; means software ; debugging tool ; Architecture Specification",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
        "attachmentparentid" : 3681491,
        "parentitem" : "5f8ffd3ff86e16515cdc006c",
        "concepts" : "interfaces ; connections ; triggering ; DAP ; tracing ; off-chip ; cross-triggering network ; external inputs ; capture devices ; correlating multiple ; monitor unit ; on-chip buffer ; Port Analyzer ; means software ; debugging tool ; Architecture Specification",
        "documenttype" : "html",
        "isattachment" : "3681491",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720691000,
        "permanentid" : "30a7ebc44eddae788d12a336ad3ed9a5b2eb706e07a696115d4a79e979f6",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ffd40f86e16515cdc007d",
        "transactionid" : 861322,
        "title" : "Connections to a PTM ",
        "products" : [ "System Trace Macrocell" ],
        "date" : 1648720691000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0035:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720691298581493,
        "sysisattachment" : "3681491",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 3681491,
        "size" : 1734,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0035/b/Introduction/About-the-Program-Trace-Macrocell/Connections-to-a-PTM?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720687867,
        "syssize" : 1734,
        "sysdate" : 1648720691000,
        "haslayout" : "1",
        "topparent" : "3681491",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3681491,
        "content_description" : "This is the Architecture Specification for Program Flow Trace. It defines the architecture for a Program Trace Macrocell (PTM).",
        "wordcount" : 121,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720691000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0035/b/Introduction/About-the-Program-Trace-Macrocell/Connections-to-a-PTM?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0035/b/Introduction/About-the-Program-Trace-Macrocell/Connections-to-a-PTM?lang=en",
        "modified" : 1642594252000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720691298581493,
        "uri" : "https://developer.arm.com/documentation/ihi0035/b/en/Introduction/About-the-Program-Trace-Macrocell/Connections-to-a-PTM",
        "syscollection" : "default"
      },
      "Title" : "Connections to a PTM",
      "Uri" : "https://developer.arm.com/documentation/ihi0035/b/en/Introduction/About-the-Program-Trace-Macrocell/Connections-to-a-PTM",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0035/b/en/Introduction/About-the-Program-Trace-Macrocell/Connections-to-a-PTM",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0035/b/Introduction/About-the-Program-Trace-Macrocell/Connections-to-a-PTM?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0035/b/en/Introduction/About-the-Program-Trace-Macrocell/Connections-to-a-PTM",
      "Excerpt" : "Connections to a PTM Figure 1.2 shows the main connections to a PTM. Figure 1.2. Main connections to a PTM The PTM interfaces are: Processor interface This connects the PTM to the ...",
      "FirstSentences" : "Connections to a PTM Figure 1.2 shows the main connections to a PTM. Figure 1.2. Main connections to a PTM The PTM interfaces are: Processor interface This connects the PTM to the processor it is ..."
    } ],
    "totalNumberOfChildResults" : 259,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreSight Program Flow Trace Architecture Specification ",
      "document_number" : "ihi0035",
      "document_version" : "b",
      "content_type" : "archDoc",
      "systopparent" : "3681491",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "whñByEmwñEj5WK33",
      "urihash" : "whñByEmwñEj5WK33",
      "sysuri" : "https://developer.arm.com/documentation/ihi0035/b/en/pdf/IHI0035B_cs_pft_v1_1_architecture_spec.pdf",
      "keywords" : "CoreSight, Trace Macrocells (ETM)",
      "systransactionid" : 861322,
      "copyright" : "Copyright ©€1999-2002, 2004-2008, 2011 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1307557266000,
      "topparentid" : 3681491,
      "numberofpages" : 252,
      "sysconcepts" : "instructions ; context ID ; tracing ; architectures ; shows ; implementations ; registers ; assignments ; usage constraints ; exceptions ; waypoints ; cycle count ; waypoint instructions ; event resources ; EmbeddedICE watchpoints ; comparator inputs",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
      "attachmentparentid" : 3681491,
      "parentitem" : "5f8ffd3ff86e16515cdc006c",
      "concepts" : "instructions ; context ID ; tracing ; architectures ; shows ; implementations ; registers ; assignments ; usage constraints ; exceptions ; waypoints ; cycle count ; waypoint instructions ; event resources ; EmbeddedICE watchpoints ; comparator inputs",
      "documenttype" : "pdf",
      "isattachment" : "3681491",
      "sysindexeddate" : 1648720697000,
      "permanentid" : "682452e0a868b6707803264d5263749a117a1b4a490d37083403500e8f54",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8ffd42f86e16515cdc0189",
      "transactionid" : 861322,
      "title" : "CoreSight Program Flow Trace Architecture Specification ",
      "subject" : "ARM CoreSight Program Flow Trace (PFT) ArchitectureSpecification.\nThis manual is reference documentation for the ARMinstruction trace\nprotocol. It also describes the interfaces, resources,and registers\nof the Program Trace Macrocell (PTM). Available asPDF.",
      "date" : 1648720697000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0035:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720697013211785,
      "sysisattachment" : "3681491",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3681491,
      "size" : 2184126,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f8ffd42f86e16515cdc0189",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720691138,
      "syssubject" : "ARM CoreSight Program Flow Trace (PFT) ArchitectureSpecification.\nThis manual is reference documentation for the ARMinstruction trace\nprotocol. It also describes the interfaces, resources,and registers\nof the Program Trace Macrocell (PTM). Available asPDF.",
      "syssize" : 2184126,
      "sysdate" : 1648720697000,
      "topparent" : "3681491",
      "author" : "ARM Limited",
      "label_version" : "1.1",
      "systopparentid" : 3681491,
      "content_description" : "This is the Architecture Specification for Program Flow Trace. It defines the architecture for a Program Trace Macrocell (PTM).",
      "wordcount" : 2957,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720697000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f8ffd42f86e16515cdc0189",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720697013211785,
      "uri" : "https://developer.arm.com/documentation/ihi0035/b/en/pdf/IHI0035B_cs_pft_v1_1_architecture_spec.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight Program Flow Trace Architecture Specification",
    "Uri" : "https://developer.arm.com/documentation/ihi0035/b/en/pdf/IHI0035B_cs_pft_v1_1_architecture_spec.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0035/b/en/pdf/IHI0035B_cs_pft_v1_1_architecture_spec.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f8ffd42f86e16515cdc0189",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0035/b/en/pdf/IHI0035B_cs_pft_v1_1_architecture_spec.pdf",
    "Excerpt" : "4. No licence, express, implied or otherwise, is granted to LICENSEE, under the ... Copyright © 1999-2002, 2004-2008, 2011 ARM. All rights reserved. Non-Confidential ARM IHI 0035B",
    "FirstSentences" : "CoreSight Program Flow Trace ... PFTv1.0 and PFTv1.1 Architecture Specification Copyright © 1999-2002, 2004-2008, 2011 ARM. All rights reserved. ARM IHI 0035B (ID060811) ii CoreSight Program Flow Trace"
  }, {
    "title" : "PrimeCell General Purpose Input/Output (PL061) Cycle Model User Guide",
    "uri" : "https://developer.arm.com/documentation/dui1067/a/en/pdf/cycle_models_PL061_GPIO_User_Guide_v9_1_0_DUI1067A_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui1067/a/en/pdf/cycle_models_PL061_GPIO_User_Guide_v9_1_0_DUI1067A_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed1102bca06a95ce53f8df7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui1067/a/en/pdf/cycle_models_PL061_GPIO_User_Guide_v9_1_0_DUI1067A_en.pdf",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... In this document, where the term ARM is used to refer to the company it means “ARM or ...",
    "firstSentences" : "PrimeCell® General Purpose Input/Output (PL061) Cycle Model Copyright © 2016 ARM Limited. All rights reserved. ARM DUI 1067A (ID120216) Version 9.1.0 User Guide Non-Confidential ARM DUI 1067A",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2322,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell General Purpose Input/Output (PL061) Cycle Model User Guide",
      "uri" : "https://developer.arm.com/documentation/dui1067/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui1067/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui1067/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui1067/a/en",
      "excerpt" : "PrimeCell General Purpose Input\\/Output (PL061) Cycle Model User Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "PrimeCell General Purpose Input\\/Output (PL061) Cycle Model User Guide This document is only available in a PDF version. Click Download to view. PrimeCell General Purpose Input/Output (PL061) ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell General Purpose Input/Output (PL061) Cycle Model User Guide ",
        "document_number" : "dui1067",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4947971",
        "sysurihash" : "oP0eaq5R8ðFMHhUF",
        "urihash" : "oP0eaq5R8ðFMHhUF",
        "sysuri" : "https://developer.arm.com/documentation/dui1067/a/en",
        "systransactionid" : 958263,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488157261000,
        "topparentid" : 4947971,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590759467000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d", "5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273d", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1662374221000,
        "permanentid" : "c8ddcc22e499b8198be07db3c7531a118ae17051bb6d4eb40c5bc648817c",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed1102bca06a95ce53f8df3",
        "transactionid" : 958263,
        "title" : "PrimeCell General Purpose Input/Output (PL061) Cycle Model User Guide ",
        "products" : [ "PrimeCell General Purpose Input/Output (PL061)", "Cycle Model Studio", "Cycle Models", "SoC Designer" ],
        "date" : 1662374221000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui1067:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662374221082753973,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 303,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui1067/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662374210135,
        "syssize" : 303,
        "sysdate" : 1662374221000,
        "haslayout" : "1",
        "topparent" : "4947971",
        "label_version" : "9.1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4947971,
        "content_description" : "This guide provides all the information needed to configure and use this Cycle Model in SoC Designer.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Simulation Models|SoC Designer", "Tools and Software|Legacy Tools|Cycle Models|SoC Designer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|SoC Designer" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662374221000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui1067/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui1067/a/?lang=en",
        "modified" : 1642418141000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662374221082753973,
        "uri" : "https://developer.arm.com/documentation/dui1067/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell General Purpose Input/Output (PL061) Cycle Model User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui1067/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui1067/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui1067/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui1067/a/en",
      "Excerpt" : "PrimeCell General Purpose Input\\/Output (PL061) Cycle Model User Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "PrimeCell General Purpose Input\\/Output (PL061) Cycle Model User Guide This document is only available in a PDF version. Click Download to view. PrimeCell General Purpose Input/Output (PL061) ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell General Purpose Input/Output (PL061) Cycle Model User Guide",
      "uri" : "https://developer.arm.com/documentation/dui1067/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui1067/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui1067/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui1067/a/en",
      "excerpt" : "PrimeCell General Purpose Input\\/Output (PL061) Cycle Model User Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "PrimeCell General Purpose Input\\/Output (PL061) Cycle Model User Guide This document is only available in a PDF version. Click Download to view. PrimeCell General Purpose Input/Output (PL061) ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2322,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell General Purpose Input/Output (PL061) Cycle Model User Guide ",
        "document_number" : "dui1067",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4947971",
        "sysurihash" : "oP0eaq5R8ðFMHhUF",
        "urihash" : "oP0eaq5R8ðFMHhUF",
        "sysuri" : "https://developer.arm.com/documentation/dui1067/a/en",
        "systransactionid" : 958263,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488157261000,
        "topparentid" : 4947971,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590759467000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d", "5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273d", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1662374221000,
        "permanentid" : "c8ddcc22e499b8198be07db3c7531a118ae17051bb6d4eb40c5bc648817c",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed1102bca06a95ce53f8df3",
        "transactionid" : 958263,
        "title" : "PrimeCell General Purpose Input/Output (PL061) Cycle Model User Guide ",
        "products" : [ "PrimeCell General Purpose Input/Output (PL061)", "Cycle Model Studio", "Cycle Models", "SoC Designer" ],
        "date" : 1662374221000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui1067:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662374221082753973,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 303,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui1067/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662374210135,
        "syssize" : 303,
        "sysdate" : 1662374221000,
        "haslayout" : "1",
        "topparent" : "4947971",
        "label_version" : "9.1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4947971,
        "content_description" : "This guide provides all the information needed to configure and use this Cycle Model in SoC Designer.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Simulation Models|SoC Designer", "Tools and Software|Legacy Tools|Cycle Models|SoC Designer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|SoC Designer" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662374221000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui1067/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui1067/a/?lang=en",
        "modified" : 1642418141000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662374221082753973,
        "uri" : "https://developer.arm.com/documentation/dui1067/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell General Purpose Input/Output (PL061) Cycle Model User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui1067/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui1067/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui1067/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui1067/a/en",
      "Excerpt" : "PrimeCell General Purpose Input\\/Output (PL061) Cycle Model User Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "PrimeCell General Purpose Input\\/Output (PL061) Cycle Model User Guide This document is only available in a PDF version. Click Download to view. PrimeCell General Purpose Input/Output (PL061) ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell General Purpose Input/Output (PL061) Cycle Model User Guide ",
      "document_number" : "dui1067",
      "document_version" : "a",
      "content_type" : "guide",
      "systopparent" : "4947971",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "AeNqJDSlTJgC2cqE",
      "urihash" : "AeNqJDSlTJgC2cqE",
      "sysuri" : "https://developer.arm.com/documentation/dui1067/a/en/pdf/cycle_models_PL061_GPIO_User_Guide_v9_1_0_DUI1067A_en.pdf",
      "keywords" : "GPIO PL061 Cycle Model ARM PrimeCell General Purpose Input/Output (PL061)",
      "systransactionid" : 958263,
      "copyright" : "ARM Limited",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1488157261000,
      "topparentid" : 4947971,
      "numberofpages" : 20,
      "sysconcepts" : "Cycle Model ; interface ; ports ; release ; SoC Designer ; ARM Limited ; hardware ; GPIO ; runtime libraries ; bus protocol ; written agreement ; transaction ; implementations ; optimizations ; provisions ; referencing",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d", "5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273d", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d" ],
      "attachmentparentid" : 4947971,
      "parentitem" : "5ed1102bca06a95ce53f8df3",
      "concepts" : "Cycle Model ; interface ; ports ; release ; SoC Designer ; ARM Limited ; hardware ; GPIO ; runtime libraries ; bus protocol ; written agreement ; transaction ; implementations ; optimizations ; provisions ; referencing",
      "documenttype" : "pdf",
      "isattachment" : "4947971",
      "sysindexeddate" : 1662374221000,
      "permanentid" : "44f475258ea279d2cf48955c741d26902e6485a0993037b60bc7ec73d3a4",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed1102bca06a95ce53f8df7",
      "transactionid" : 958263,
      "title" : "PrimeCell General Purpose Input/Output (PL061) Cycle Model User Guide ",
      "subject" : "GPIO PL061 Cycle Model User Guide",
      "date" : 1662374221000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui1067:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1662374221590444612,
      "sysisattachment" : "4947971",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4947971,
      "size" : 268461,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed1102bca06a95ce53f8df7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662374211984,
      "syssubject" : "GPIO PL061 Cycle Model User Guide",
      "syssize" : 268461,
      "sysdate" : 1662374221000,
      "topparent" : "4947971",
      "author" : "ARM Limited",
      "label_version" : "9.1.0",
      "systopparentid" : 4947971,
      "content_description" : "This guide provides all the information needed to configure and use this Cycle Model in SoC Designer.",
      "wordcount" : 863,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Simulation Models|SoC Designer", "Tools and Software|Legacy Tools|Cycle Models|SoC Designer" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|SoC Designer" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662374221000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed1102bca06a95ce53f8df7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662374221590444612,
      "uri" : "https://developer.arm.com/documentation/dui1067/a/en/pdf/cycle_models_PL061_GPIO_User_Guide_v9_1_0_DUI1067A_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell General Purpose Input/Output (PL061) Cycle Model User Guide",
    "Uri" : "https://developer.arm.com/documentation/dui1067/a/en/pdf/cycle_models_PL061_GPIO_User_Guide_v9_1_0_DUI1067A_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui1067/a/en/pdf/cycle_models_PL061_GPIO_User_Guide_v9_1_0_DUI1067A_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed1102bca06a95ce53f8df7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui1067/a/en/pdf/cycle_models_PL061_GPIO_User_Guide_v9_1_0_DUI1067A_en.pdf",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... In this document, where the term ARM is used to refer to the company it means “ARM or ...",
    "FirstSentences" : "PrimeCell® General Purpose Input/Output (PL061) Cycle Model Copyright © 2016 ARM Limited. All rights reserved. ARM DUI 1067A (ID120216) Version 9.1.0 User Guide Non-Confidential ARM DUI 1067A"
  }, {
    "title" : "Reporting Security Vulnerabilities",
    "uri" : "https://developer.arm.com/documentation/102850/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/102850/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/102850/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102850/0100/en",
    "excerpt" : "For Arm services and infrastructure Include the following information when submitting ... 4. Communicate and Disclose Arm works with finders to ensure coordinated communication and disclosure.",
    "firstSentences" : "Reporting Security Vulnerabilities Arm takes security issues seriously and welcomes feedback from researchers and the security community in order to improve the security of its products and services.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2296,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Reporting Security Vulnerabilities ",
      "document_number" : "102850",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "5071033",
      "sysurihash" : "P0zaoð9ñ588iPGrU",
      "urihash" : "P0zaoð9ñ588iPGrU",
      "sysuri" : "https://developer.arm.com/documentation/102850/0100/en",
      "systransactionid" : 907668,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1514937600000,
      "topparentid" : 5071033,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1646299266000,
      "sysconcepts" : "vulnerabilities ; arm ; disclosures ; mitigations ; patches ; timescales ; notifications ; reports ; arm-security ; discovery processes ; online presence ; own website ; internal teams ; general prognosis ; exfiltrate",
      "navigationhierarchies" : [ "620e62a7a86fc5098c33c1a2" ],
      "concepts" : "vulnerabilities ; arm ; disclosures ; mitigations ; patches ; timescales ; notifications ; reports ; arm-security ; discovery processes ; online presence ; own website ; internal teams ; general prognosis ; exfiltrate",
      "documenttype" : "html",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1655999843000,
      "permanentid" : "87329f36a5b9868a2dccd3ce3c406f468111154013f03ce876f12875bc48",
      "syslanguage" : [ "English" ],
      "itemid" : "62208882e6f58973271ea5fd",
      "transactionid" : 907668,
      "title" : "Reporting Security Vulnerabilities ",
      "products" : [ "Arm Security Center" ],
      "date" : 1655999843000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102850:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Architects", "Software Developers" ],
      "audience" : [ "Hardware Engineers", "Architects", "Software Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1655999843898698245,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 7199,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102850/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655999842050,
      "syssize" : 7199,
      "sysdate" : 1655999843000,
      "haslayout" : "1",
      "topparent" : "5071033",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5071033,
      "navigationhierarchiescategories" : [ "Arm Security Updates" ],
      "content_description" : "Arm takes security issues seriously and welcomes feedback from researchers and the security community in order to improve the security of its products and services. We operate a coordinated disclosure policy for disclosing vulnerabilities and other security issues.",
      "wordcount" : 397,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Arm Security Center" ],
      "navigationhierarchiesproducts" : [ "Arm Security Center" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655999843000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102850/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102850/0100/?lang=en",
      "modified" : 1646659823000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655999843898698245,
      "uri" : "https://developer.arm.com/documentation/102850/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Reporting Security Vulnerabilities",
    "Uri" : "https://developer.arm.com/documentation/102850/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102850/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/102850/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102850/0100/en",
    "Excerpt" : "For Arm services and infrastructure Include the following information when submitting ... 4. Communicate and Disclose Arm works with finders to ensure coordinated communication and disclosure.",
    "FirstSentences" : "Reporting Security Vulnerabilities Arm takes security issues seriously and welcomes feedback from researchers and the security community in order to improve the security of its products and services."
  }, {
    "title" : "SystemC Cycle Models Reference Platform Getting Started Guide",
    "uri" : "https://developer.arm.com/documentation/101497/1105/en",
    "printableUri" : "https://developer.arm.com/documentation/101497/1105/en",
    "clickUri" : "https://developer.arm.com/documentation/101497/1105/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101497/1105/en",
    "excerpt" : "SystemC Cycle Models Reference Platform Getting Started Guide Version 11.5 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved.",
    "firstSentences" : "SystemC Cycle Models Reference Platform Getting Started Guide Version 11.5 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. SystemC Cycle Models Reference Platform ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2292,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Building and running the default reference platform",
      "uri" : "https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform",
      "printableUri" : "https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform",
      "clickUri" : "https://developer.arm.com/documentation/101497/1105/Building-and-running-the-default-reference-platform?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform",
      "excerpt" : "Building and running the default reference platform This chapter describes downloading, ... It contains the following sections: Download a reference platform from IP Exchange. ... Next steps.",
      "firstSentences" : "Building and running the default reference platform This chapter describes downloading, compiling, and simulating the Cycle Model SystemC default reference platform. It contains the following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SystemC Cycle Models Reference Platform Getting Started Guide",
        "uri" : "https://developer.arm.com/documentation/101497/1105/en",
        "printableUri" : "https://developer.arm.com/documentation/101497/1105/en",
        "clickUri" : "https://developer.arm.com/documentation/101497/1105/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101497/1105/en",
        "excerpt" : "SystemC Cycle Models Reference Platform Getting Started Guide Version 11.5 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved.",
        "firstSentences" : "SystemC Cycle Models Reference Platform Getting Started Guide Version 11.5 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. SystemC Cycle Models Reference Platform ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "SystemC Cycle Models Reference Platform Getting Started Guide ",
          "document_number" : "101497",
          "document_version" : "1105",
          "content_type" : "guide",
          "systopparent" : "4836664",
          "sysurihash" : "HJlrEw9OsCrL9HO2",
          "urihash" : "HJlrEw9OsCrL9HO2",
          "sysuri" : "https://developer.arm.com/documentation/101497/1105/en",
          "systransactionid" : 902556,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1623241789000,
          "topparentid" : 4836664,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1624542161000,
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655129508000,
          "permanentid" : "b43f992db7d6afb1d2835dbe2f86aba9713761d1542e57878d491124ac00",
          "syslanguage" : [ "English" ],
          "itemid" : "60d48bd10320e92fa40b45a5",
          "transactionid" : 902556,
          "title" : "SystemC Cycle Models Reference Platform Getting Started Guide ",
          "products" : [ "Cycle Model Studio" ],
          "date" : 1655129508000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101497:1105:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655129508848041576,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 234,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101497/1105/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655129504167,
          "syssize" : 234,
          "sysdate" : 1655129508000,
          "haslayout" : "1",
          "topparent" : "4836664",
          "label_version" : "11.5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4836664,
          "content_description" : "This guide describes downloading, installing, and running SystemC-based Cycle Model reference platforms.",
          "wordcount" : 25,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655129508000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101497/1105/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101497/1105/?lang=en",
          "modified" : 1636632292000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655129508848041576,
          "uri" : "https://developer.arm.com/documentation/101497/1105/en",
          "syscollection" : "default"
        },
        "Title" : "SystemC Cycle Models Reference Platform Getting Started Guide",
        "Uri" : "https://developer.arm.com/documentation/101497/1105/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101497/1105/en",
        "ClickUri" : "https://developer.arm.com/documentation/101497/1105/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101497/1105/en",
        "Excerpt" : "SystemC Cycle Models Reference Platform Getting Started Guide Version 11.5 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved.",
        "FirstSentences" : "SystemC Cycle Models Reference Platform Getting Started Guide Version 11.5 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. SystemC Cycle Models Reference Platform ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Building and running the default reference platform ",
        "document_number" : "101497",
        "document_version" : "1105",
        "content_type" : "guide",
        "systopparent" : "4836664",
        "sysurihash" : "CU4Ym7TrBuzKbñDK",
        "urihash" : "CU4Ym7TrBuzKbñDK",
        "sysuri" : "https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1623241789000,
        "topparentid" : 4836664,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1624542161000,
        "sysconcepts" : "reference platform ; downloading ; package file ; IP Exchange ; Model SystemC ; compiling",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "attachmentparentid" : 4836664,
        "parentitem" : "60d48bd10320e92fa40b45a5",
        "concepts" : "reference platform ; downloading ; package file ; IP Exchange ; Model SystemC ; compiling",
        "documenttype" : "html",
        "isattachment" : "4836664",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129508000,
        "permanentid" : "743b2bc82142712d354d2a5cdbd1d168938495b3fed3aefc675cb7feda53",
        "syslanguage" : [ "English" ],
        "itemid" : "60d48bd10320e92fa40b45ae",
        "transactionid" : 902556,
        "title" : "Building and running the default reference platform ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129508000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101497:1105:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129508814220205,
        "sysisattachment" : "4836664",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4836664,
        "size" : 438,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101497/1105/Building-and-running-the-default-reference-platform?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129504167,
        "syssize" : 438,
        "sysdate" : 1655129508000,
        "haslayout" : "1",
        "topparent" : "4836664",
        "label_version" : "11.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4836664,
        "content_description" : "This guide describes downloading, installing, and running SystemC-based Cycle Model reference platforms.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129508000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101497/1105/Building-and-running-the-default-reference-platform?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101497/1105/Building-and-running-the-default-reference-platform?lang=en",
        "modified" : 1636632292000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129508814220205,
        "uri" : "https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform",
        "syscollection" : "default"
      },
      "Title" : "Building and running the default reference platform",
      "Uri" : "https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform",
      "PrintableUri" : "https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform",
      "ClickUri" : "https://developer.arm.com/documentation/101497/1105/Building-and-running-the-default-reference-platform?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform",
      "Excerpt" : "Building and running the default reference platform This chapter describes downloading, ... It contains the following sections: Download a reference platform from IP Exchange. ... Next steps.",
      "FirstSentences" : "Building and running the default reference platform This chapter describes downloading, compiling, and simulating the Cycle Model SystemC default reference platform. It contains the following ..."
    }, {
      "title" : "Download a reference platform from IP Exchange",
      "uri" : "https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform/Download-a-reference-platform-from-IP-Exchange",
      "printableUri" : "https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform/Download-a-reference-platform-from-IP-Exchange",
      "clickUri" : "https://developer.arm.com/documentation/101497/1105/Building-and-running-the-default-reference-platform/Download-a-reference-platform-from-IP-Exchange?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform/Download-a-reference-platform-from-IP-Exchange",
      "excerpt" : "Download a reference platform from IP Exchange Download a Cycle Model reference platform from IP ... Before you begin You must have a valid account on https:\\/\\/ipx.arm.com. Create one if ...",
      "firstSentences" : "Download a reference platform from IP Exchange Download a Cycle Model reference platform from IP Exchange. Before you begin You must have a valid account on https:\\/\\/ipx.arm.com. Create one if ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SystemC Cycle Models Reference Platform Getting Started Guide",
        "uri" : "https://developer.arm.com/documentation/101497/1105/en",
        "printableUri" : "https://developer.arm.com/documentation/101497/1105/en",
        "clickUri" : "https://developer.arm.com/documentation/101497/1105/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101497/1105/en",
        "excerpt" : "SystemC Cycle Models Reference Platform Getting Started Guide Version 11.5 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved.",
        "firstSentences" : "SystemC Cycle Models Reference Platform Getting Started Guide Version 11.5 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. SystemC Cycle Models Reference Platform ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "SystemC Cycle Models Reference Platform Getting Started Guide ",
          "document_number" : "101497",
          "document_version" : "1105",
          "content_type" : "guide",
          "systopparent" : "4836664",
          "sysurihash" : "HJlrEw9OsCrL9HO2",
          "urihash" : "HJlrEw9OsCrL9HO2",
          "sysuri" : "https://developer.arm.com/documentation/101497/1105/en",
          "systransactionid" : 902556,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1623241789000,
          "topparentid" : 4836664,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1624542161000,
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655129508000,
          "permanentid" : "b43f992db7d6afb1d2835dbe2f86aba9713761d1542e57878d491124ac00",
          "syslanguage" : [ "English" ],
          "itemid" : "60d48bd10320e92fa40b45a5",
          "transactionid" : 902556,
          "title" : "SystemC Cycle Models Reference Platform Getting Started Guide ",
          "products" : [ "Cycle Model Studio" ],
          "date" : 1655129508000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101497:1105:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655129508848041576,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 234,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101497/1105/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655129504167,
          "syssize" : 234,
          "sysdate" : 1655129508000,
          "haslayout" : "1",
          "topparent" : "4836664",
          "label_version" : "11.5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4836664,
          "content_description" : "This guide describes downloading, installing, and running SystemC-based Cycle Model reference platforms.",
          "wordcount" : 25,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655129508000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101497/1105/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101497/1105/?lang=en",
          "modified" : 1636632292000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655129508848041576,
          "uri" : "https://developer.arm.com/documentation/101497/1105/en",
          "syscollection" : "default"
        },
        "Title" : "SystemC Cycle Models Reference Platform Getting Started Guide",
        "Uri" : "https://developer.arm.com/documentation/101497/1105/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101497/1105/en",
        "ClickUri" : "https://developer.arm.com/documentation/101497/1105/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101497/1105/en",
        "Excerpt" : "SystemC Cycle Models Reference Platform Getting Started Guide Version 11.5 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved.",
        "FirstSentences" : "SystemC Cycle Models Reference Platform Getting Started Guide Version 11.5 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. SystemC Cycle Models Reference Platform ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Download a reference platform from IP Exchange ",
        "document_number" : "101497",
        "document_version" : "1105",
        "content_type" : "guide",
        "systopparent" : "4836664",
        "sysurihash" : "IFW1YzA1o8Sz0aIK",
        "urihash" : "IFW1YzA1o8Sz0aIK",
        "sysuri" : "https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform/Download-a-reference-platform-from-IP-Exchange",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1623241789000,
        "topparentid" : 4836664,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1624542161000,
        "sysconcepts" : "reference platform ; Cycle Model ; arm ; ipx ; IP Exchange ; valid account",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "attachmentparentid" : 4836664,
        "parentitem" : "60d48bd10320e92fa40b45a5",
        "concepts" : "reference platform ; Cycle Model ; arm ; ipx ; IP Exchange ; valid account",
        "documenttype" : "html",
        "isattachment" : "4836664",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129508000,
        "permanentid" : "b8fa9dc25bb0b9ff03d1db1d2b9590926f5a86623310a18f7236979b3d55",
        "syslanguage" : [ "English" ],
        "itemid" : "60d48bd10320e92fa40b45af",
        "transactionid" : 902556,
        "title" : "Download a reference platform from IP Exchange ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129508000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101497:1105:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129508777225500,
        "sysisattachment" : "4836664",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4836664,
        "size" : 557,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101497/1105/Building-and-running-the-default-reference-platform/Download-a-reference-platform-from-IP-Exchange?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129504167,
        "syssize" : 557,
        "sysdate" : 1655129508000,
        "haslayout" : "1",
        "topparent" : "4836664",
        "label_version" : "11.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4836664,
        "content_description" : "This guide describes downloading, installing, and running SystemC-based Cycle Model reference platforms.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129508000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101497/1105/Building-and-running-the-default-reference-platform/Download-a-reference-platform-from-IP-Exchange?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101497/1105/Building-and-running-the-default-reference-platform/Download-a-reference-platform-from-IP-Exchange?lang=en",
        "modified" : 1636632292000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129508777225500,
        "uri" : "https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform/Download-a-reference-platform-from-IP-Exchange",
        "syscollection" : "default"
      },
      "Title" : "Download a reference platform from IP Exchange",
      "Uri" : "https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform/Download-a-reference-platform-from-IP-Exchange",
      "PrintableUri" : "https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform/Download-a-reference-platform-from-IP-Exchange",
      "ClickUri" : "https://developer.arm.com/documentation/101497/1105/Building-and-running-the-default-reference-platform/Download-a-reference-platform-from-IP-Exchange?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform/Download-a-reference-platform-from-IP-Exchange",
      "Excerpt" : "Download a reference platform from IP Exchange Download a Cycle Model reference platform from IP ... Before you begin You must have a valid account on https:\\/\\/ipx.arm.com. Create one if ...",
      "FirstSentences" : "Download a reference platform from IP Exchange Download a Cycle Model reference platform from IP Exchange. Before you begin You must have a valid account on https:\\/\\/ipx.arm.com. Create one if ..."
    }, {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/101497/1105/Building-and-running-the-default-reference-platform/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform/Next-steps",
      "excerpt" : "Next steps When your default reference platform is simulating properly, learn about and change its ... Review the processor model guide The SystemC Cycle Model User Guide for the processor ...",
      "firstSentences" : "Next steps When your default reference platform is simulating properly, learn about and change its operation. Review the processor model guide The SystemC Cycle Model User Guide for the processor ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SystemC Cycle Models Reference Platform Getting Started Guide",
        "uri" : "https://developer.arm.com/documentation/101497/1105/en",
        "printableUri" : "https://developer.arm.com/documentation/101497/1105/en",
        "clickUri" : "https://developer.arm.com/documentation/101497/1105/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101497/1105/en",
        "excerpt" : "SystemC Cycle Models Reference Platform Getting Started Guide Version 11.5 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved.",
        "firstSentences" : "SystemC Cycle Models Reference Platform Getting Started Guide Version 11.5 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. SystemC Cycle Models Reference Platform ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "SystemC Cycle Models Reference Platform Getting Started Guide ",
          "document_number" : "101497",
          "document_version" : "1105",
          "content_type" : "guide",
          "systopparent" : "4836664",
          "sysurihash" : "HJlrEw9OsCrL9HO2",
          "urihash" : "HJlrEw9OsCrL9HO2",
          "sysuri" : "https://developer.arm.com/documentation/101497/1105/en",
          "systransactionid" : 902556,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1623241789000,
          "topparentid" : 4836664,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1624542161000,
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655129508000,
          "permanentid" : "b43f992db7d6afb1d2835dbe2f86aba9713761d1542e57878d491124ac00",
          "syslanguage" : [ "English" ],
          "itemid" : "60d48bd10320e92fa40b45a5",
          "transactionid" : 902556,
          "title" : "SystemC Cycle Models Reference Platform Getting Started Guide ",
          "products" : [ "Cycle Model Studio" ],
          "date" : 1655129508000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101497:1105:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655129508848041576,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 234,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101497/1105/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655129504167,
          "syssize" : 234,
          "sysdate" : 1655129508000,
          "haslayout" : "1",
          "topparent" : "4836664",
          "label_version" : "11.5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4836664,
          "content_description" : "This guide describes downloading, installing, and running SystemC-based Cycle Model reference platforms.",
          "wordcount" : 25,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655129508000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101497/1105/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101497/1105/?lang=en",
          "modified" : 1636632292000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655129508848041576,
          "uri" : "https://developer.arm.com/documentation/101497/1105/en",
          "syscollection" : "default"
        },
        "Title" : "SystemC Cycle Models Reference Platform Getting Started Guide",
        "Uri" : "https://developer.arm.com/documentation/101497/1105/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101497/1105/en",
        "ClickUri" : "https://developer.arm.com/documentation/101497/1105/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101497/1105/en",
        "Excerpt" : "SystemC Cycle Models Reference Platform Getting Started Guide Version 11.5 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved.",
        "FirstSentences" : "SystemC Cycle Models Reference Platform Getting Started Guide Version 11.5 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. SystemC Cycle Models Reference Platform ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "101497",
        "document_version" : "1105",
        "content_type" : "guide",
        "systopparent" : "4836664",
        "sysurihash" : "J2ðPkqñdDuC80Au5",
        "urihash" : "J2ðPkqñdDuC80Au5",
        "sysuri" : "https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform/Next-steps",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1623241789000,
        "topparentid" : 4836664,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1624542161000,
        "sysconcepts" : "reference platforms ; functionality ; CPU ; See Modifying ; waveform dumping ; simulating properly ; gccversion ; params ; list-params ; instructions",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "attachmentparentid" : 4836664,
        "parentitem" : "60d48bd10320e92fa40b45a5",
        "concepts" : "reference platforms ; functionality ; CPU ; See Modifying ; waveform dumping ; simulating properly ; gccversion ; params ; list-params ; instructions",
        "documenttype" : "html",
        "isattachment" : "4836664",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129508000,
        "permanentid" : "867438ff2a3520545a16507771b98fef4e70d35e54d46b42a966201f477f",
        "syslanguage" : [ "English" ],
        "itemid" : "60d48bd10320e92fa40b45b3",
        "transactionid" : 902556,
        "title" : "Next steps ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129508000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101497:1105:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129508730001132,
        "sysisattachment" : "4836664",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4836664,
        "size" : 1351,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101497/1105/Building-and-running-the-default-reference-platform/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129504167,
        "syssize" : 1351,
        "sysdate" : 1655129508000,
        "haslayout" : "1",
        "topparent" : "4836664",
        "label_version" : "11.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4836664,
        "content_description" : "This guide describes downloading, installing, and running SystemC-based Cycle Model reference platforms.",
        "wordcount" : 96,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129508000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101497/1105/Building-and-running-the-default-reference-platform/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101497/1105/Building-and-running-the-default-reference-platform/Next-steps?lang=en",
        "modified" : 1636632292000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129508730001132,
        "uri" : "https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/101497/1105/Building-and-running-the-default-reference-platform/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101497/1105/en/Building-and-running-the-default-reference-platform/Next-steps",
      "Excerpt" : "Next steps When your default reference platform is simulating properly, learn about and change its ... Review the processor model guide The SystemC Cycle Model User Guide for the processor ...",
      "FirstSentences" : "Next steps When your default reference platform is simulating properly, learn about and change its operation. Review the processor model guide The SystemC Cycle Model User Guide for the processor ..."
    } ],
    "totalNumberOfChildResults" : 35,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "SystemC Cycle Models Reference Platform Getting Started Guide ",
      "document_number" : "101497",
      "document_version" : "1105",
      "content_type" : "guide",
      "systopparent" : "4836664",
      "sysurihash" : "HJlrEw9OsCrL9HO2",
      "urihash" : "HJlrEw9OsCrL9HO2",
      "sysuri" : "https://developer.arm.com/documentation/101497/1105/en",
      "systransactionid" : 902556,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1623241789000,
      "topparentid" : 4836664,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1624542161000,
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655129508000,
      "permanentid" : "b43f992db7d6afb1d2835dbe2f86aba9713761d1542e57878d491124ac00",
      "syslanguage" : [ "English" ],
      "itemid" : "60d48bd10320e92fa40b45a5",
      "transactionid" : 902556,
      "title" : "SystemC Cycle Models Reference Platform Getting Started Guide ",
      "products" : [ "Cycle Model Studio" ],
      "date" : 1655129508000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101497:1105:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655129508848041576,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 234,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101497/1105/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655129504167,
      "syssize" : 234,
      "sysdate" : 1655129508000,
      "haslayout" : "1",
      "topparent" : "4836664",
      "label_version" : "11.5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4836664,
      "content_description" : "This guide describes downloading, installing, and running SystemC-based Cycle Model reference platforms.",
      "wordcount" : 25,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655129508000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101497/1105/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101497/1105/?lang=en",
      "modified" : 1636632292000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655129508848041576,
      "uri" : "https://developer.arm.com/documentation/101497/1105/en",
      "syscollection" : "default"
    },
    "Title" : "SystemC Cycle Models Reference Platform Getting Started Guide",
    "Uri" : "https://developer.arm.com/documentation/101497/1105/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101497/1105/en",
    "ClickUri" : "https://developer.arm.com/documentation/101497/1105/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101497/1105/en",
    "Excerpt" : "SystemC Cycle Models Reference Platform Getting Started Guide Version 11.5 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved.",
    "FirstSentences" : "SystemC Cycle Models Reference Platform Getting Started Guide Version 11.5 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. SystemC Cycle Models Reference Platform ..."
  }, {
    "title" : "Installing the runtime and sourcing the setup script",
    "uri" : "https://developer.arm.com/documentation/101146/1105/en/Installing-the-Cycle-Model-SystemC-Runtime-software/Installing-the-runtime-and-sourcing-the-setup-script",
    "printableUri" : "https://developer.arm.com/documentation/101146/1105/en/Installing-the-Cycle-Model-SystemC-Runtime-software/Installing-the-runtime-and-sourcing-the-setup-script",
    "clickUri" : "https://developer.arm.com/documentation/101146/1105/Installing-the-Cycle-Model-SystemC-Runtime-software/Installing-the-runtime-and-sourcing-the-setup-script?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101146/1105/en/Installing-the-Cycle-Model-SystemC-Runtime-software/Installing-the-runtime-and-sourcing-the-setup-script",
    "excerpt" : "Installing the runtime and sourcing the setup script This section describes installing the Cycle Model ... To install the Cycle Model SystemC Runtime and source the setup script: cd to the ...",
    "firstSentences" : "Installing the runtime and sourcing the setup script This section describes installing the Cycle Model SystemC Runtime on Linux computers. To install the Cycle Model SystemC Runtime and source the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2292,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "SystemC Cycle Model Runtime Installation Guide",
      "uri" : "https://developer.arm.com/documentation/101146/1105/en",
      "printableUri" : "https://developer.arm.com/documentation/101146/1105/en",
      "clickUri" : "https://developer.arm.com/documentation/101146/1105/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101146/1105/en",
      "excerpt" : "SystemC Cycle Model Runtime Installation Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm ... All rights reserved. SystemC Cycle Model Runtime Installation Guide Cycle Model Studio",
      "firstSentences" : "SystemC Cycle Model Runtime Installation Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. SystemC Cycle Model Runtime Installation Guide Cycle ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SystemC Cycle Model Runtime Installation Guide ",
        "document_number" : "101146",
        "document_version" : "1105",
        "content_type" : "guide",
        "systopparent" : "4837947",
        "sysurihash" : "hS8TaGlIbYfðxy3M",
        "urihash" : "hS8TaGlIbYfðxy3M",
        "sysuri" : "https://developer.arm.com/documentation/101146/1105/en",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1623154076000,
        "topparentid" : 4837947,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1624541713000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129505000,
        "permanentid" : "86f5a394e6f1a6bcdcd89f0de62628b235baec2aabe52d8fd82acede62db",
        "syslanguage" : [ "English" ],
        "itemid" : "60d48a11677cf7536a55c1c5",
        "transactionid" : 902556,
        "title" : "SystemC Cycle Model Runtime Installation Guide ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129505000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101146:1105:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129505522802762,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 204,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101146/1105/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129499394,
        "syssize" : 204,
        "sysdate" : 1655129505000,
        "haslayout" : "1",
        "topparent" : "4837947",
        "label_version" : "11.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4837947,
        "content_description" : "This guide describes how to install the SystemC Cycle Model runtime.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129505000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101146/1105/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101146/1105/?lang=en",
        "modified" : 1645004373000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129505522802762,
        "uri" : "https://developer.arm.com/documentation/101146/1105/en",
        "syscollection" : "default"
      },
      "Title" : "SystemC Cycle Model Runtime Installation Guide",
      "Uri" : "https://developer.arm.com/documentation/101146/1105/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101146/1105/en",
      "ClickUri" : "https://developer.arm.com/documentation/101146/1105/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101146/1105/en",
      "Excerpt" : "SystemC Cycle Model Runtime Installation Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm ... All rights reserved. SystemC Cycle Model Runtime Installation Guide Cycle Model Studio",
      "FirstSentences" : "SystemC Cycle Model Runtime Installation Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. SystemC Cycle Model Runtime Installation Guide Cycle ..."
    },
    "childResults" : [ {
      "title" : "Integrating with Cycle Model reference platforms",
      "uri" : "https://developer.arm.com/documentation/101146/1105/en/Installing-the-Cycle-Model-SystemC-Runtime-software/Integrating-with-Cycle-Model-reference-platforms",
      "printableUri" : "https://developer.arm.com/documentation/101146/1105/en/Installing-the-Cycle-Model-SystemC-Runtime-software/Integrating-with-Cycle-Model-reference-platforms",
      "clickUri" : "https://developer.arm.com/documentation/101146/1105/Installing-the-Cycle-Model-SystemC-Runtime-software/Integrating-with-Cycle-Model-reference-platforms?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101146/1105/en/Installing-the-Cycle-Model-SystemC-Runtime-software/Integrating-with-Cycle-Model-reference-platforms",
      "excerpt" : "Integrating with Cycle Model reference platforms This section describes how to integrate the Cycle Model ... If you have a Cycle Model reference platform that uses a previous version of the ...",
      "firstSentences" : "Integrating with Cycle Model reference platforms This section describes how to integrate the Cycle Model SystemC Runtime into Cycle Model reference platforms. If you have a Cycle Model reference ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SystemC Cycle Model Runtime Installation Guide",
        "uri" : "https://developer.arm.com/documentation/101146/1105/en",
        "printableUri" : "https://developer.arm.com/documentation/101146/1105/en",
        "clickUri" : "https://developer.arm.com/documentation/101146/1105/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101146/1105/en",
        "excerpt" : "SystemC Cycle Model Runtime Installation Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm ... All rights reserved. SystemC Cycle Model Runtime Installation Guide Cycle Model Studio",
        "firstSentences" : "SystemC Cycle Model Runtime Installation Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. SystemC Cycle Model Runtime Installation Guide Cycle ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "SystemC Cycle Model Runtime Installation Guide ",
          "document_number" : "101146",
          "document_version" : "1105",
          "content_type" : "guide",
          "systopparent" : "4837947",
          "sysurihash" : "hS8TaGlIbYfðxy3M",
          "urihash" : "hS8TaGlIbYfðxy3M",
          "sysuri" : "https://developer.arm.com/documentation/101146/1105/en",
          "systransactionid" : 902556,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1623154076000,
          "topparentid" : 4837947,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1624541713000,
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655129505000,
          "permanentid" : "86f5a394e6f1a6bcdcd89f0de62628b235baec2aabe52d8fd82acede62db",
          "syslanguage" : [ "English" ],
          "itemid" : "60d48a11677cf7536a55c1c5",
          "transactionid" : 902556,
          "title" : "SystemC Cycle Model Runtime Installation Guide ",
          "products" : [ "Cycle Model Studio" ],
          "date" : 1655129505000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101146:1105:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655129505522802762,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 204,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101146/1105/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655129499394,
          "syssize" : 204,
          "sysdate" : 1655129505000,
          "haslayout" : "1",
          "topparent" : "4837947",
          "label_version" : "11.5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4837947,
          "content_description" : "This guide describes how to install the SystemC Cycle Model runtime.",
          "wordcount" : 22,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655129505000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101146/1105/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101146/1105/?lang=en",
          "modified" : 1645004373000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655129505522802762,
          "uri" : "https://developer.arm.com/documentation/101146/1105/en",
          "syscollection" : "default"
        },
        "Title" : "SystemC Cycle Model Runtime Installation Guide",
        "Uri" : "https://developer.arm.com/documentation/101146/1105/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101146/1105/en",
        "ClickUri" : "https://developer.arm.com/documentation/101146/1105/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101146/1105/en",
        "Excerpt" : "SystemC Cycle Model Runtime Installation Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm ... All rights reserved. SystemC Cycle Model Runtime Installation Guide Cycle Model Studio",
        "FirstSentences" : "SystemC Cycle Model Runtime Installation Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. SystemC Cycle Model Runtime Installation Guide Cycle ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Integrating with Cycle Model reference platforms ",
        "document_number" : "101146",
        "document_version" : "1105",
        "content_type" : "guide",
        "systopparent" : "4837947",
        "sysurihash" : "HaM1UrslfrEQ71Ue",
        "urihash" : "HaM1UrslfrEQ71Ue",
        "sysuri" : "https://developer.arm.com/documentation/101146/1105/en/Installing-the-Cycle-Model-SystemC-Runtime-software/Integrating-with-Cycle-Model-reference-platforms",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1623154076000,
        "topparentid" : 4837947,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1624541713000,
        "sysconcepts" : "reference platforms ; Cycle Model Runtime ; setup script ; environment variables ; Prerequisites",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "attachmentparentid" : 4837947,
        "parentitem" : "60d48a11677cf7536a55c1c5",
        "concepts" : "reference platforms ; Cycle Model Runtime ; setup script ; environment variables ; Prerequisites",
        "documenttype" : "html",
        "isattachment" : "4837947",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129507000,
        "permanentid" : "7abc89eba8dfc30ec797f3d8aa1a673704dd7314b19894f0a7e9c3636560",
        "syslanguage" : [ "English" ],
        "itemid" : "60d48a11677cf7536a55c1d2",
        "transactionid" : 902556,
        "title" : "Integrating with Cycle Model reference platforms ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129506000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101146:1105:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129507001002936,
        "sysisattachment" : "4837947",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4837947,
        "size" : 1022,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101146/1105/Installing-the-Cycle-Model-SystemC-Runtime-software/Integrating-with-Cycle-Model-reference-platforms?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129499394,
        "syssize" : 1022,
        "sysdate" : 1655129506000,
        "haslayout" : "1",
        "topparent" : "4837947",
        "label_version" : "11.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4837947,
        "content_description" : "This guide describes how to install the SystemC Cycle Model runtime.",
        "wordcount" : 66,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129507000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101146/1105/Installing-the-Cycle-Model-SystemC-Runtime-software/Integrating-with-Cycle-Model-reference-platforms?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101146/1105/Installing-the-Cycle-Model-SystemC-Runtime-software/Integrating-with-Cycle-Model-reference-platforms?lang=en",
        "modified" : 1645004373000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129507001002936,
        "uri" : "https://developer.arm.com/documentation/101146/1105/en/Installing-the-Cycle-Model-SystemC-Runtime-software/Integrating-with-Cycle-Model-reference-platforms",
        "syscollection" : "default"
      },
      "Title" : "Integrating with Cycle Model reference platforms",
      "Uri" : "https://developer.arm.com/documentation/101146/1105/en/Installing-the-Cycle-Model-SystemC-Runtime-software/Integrating-with-Cycle-Model-reference-platforms",
      "PrintableUri" : "https://developer.arm.com/documentation/101146/1105/en/Installing-the-Cycle-Model-SystemC-Runtime-software/Integrating-with-Cycle-Model-reference-platforms",
      "ClickUri" : "https://developer.arm.com/documentation/101146/1105/Installing-the-Cycle-Model-SystemC-Runtime-software/Integrating-with-Cycle-Model-reference-platforms?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101146/1105/en/Installing-the-Cycle-Model-SystemC-Runtime-software/Integrating-with-Cycle-Model-reference-platforms",
      "Excerpt" : "Integrating with Cycle Model reference platforms This section describes how to integrate the Cycle Model ... If you have a Cycle Model reference platform that uses a previous version of the ...",
      "FirstSentences" : "Integrating with Cycle Model reference platforms This section describes how to integrate the Cycle Model SystemC Runtime into Cycle Model reference platforms. If you have a Cycle Model reference ..."
    }, {
      "title" : "Intended audience",
      "uri" : "https://developer.arm.com/documentation/101146/1105/en/SystemC-Cycle-Model-Runtime-operating-requirements/Intended-audience",
      "printableUri" : "https://developer.arm.com/documentation/101146/1105/en/SystemC-Cycle-Model-Runtime-operating-requirements/Intended-audience",
      "clickUri" : "https://developer.arm.com/documentation/101146/1105/SystemC-Cycle-Model-Runtime-operating-requirements/Intended-audience?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101146/1105/en/SystemC-Cycle-Model-Runtime-operating-requirements/Intended-audience",
      "excerpt" : "Intended audience This guide is intended for system administrators or other users familiar with shell commands and installation packages. Intended audience Cycle Model Studio",
      "firstSentences" : "Intended audience This guide is intended for system administrators or other users familiar with shell commands and installation packages. Intended audience Cycle Model Studio",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SystemC Cycle Model Runtime Installation Guide",
        "uri" : "https://developer.arm.com/documentation/101146/1105/en",
        "printableUri" : "https://developer.arm.com/documentation/101146/1105/en",
        "clickUri" : "https://developer.arm.com/documentation/101146/1105/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101146/1105/en",
        "excerpt" : "SystemC Cycle Model Runtime Installation Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm ... All rights reserved. SystemC Cycle Model Runtime Installation Guide Cycle Model Studio",
        "firstSentences" : "SystemC Cycle Model Runtime Installation Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. SystemC Cycle Model Runtime Installation Guide Cycle ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "SystemC Cycle Model Runtime Installation Guide ",
          "document_number" : "101146",
          "document_version" : "1105",
          "content_type" : "guide",
          "systopparent" : "4837947",
          "sysurihash" : "hS8TaGlIbYfðxy3M",
          "urihash" : "hS8TaGlIbYfðxy3M",
          "sysuri" : "https://developer.arm.com/documentation/101146/1105/en",
          "systransactionid" : 902556,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1623154076000,
          "topparentid" : 4837947,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1624541713000,
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655129505000,
          "permanentid" : "86f5a394e6f1a6bcdcd89f0de62628b235baec2aabe52d8fd82acede62db",
          "syslanguage" : [ "English" ],
          "itemid" : "60d48a11677cf7536a55c1c5",
          "transactionid" : 902556,
          "title" : "SystemC Cycle Model Runtime Installation Guide ",
          "products" : [ "Cycle Model Studio" ],
          "date" : 1655129505000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101146:1105:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655129505522802762,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 204,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101146/1105/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655129499394,
          "syssize" : 204,
          "sysdate" : 1655129505000,
          "haslayout" : "1",
          "topparent" : "4837947",
          "label_version" : "11.5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4837947,
          "content_description" : "This guide describes how to install the SystemC Cycle Model runtime.",
          "wordcount" : 22,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655129505000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101146/1105/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101146/1105/?lang=en",
          "modified" : 1645004373000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655129505522802762,
          "uri" : "https://developer.arm.com/documentation/101146/1105/en",
          "syscollection" : "default"
        },
        "Title" : "SystemC Cycle Model Runtime Installation Guide",
        "Uri" : "https://developer.arm.com/documentation/101146/1105/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101146/1105/en",
        "ClickUri" : "https://developer.arm.com/documentation/101146/1105/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101146/1105/en",
        "Excerpt" : "SystemC Cycle Model Runtime Installation Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm ... All rights reserved. SystemC Cycle Model Runtime Installation Guide Cycle Model Studio",
        "FirstSentences" : "SystemC Cycle Model Runtime Installation Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. SystemC Cycle Model Runtime Installation Guide Cycle ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Intended audience ",
        "document_number" : "101146",
        "document_version" : "1105",
        "content_type" : "guide",
        "systopparent" : "4837947",
        "sysurihash" : "FaMjCXvRðAIðmJIs",
        "urihash" : "FaMjCXvRðAIðmJIs",
        "sysuri" : "https://developer.arm.com/documentation/101146/1105/en/SystemC-Cycle-Model-Runtime-operating-requirements/Intended-audience",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1623154076000,
        "topparentid" : 4837947,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1624541713000,
        "sysconcepts" : "installation packages ; shell commands ; users familiar ; system administrators ; Intended audience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "attachmentparentid" : 4837947,
        "parentitem" : "60d48a11677cf7536a55c1c5",
        "concepts" : "installation packages ; shell commands ; users familiar ; system administrators ; Intended audience",
        "documenttype" : "html",
        "isattachment" : "4837947",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129505000,
        "permanentid" : "e64a8f982fa4243bc485656707f6796209db244c55eff2e4ef8ae86f4e30",
        "syslanguage" : [ "English" ],
        "itemid" : "60d48a11677cf7536a55c1ca",
        "transactionid" : 902556,
        "title" : "Intended audience ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129505000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101146:1105:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129505591306266,
        "sysisattachment" : "4837947",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4837947,
        "size" : 174,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101146/1105/SystemC-Cycle-Model-Runtime-operating-requirements/Intended-audience?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129499394,
        "syssize" : 174,
        "sysdate" : 1655129505000,
        "haslayout" : "1",
        "topparent" : "4837947",
        "label_version" : "11.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4837947,
        "content_description" : "This guide describes how to install the SystemC Cycle Model runtime.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129505000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101146/1105/SystemC-Cycle-Model-Runtime-operating-requirements/Intended-audience?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101146/1105/SystemC-Cycle-Model-Runtime-operating-requirements/Intended-audience?lang=en",
        "modified" : 1645004373000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129505591306266,
        "uri" : "https://developer.arm.com/documentation/101146/1105/en/SystemC-Cycle-Model-Runtime-operating-requirements/Intended-audience",
        "syscollection" : "default"
      },
      "Title" : "Intended audience",
      "Uri" : "https://developer.arm.com/documentation/101146/1105/en/SystemC-Cycle-Model-Runtime-operating-requirements/Intended-audience",
      "PrintableUri" : "https://developer.arm.com/documentation/101146/1105/en/SystemC-Cycle-Model-Runtime-operating-requirements/Intended-audience",
      "ClickUri" : "https://developer.arm.com/documentation/101146/1105/SystemC-Cycle-Model-Runtime-operating-requirements/Intended-audience?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101146/1105/en/SystemC-Cycle-Model-Runtime-operating-requirements/Intended-audience",
      "Excerpt" : "Intended audience This guide is intended for system administrators or other users familiar with shell commands and installation packages. Intended audience Cycle Model Studio",
      "FirstSentences" : "Intended audience This guide is intended for system administrators or other users familiar with shell commands and installation packages. Intended audience Cycle Model Studio"
    }, {
      "title" : "SystemC Cycle Model Runtime Installation Guide",
      "uri" : "https://developer.arm.com/documentation/101146/1105/en",
      "printableUri" : "https://developer.arm.com/documentation/101146/1105/en",
      "clickUri" : "https://developer.arm.com/documentation/101146/1105/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101146/1105/en",
      "excerpt" : "SystemC Cycle Model Runtime Installation Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm ... All rights reserved. SystemC Cycle Model Runtime Installation Guide Cycle Model Studio",
      "firstSentences" : "SystemC Cycle Model Runtime Installation Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. SystemC Cycle Model Runtime Installation Guide Cycle ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SystemC Cycle Model Runtime Installation Guide ",
        "document_number" : "101146",
        "document_version" : "1105",
        "content_type" : "guide",
        "systopparent" : "4837947",
        "sysurihash" : "hS8TaGlIbYfðxy3M",
        "urihash" : "hS8TaGlIbYfðxy3M",
        "sysuri" : "https://developer.arm.com/documentation/101146/1105/en",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1623154076000,
        "topparentid" : 4837947,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1624541713000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129505000,
        "permanentid" : "86f5a394e6f1a6bcdcd89f0de62628b235baec2aabe52d8fd82acede62db",
        "syslanguage" : [ "English" ],
        "itemid" : "60d48a11677cf7536a55c1c5",
        "transactionid" : 902556,
        "title" : "SystemC Cycle Model Runtime Installation Guide ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129505000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101146:1105:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129505522802762,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 204,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101146/1105/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129499394,
        "syssize" : 204,
        "sysdate" : 1655129505000,
        "haslayout" : "1",
        "topparent" : "4837947",
        "label_version" : "11.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4837947,
        "content_description" : "This guide describes how to install the SystemC Cycle Model runtime.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129505000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101146/1105/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101146/1105/?lang=en",
        "modified" : 1645004373000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129505522802762,
        "uri" : "https://developer.arm.com/documentation/101146/1105/en",
        "syscollection" : "default"
      },
      "Title" : "SystemC Cycle Model Runtime Installation Guide",
      "Uri" : "https://developer.arm.com/documentation/101146/1105/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101146/1105/en",
      "ClickUri" : "https://developer.arm.com/documentation/101146/1105/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101146/1105/en",
      "Excerpt" : "SystemC Cycle Model Runtime Installation Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm ... All rights reserved. SystemC Cycle Model Runtime Installation Guide Cycle Model Studio",
      "FirstSentences" : "SystemC Cycle Model Runtime Installation Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. SystemC Cycle Model Runtime Installation Guide Cycle ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Installing the runtime and sourcing the setup script ",
      "document_number" : "101146",
      "document_version" : "1105",
      "content_type" : "guide",
      "systopparent" : "4837947",
      "sysurihash" : "RUvvDmCmUaDHrLST",
      "urihash" : "RUvvDmCmUaDHrLST",
      "sysuri" : "https://developer.arm.com/documentation/101146/1105/en/Installing-the-Cycle-Model-SystemC-Runtime-software/Installing-the-runtime-and-sourcing-the-setup-script",
      "systransactionid" : 902556,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1623154076000,
      "topparentid" : 4837947,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1624541713000,
      "sysconcepts" : "Model SystemC ; setup script ; Linux ; installation directory ; shell ; vversion ; x86 ; CycleModelSystemC",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
      "attachmentparentid" : 4837947,
      "parentitem" : "60d48a11677cf7536a55c1c5",
      "concepts" : "Model SystemC ; setup script ; Linux ; installation directory ; shell ; vversion ; x86 ; CycleModelSystemC",
      "documenttype" : "html",
      "isattachment" : "4837947",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655129507000,
      "permanentid" : "119180090f581d1092209f0b02051de5ff70cd0513c538c5926308b22af2",
      "syslanguage" : [ "English" ],
      "itemid" : "60d48a11677cf7536a55c1d0",
      "transactionid" : 902556,
      "title" : "Installing the runtime and sourcing the setup script ",
      "products" : [ "Cycle Model Studio" ],
      "date" : 1655129507000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101146:1105:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655129507042444633,
      "sysisattachment" : "4837947",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4837947,
      "size" : 1322,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101146/1105/Installing-the-Cycle-Model-SystemC-Runtime-software/Installing-the-runtime-and-sourcing-the-setup-script?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655129499394,
      "syssize" : 1322,
      "sysdate" : 1655129507000,
      "haslayout" : "1",
      "topparent" : "4837947",
      "label_version" : "11.5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4837947,
      "content_description" : "This guide describes how to install the SystemC Cycle Model runtime.",
      "wordcount" : 91,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655129507000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101146/1105/Installing-the-Cycle-Model-SystemC-Runtime-software/Installing-the-runtime-and-sourcing-the-setup-script?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101146/1105/Installing-the-Cycle-Model-SystemC-Runtime-software/Installing-the-runtime-and-sourcing-the-setup-script?lang=en",
      "modified" : 1645004373000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655129507042444633,
      "uri" : "https://developer.arm.com/documentation/101146/1105/en/Installing-the-Cycle-Model-SystemC-Runtime-software/Installing-the-runtime-and-sourcing-the-setup-script",
      "syscollection" : "default"
    },
    "Title" : "Installing the runtime and sourcing the setup script",
    "Uri" : "https://developer.arm.com/documentation/101146/1105/en/Installing-the-Cycle-Model-SystemC-Runtime-software/Installing-the-runtime-and-sourcing-the-setup-script",
    "PrintableUri" : "https://developer.arm.com/documentation/101146/1105/en/Installing-the-Cycle-Model-SystemC-Runtime-software/Installing-the-runtime-and-sourcing-the-setup-script",
    "ClickUri" : "https://developer.arm.com/documentation/101146/1105/Installing-the-Cycle-Model-SystemC-Runtime-software/Installing-the-runtime-and-sourcing-the-setup-script?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101146/1105/en/Installing-the-Cycle-Model-SystemC-Runtime-software/Installing-the-runtime-and-sourcing-the-setup-script",
    "Excerpt" : "Installing the runtime and sourcing the setup script This section describes installing the Cycle Model ... To install the Cycle Model SystemC Runtime and source the setup script: cd to the ...",
    "FirstSentences" : "Installing the runtime and sourcing the setup script This section describes installing the Cycle Model SystemC Runtime on Linux computers. To install the Cycle Model SystemC Runtime and source the ..."
  }, {
    "title" : "Installing the Cycle Model Studio software",
    "uri" : "https://developer.arm.com/documentation/101106/1105/en/Installing-the-Cycle-Model-Studio-software",
    "printableUri" : "https://developer.arm.com/documentation/101106/1105/en/Installing-the-Cycle-Model-Studio-software",
    "clickUri" : "https://developer.arm.com/documentation/101106/1105/Installing-the-Cycle-Model-Studio-software?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101106/1105/en/Installing-the-Cycle-Model-Studio-software",
    "excerpt" : "Installing the Cycle Model Studio software This section describes how to access, install, and validate ... It contains the following sections: Accessing the Cycle Model Studio installation ...",
    "firstSentences" : "Installing the Cycle Model Studio software This section describes how to access, install, and validate Cycle Model Studio software. It contains the following sections: Accessing the Cycle Model ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2292,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cycle Model Studio Installation Guide",
      "uri" : "https://developer.arm.com/documentation/101106/1105/en",
      "printableUri" : "https://developer.arm.com/documentation/101106/1105/en",
      "clickUri" : "https://developer.arm.com/documentation/101106/1105/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101106/1105/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Cycle Model Studio Installation Guide Version 11.5 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cycle Model Studio Installation Guide ",
        "document_number" : "101106",
        "document_version" : "1105",
        "content_type" : "guide",
        "systopparent" : "4628448",
        "sysurihash" : "sdyTUDR9bðn98gvu",
        "urihash" : "sdyTUDR9bðn98gvu",
        "sysuri" : "https://developer.arm.com/documentation/101106/1105/en",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1623061876000,
        "topparentid" : 4628448,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1624541346000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129505000,
        "permanentid" : "33feb4e428a72331425fa5ba9e494899925863808d5bd4d6dd3982381e0b",
        "syslanguage" : [ "English" ],
        "itemid" : "60d488a20320e92fa40b4559",
        "transactionid" : 902556,
        "title" : "Cycle Model Studio Installation Guide ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129505000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101106:1105:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129505411826066,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4784,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101106/1105/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129495014,
        "syssize" : 4784,
        "sysdate" : 1655129505000,
        "haslayout" : "1",
        "topparent" : "4628448",
        "label_version" : "11.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4628448,
        "content_description" : "This document provides instructions for installing the Cycle Model Studio software, and includes information about system requirements, environment variables, and licensing.",
        "wordcount" : 318,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129505000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101106/1105/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101106/1105/?lang=en",
        "modified" : 1636545367000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129505411826066,
        "uri" : "https://developer.arm.com/documentation/101106/1105/en",
        "syscollection" : "default"
      },
      "Title" : "Cycle Model Studio Installation Guide",
      "Uri" : "https://developer.arm.com/documentation/101106/1105/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101106/1105/en",
      "ClickUri" : "https://developer.arm.com/documentation/101106/1105/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101106/1105/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Cycle Model Studio Installation Guide Version 11.5 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
    },
    "childResults" : [ {
      "title" : "Cycle Model Studio Installation Guide",
      "uri" : "https://developer.arm.com/documentation/101106/1105/en",
      "printableUri" : "https://developer.arm.com/documentation/101106/1105/en",
      "clickUri" : "https://developer.arm.com/documentation/101106/1105/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101106/1105/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Cycle Model Studio Installation Guide Version 11.5 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cycle Model Studio Installation Guide ",
        "document_number" : "101106",
        "document_version" : "1105",
        "content_type" : "guide",
        "systopparent" : "4628448",
        "sysurihash" : "sdyTUDR9bðn98gvu",
        "urihash" : "sdyTUDR9bðn98gvu",
        "sysuri" : "https://developer.arm.com/documentation/101106/1105/en",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1623061876000,
        "topparentid" : 4628448,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1624541346000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129505000,
        "permanentid" : "33feb4e428a72331425fa5ba9e494899925863808d5bd4d6dd3982381e0b",
        "syslanguage" : [ "English" ],
        "itemid" : "60d488a20320e92fa40b4559",
        "transactionid" : 902556,
        "title" : "Cycle Model Studio Installation Guide ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129505000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101106:1105:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129505411826066,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4784,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101106/1105/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129495014,
        "syssize" : 4784,
        "sysdate" : 1655129505000,
        "haslayout" : "1",
        "topparent" : "4628448",
        "label_version" : "11.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4628448,
        "content_description" : "This document provides instructions for installing the Cycle Model Studio software, and includes information about system requirements, environment variables, and licensing.",
        "wordcount" : 318,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129505000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101106/1105/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101106/1105/?lang=en",
        "modified" : 1636545367000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129505411826066,
        "uri" : "https://developer.arm.com/documentation/101106/1105/en",
        "syscollection" : "default"
      },
      "Title" : "Cycle Model Studio Installation Guide",
      "Uri" : "https://developer.arm.com/documentation/101106/1105/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101106/1105/en",
      "ClickUri" : "https://developer.arm.com/documentation/101106/1105/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101106/1105/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Cycle Model Studio Installation Guide Version 11.5 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
    }, {
      "title" : "Preface",
      "uri" : "https://developer.arm.com/documentation/101106/1105/en/Preface",
      "printableUri" : "https://developer.arm.com/documentation/101106/1105/en/Preface",
      "clickUri" : "https://developer.arm.com/documentation/101106/1105/Preface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101106/1105/en/Preface",
      "excerpt" : "Preface This preface introduces the Cycle Model Studio Installation Guide. It contains the following: About this book.",
      "firstSentences" : "Preface This preface introduces the Cycle Model Studio Installation Guide. It contains the following: About this book. Preface Cycle Model Studio",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cycle Model Studio Installation Guide",
        "uri" : "https://developer.arm.com/documentation/101106/1105/en",
        "printableUri" : "https://developer.arm.com/documentation/101106/1105/en",
        "clickUri" : "https://developer.arm.com/documentation/101106/1105/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101106/1105/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Cycle Model Studio Installation Guide Version 11.5 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cycle Model Studio Installation Guide ",
          "document_number" : "101106",
          "document_version" : "1105",
          "content_type" : "guide",
          "systopparent" : "4628448",
          "sysurihash" : "sdyTUDR9bðn98gvu",
          "urihash" : "sdyTUDR9bðn98gvu",
          "sysuri" : "https://developer.arm.com/documentation/101106/1105/en",
          "systransactionid" : 902556,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1623061876000,
          "topparentid" : 4628448,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1624541346000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655129505000,
          "permanentid" : "33feb4e428a72331425fa5ba9e494899925863808d5bd4d6dd3982381e0b",
          "syslanguage" : [ "English" ],
          "itemid" : "60d488a20320e92fa40b4559",
          "transactionid" : 902556,
          "title" : "Cycle Model Studio Installation Guide ",
          "products" : [ "Cycle Model Studio" ],
          "date" : 1655129505000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101106:1105:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655129505411826066,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4784,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101106/1105/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655129495014,
          "syssize" : 4784,
          "sysdate" : 1655129505000,
          "haslayout" : "1",
          "topparent" : "4628448",
          "label_version" : "11.5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4628448,
          "content_description" : "This document provides instructions for installing the Cycle Model Studio software, and includes information about system requirements, environment variables, and licensing.",
          "wordcount" : 318,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655129505000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101106/1105/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101106/1105/?lang=en",
          "modified" : 1636545367000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655129505411826066,
          "uri" : "https://developer.arm.com/documentation/101106/1105/en",
          "syscollection" : "default"
        },
        "Title" : "Cycle Model Studio Installation Guide",
        "Uri" : "https://developer.arm.com/documentation/101106/1105/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101106/1105/en",
        "ClickUri" : "https://developer.arm.com/documentation/101106/1105/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101106/1105/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Cycle Model Studio Installation Guide Version 11.5 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Preface ",
        "document_number" : "101106",
        "document_version" : "1105",
        "content_type" : "guide",
        "systopparent" : "4628448",
        "sysurihash" : "3ewNbnOMcNB6lkX4",
        "urihash" : "3ewNbnOMcNB6lkX4",
        "sysuri" : "https://developer.arm.com/documentation/101106/1105/en/Preface",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1623061876000,
        "topparentid" : 4628448,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1624541346000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "attachmentparentid" : 4628448,
        "parentitem" : "60d488a20320e92fa40b4559",
        "documenttype" : "html",
        "isattachment" : "4628448",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129505000,
        "permanentid" : "a6f989649d06fb62166048c30cc409bf38403c01307ea7c80a246a4bc3bc",
        "syslanguage" : [ "English" ],
        "itemid" : "60d488a20320e92fa40b455b",
        "transactionid" : 902556,
        "title" : "Preface ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129505000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101106:1105:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129505146037295,
        "sysisattachment" : "4628448",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4628448,
        "size" : 145,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101106/1105/Preface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129495014,
        "syssize" : 145,
        "sysdate" : 1655129505000,
        "haslayout" : "1",
        "topparent" : "4628448",
        "label_version" : "11.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4628448,
        "content_description" : "This document provides instructions for installing the Cycle Model Studio software, and includes information about system requirements, environment variables, and licensing.",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129505000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101106/1105/Preface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101106/1105/Preface?lang=en",
        "modified" : 1636545367000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129505146037295,
        "uri" : "https://developer.arm.com/documentation/101106/1105/en/Preface",
        "syscollection" : "default"
      },
      "Title" : "Preface",
      "Uri" : "https://developer.arm.com/documentation/101106/1105/en/Preface",
      "PrintableUri" : "https://developer.arm.com/documentation/101106/1105/en/Preface",
      "ClickUri" : "https://developer.arm.com/documentation/101106/1105/Preface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101106/1105/en/Preface",
      "Excerpt" : "Preface This preface introduces the Cycle Model Studio Installation Guide. It contains the following: About this book.",
      "FirstSentences" : "Preface This preface introduces the Cycle Model Studio Installation Guide. It contains the following: About this book. Preface Cycle Model Studio"
    }, {
      "title" : "About this book",
      "uri" : "https://developer.arm.com/documentation/101106/1105/en/Preface/About-this-book",
      "printableUri" : "https://developer.arm.com/documentation/101106/1105/en/Preface/About-this-book",
      "clickUri" : "https://developer.arm.com/documentation/101106/1105/Preface/About-this-book?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101106/1105/en/Preface/About-this-book",
      "excerpt" : "For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and ... The product revision or version. ... The number 101106_1105_00_en. ... A concise explanation of your comments.",
      "firstSentences" : "About this book This document provides instructions for installing the Cycle Model Studio software, and includes information about system requirements, environment variables, and licensing. Using ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cycle Model Studio Installation Guide",
        "uri" : "https://developer.arm.com/documentation/101106/1105/en",
        "printableUri" : "https://developer.arm.com/documentation/101106/1105/en",
        "clickUri" : "https://developer.arm.com/documentation/101106/1105/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101106/1105/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Cycle Model Studio Installation Guide Version 11.5 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cycle Model Studio Installation Guide ",
          "document_number" : "101106",
          "document_version" : "1105",
          "content_type" : "guide",
          "systopparent" : "4628448",
          "sysurihash" : "sdyTUDR9bðn98gvu",
          "urihash" : "sdyTUDR9bðn98gvu",
          "sysuri" : "https://developer.arm.com/documentation/101106/1105/en",
          "systransactionid" : 902556,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1623061876000,
          "topparentid" : 4628448,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1624541346000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655129505000,
          "permanentid" : "33feb4e428a72331425fa5ba9e494899925863808d5bd4d6dd3982381e0b",
          "syslanguage" : [ "English" ],
          "itemid" : "60d488a20320e92fa40b4559",
          "transactionid" : 902556,
          "title" : "Cycle Model Studio Installation Guide ",
          "products" : [ "Cycle Model Studio" ],
          "date" : 1655129505000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101106:1105:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655129505411826066,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4784,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101106/1105/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655129495014,
          "syssize" : 4784,
          "sysdate" : 1655129505000,
          "haslayout" : "1",
          "topparent" : "4628448",
          "label_version" : "11.5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4628448,
          "content_description" : "This document provides instructions for installing the Cycle Model Studio software, and includes information about system requirements, environment variables, and licensing.",
          "wordcount" : 318,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655129505000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101106/1105/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101106/1105/?lang=en",
          "modified" : 1636545367000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655129505411826066,
          "uri" : "https://developer.arm.com/documentation/101106/1105/en",
          "syscollection" : "default"
        },
        "Title" : "Cycle Model Studio Installation Guide",
        "Uri" : "https://developer.arm.com/documentation/101106/1105/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101106/1105/en",
        "ClickUri" : "https://developer.arm.com/documentation/101106/1105/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101106/1105/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Cycle Model Studio Installation Guide Version 11.5 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About this book ",
        "document_number" : "101106",
        "document_version" : "1105",
        "content_type" : "guide",
        "systopparent" : "4628448",
        "sysurihash" : "3Sec33TPJnðmXApI",
        "urihash" : "3Sec33TPJnðmXApI",
        "sysuri" : "https://developer.arm.com/documentation/101106/1105/en/Preface/About-this-book",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1623061876000,
        "topparentid" : 4628448,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1624541346000,
        "sysconcepts" : "Cycle Model Studio ; system requirements ; licensing ; documentation ; Arm Glossary ; monospace ; commands ; Adobe Acrobat ; Feedback Feedback ; welcomes general ; diagnostic procedures ; assembler syntax ; language keywords ; industry standard ; queuing feature ; abbreviation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "attachmentparentid" : 4628448,
        "parentitem" : "60d488a20320e92fa40b4559",
        "concepts" : "Cycle Model Studio ; system requirements ; licensing ; documentation ; Arm Glossary ; monospace ; commands ; Adobe Acrobat ; Feedback Feedback ; welcomes general ; diagnostic procedures ; assembler syntax ; language keywords ; industry standard ; queuing feature ; abbreviation",
        "documenttype" : "html",
        "isattachment" : "4628448",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129505000,
        "permanentid" : "806388319950937a5641de1f2f4c483079569144de2455d8639d445e0eec",
        "syslanguage" : [ "English" ],
        "itemid" : "60d488a20320e92fa40b455c",
        "transactionid" : 902556,
        "title" : "About this book ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129505000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101106:1105:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129505114558297,
        "sysisattachment" : "4628448",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4628448,
        "size" : 2960,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101106/1105/Preface/About-this-book?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129495014,
        "syssize" : 2960,
        "sysdate" : 1655129505000,
        "haslayout" : "1",
        "topparent" : "4628448",
        "label_version" : "11.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4628448,
        "content_description" : "This document provides instructions for installing the Cycle Model Studio software, and includes information about system requirements, environment variables, and licensing.",
        "wordcount" : 214,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129505000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101106/1105/Preface/About-this-book?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101106/1105/Preface/About-this-book?lang=en",
        "modified" : 1636545367000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129505114558297,
        "uri" : "https://developer.arm.com/documentation/101106/1105/en/Preface/About-this-book",
        "syscollection" : "default"
      },
      "Title" : "About this book",
      "Uri" : "https://developer.arm.com/documentation/101106/1105/en/Preface/About-this-book",
      "PrintableUri" : "https://developer.arm.com/documentation/101106/1105/en/Preface/About-this-book",
      "ClickUri" : "https://developer.arm.com/documentation/101106/1105/Preface/About-this-book?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101106/1105/en/Preface/About-this-book",
      "Excerpt" : "For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and ... The product revision or version. ... The number 101106_1105_00_en. ... A concise explanation of your comments.",
      "FirstSentences" : "About this book This document provides instructions for installing the Cycle Model Studio software, and includes information about system requirements, environment variables, and licensing. Using ..."
    } ],
    "totalNumberOfChildResults" : 17,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Installing the Cycle Model Studio software ",
      "document_number" : "101106",
      "document_version" : "1105",
      "content_type" : "guide",
      "systopparent" : "4628448",
      "sysurihash" : "K4cRt08FhUnxIñz8",
      "urihash" : "K4cRt08FhUnxIñz8",
      "sysuri" : "https://developer.arm.com/documentation/101106/1105/en/Installing-the-Cycle-Model-Studio-software",
      "systransactionid" : 902556,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1623061876000,
      "topparentid" : 4628448,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1624541346000,
      "sysconcepts" : "Cycle Model Studio",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
      "attachmentparentid" : 4628448,
      "parentitem" : "60d488a20320e92fa40b4559",
      "concepts" : "Cycle Model Studio",
      "documenttype" : "html",
      "isattachment" : "4628448",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655129505000,
      "permanentid" : "ada2b02b1a91bd463fdb399e2708469e4aa11ba68433939fd66e7236734f",
      "syslanguage" : [ "English" ],
      "itemid" : "60d488a20320e92fa40b4562",
      "transactionid" : 902556,
      "title" : "Installing the Cycle Model Studio software ",
      "products" : [ "Cycle Model Studio" ],
      "date" : 1655129505000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101106:1105:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655129505446770643,
      "sysisattachment" : "4628448",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4628448,
      "size" : 371,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101106/1105/Installing-the-Cycle-Model-Studio-software?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655129495014,
      "syssize" : 371,
      "sysdate" : 1655129505000,
      "haslayout" : "1",
      "topparent" : "4628448",
      "label_version" : "11.5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4628448,
      "content_description" : "This document provides instructions for installing the Cycle Model Studio software, and includes information about system requirements, environment variables, and licensing.",
      "wordcount" : 26,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655129505000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101106/1105/Installing-the-Cycle-Model-Studio-software?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101106/1105/Installing-the-Cycle-Model-Studio-software?lang=en",
      "modified" : 1636545367000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655129505446770643,
      "uri" : "https://developer.arm.com/documentation/101106/1105/en/Installing-the-Cycle-Model-Studio-software",
      "syscollection" : "default"
    },
    "Title" : "Installing the Cycle Model Studio software",
    "Uri" : "https://developer.arm.com/documentation/101106/1105/en/Installing-the-Cycle-Model-Studio-software",
    "PrintableUri" : "https://developer.arm.com/documentation/101106/1105/en/Installing-the-Cycle-Model-Studio-software",
    "ClickUri" : "https://developer.arm.com/documentation/101106/1105/Installing-the-Cycle-Model-Studio-software?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101106/1105/en/Installing-the-Cycle-Model-Studio-software",
    "Excerpt" : "Installing the Cycle Model Studio software This section describes how to access, install, and validate ... It contains the following sections: Accessing the Cycle Model Studio installation ...",
    "FirstSentences" : "Installing the Cycle Model Studio software This section describes how to access, install, and validate Cycle Model Studio software. It contains the following sections: Accessing the Cycle Model ..."
  }, {
    "title" : "Preface",
    "uri" : "https://developer.arm.com/documentation/100972/1105/en/Preface",
    "printableUri" : "https://developer.arm.com/documentation/100972/1105/en/Preface",
    "clickUri" : "https://developer.arm.com/documentation/100972/1105/Preface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100972/1105/en/Preface",
    "excerpt" : "Preface This preface introduces the Cycle Model Compiler Verilog and SystemVerilog Language Support Guide. It contains the following: About this book. Preface Cycle Model Studio",
    "firstSentences" : "Preface This preface introduces the Cycle Model Compiler Verilog and SystemVerilog Language Support Guide. It contains the following: About this book. Preface Cycle Model Studio",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2292,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide",
      "uri" : "https://developer.arm.com/documentation/100972/1105/en",
      "printableUri" : "https://developer.arm.com/documentation/100972/1105/en",
      "clickUri" : "https://developer.arm.com/documentation/100972/1105/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100972/1105/en",
      "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide ",
        "document_number" : "100972",
        "document_version" : "1105",
        "content_type" : "guide",
        "systopparent" : "4628331",
        "sysurihash" : "ke0waVxkxsFjouob",
        "urihash" : "ke0waVxkxsFjouob",
        "sysuri" : "https://developer.arm.com/documentation/100972/1105/en",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1623409307000,
        "topparentid" : 4628331,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1624528333000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129501000,
        "permanentid" : "cad0c1dc6002c286ce7aca63cce3e73362edcc2ee3cc33270d810dc21816",
        "syslanguage" : [ "English" ],
        "itemid" : "60d455cd677cf7536a55c194",
        "transactionid" : 902556,
        "title" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129501000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100972:1105:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129501211644001,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 5118,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100972/1105/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129489881,
        "syssize" : 5118,
        "sysdate" : 1655129501000,
        "haslayout" : "1",
        "topparent" : "4628331",
        "label_version" : "11.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4628331,
        "content_description" : "This document describes the Cycle Model Compiler support for the Verilog and SystemVerilog languages.",
        "wordcount" : 339,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129501000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100972/1105/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100972/1105/?lang=en",
        "modified" : 1636477521000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129501211644001,
        "uri" : "https://developer.arm.com/documentation/100972/1105/en",
        "syscollection" : "default"
      },
      "Title" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide",
      "Uri" : "https://developer.arm.com/documentation/100972/1105/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100972/1105/en",
      "ClickUri" : "https://developer.arm.com/documentation/100972/1105/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100972/1105/en",
      "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "About this book",
      "uri" : "https://developer.arm.com/documentation/100972/1105/en/Preface/About-this-book",
      "printableUri" : "https://developer.arm.com/documentation/100972/1105/en/Preface/About-this-book",
      "clickUri" : "https://developer.arm.com/documentation/100972/1105/Preface/About-this-book?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100972/1105/en/Preface/About-this-book",
      "excerpt" : "For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and ... The product revision or version. ... The number 100972_1105_00_en. ... A concise explanation of your comments.",
      "firstSentences" : "About this book This document describes the Cycle Model Compiler support for the Verilog and SystemVerilog languages. Using this book This book is organized into the following chapters: ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide",
        "uri" : "https://developer.arm.com/documentation/100972/1105/en",
        "printableUri" : "https://developer.arm.com/documentation/100972/1105/en",
        "clickUri" : "https://developer.arm.com/documentation/100972/1105/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100972/1105/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide ",
          "document_number" : "100972",
          "document_version" : "1105",
          "content_type" : "guide",
          "systopparent" : "4628331",
          "sysurihash" : "ke0waVxkxsFjouob",
          "urihash" : "ke0waVxkxsFjouob",
          "sysuri" : "https://developer.arm.com/documentation/100972/1105/en",
          "systransactionid" : 902556,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1623409307000,
          "topparentid" : 4628331,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1624528333000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655129501000,
          "permanentid" : "cad0c1dc6002c286ce7aca63cce3e73362edcc2ee3cc33270d810dc21816",
          "syslanguage" : [ "English" ],
          "itemid" : "60d455cd677cf7536a55c194",
          "transactionid" : 902556,
          "title" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide ",
          "products" : [ "Cycle Model Studio" ],
          "date" : 1655129501000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100972:1105:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655129501211644001,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 5118,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100972/1105/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655129489881,
          "syssize" : 5118,
          "sysdate" : 1655129501000,
          "haslayout" : "1",
          "topparent" : "4628331",
          "label_version" : "11.5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4628331,
          "content_description" : "This document describes the Cycle Model Compiler support for the Verilog and SystemVerilog languages.",
          "wordcount" : 339,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655129501000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100972/1105/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100972/1105/?lang=en",
          "modified" : 1636477521000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655129501211644001,
          "uri" : "https://developer.arm.com/documentation/100972/1105/en",
          "syscollection" : "default"
        },
        "Title" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide",
        "Uri" : "https://developer.arm.com/documentation/100972/1105/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100972/1105/en",
        "ClickUri" : "https://developer.arm.com/documentation/100972/1105/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100972/1105/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About this book ",
        "document_number" : "100972",
        "document_version" : "1105",
        "content_type" : "guide",
        "systopparent" : "4628331",
        "sysurihash" : "yJuðOEm9LchiJbWD",
        "urihash" : "yJuðOEm9LchiJbWD",
        "sysuri" : "https://developer.arm.com/documentation/100972/1105/en/Preface/About-this-book",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1623409307000,
        "topparentid" : 4628331,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1624528333000,
        "sysconcepts" : "Arm Glossary ; Model Compiler ; Verilog ; languages ; SystemVerilog ; documentation ; lists ; monospace ; Adobe Acrobat ; Feedback Feedback ; welcomes general ; diagnostic procedures ; assembler syntax ; industry standard ; explanation ; abbreviation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "attachmentparentid" : 4628331,
        "parentitem" : "60d455cd677cf7536a55c194",
        "concepts" : "Arm Glossary ; Model Compiler ; Verilog ; languages ; SystemVerilog ; documentation ; lists ; monospace ; Adobe Acrobat ; Feedback Feedback ; welcomes general ; diagnostic procedures ; assembler syntax ; industry standard ; explanation ; abbreviation",
        "documenttype" : "html",
        "isattachment" : "4628331",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129505000,
        "permanentid" : "ae07a275919d53c74c0bf30b33947ec3057c509e29e9796bd8a66728763c",
        "syslanguage" : [ "English" ],
        "itemid" : "60d455cd677cf7536a55c197",
        "transactionid" : 902556,
        "title" : "About this book ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129504000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100972:1105:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129504998112285,
        "sysisattachment" : "4628331",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4628331,
        "size" : 2835,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100972/1105/Preface/About-this-book?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129489881,
        "syssize" : 2835,
        "sysdate" : 1655129504000,
        "haslayout" : "1",
        "topparent" : "4628331",
        "label_version" : "11.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4628331,
        "content_description" : "This document describes the Cycle Model Compiler support for the Verilog and SystemVerilog languages.",
        "wordcount" : 209,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129505000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100972/1105/Preface/About-this-book?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100972/1105/Preface/About-this-book?lang=en",
        "modified" : 1636477521000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129504998112285,
        "uri" : "https://developer.arm.com/documentation/100972/1105/en/Preface/About-this-book",
        "syscollection" : "default"
      },
      "Title" : "About this book",
      "Uri" : "https://developer.arm.com/documentation/100972/1105/en/Preface/About-this-book",
      "PrintableUri" : "https://developer.arm.com/documentation/100972/1105/en/Preface/About-this-book",
      "ClickUri" : "https://developer.arm.com/documentation/100972/1105/Preface/About-this-book?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100972/1105/en/Preface/About-this-book",
      "Excerpt" : "For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and ... The product revision or version. ... The number 100972_1105_00_en. ... A concise explanation of your comments.",
      "FirstSentences" : "About this book This document describes the Cycle Model Compiler support for the Verilog and SystemVerilog languages. Using this book This book is organized into the following chapters: ..."
    }, {
      "title" : "Verilog 95, Verilog 2001, and SystemVerilog Support",
      "uri" : "https://developer.arm.com/documentation/100972/1105/en/Verilog-95--Verilog-2001--and-SystemVerilog-Support",
      "printableUri" : "https://developer.arm.com/documentation/100972/1105/en/Verilog-95--Verilog-2001--and-SystemVerilog-Support",
      "clickUri" : "https://developer.arm.com/documentation/100972/1105/Verilog-95--Verilog-2001--and-SystemVerilog-Support?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100972/1105/en/Verilog-95--Verilog-2001--and-SystemVerilog-Support",
      "excerpt" : "System Tasks. ... Z State Propagation. Arrays. Unions. Structures. Interfaces. Data Types. Verilog 95, Verilog 2001, and SystemVerilog Support Cycle Model Studio",
      "firstSentences" : "Verilog 95, Verilog 2001, and SystemVerilog Support This section covers the supported subset of the language constructs provided by the Cycle Model Compiler software for Verilog 95, Verilog 2001, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide",
        "uri" : "https://developer.arm.com/documentation/100972/1105/en",
        "printableUri" : "https://developer.arm.com/documentation/100972/1105/en",
        "clickUri" : "https://developer.arm.com/documentation/100972/1105/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100972/1105/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide ",
          "document_number" : "100972",
          "document_version" : "1105",
          "content_type" : "guide",
          "systopparent" : "4628331",
          "sysurihash" : "ke0waVxkxsFjouob",
          "urihash" : "ke0waVxkxsFjouob",
          "sysuri" : "https://developer.arm.com/documentation/100972/1105/en",
          "systransactionid" : 902556,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1623409307000,
          "topparentid" : 4628331,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1624528333000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655129501000,
          "permanentid" : "cad0c1dc6002c286ce7aca63cce3e73362edcc2ee3cc33270d810dc21816",
          "syslanguage" : [ "English" ],
          "itemid" : "60d455cd677cf7536a55c194",
          "transactionid" : 902556,
          "title" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide ",
          "products" : [ "Cycle Model Studio" ],
          "date" : 1655129501000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100972:1105:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655129501211644001,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 5118,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100972/1105/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655129489881,
          "syssize" : 5118,
          "sysdate" : 1655129501000,
          "haslayout" : "1",
          "topparent" : "4628331",
          "label_version" : "11.5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4628331,
          "content_description" : "This document describes the Cycle Model Compiler support for the Verilog and SystemVerilog languages.",
          "wordcount" : 339,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655129501000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100972/1105/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100972/1105/?lang=en",
          "modified" : 1636477521000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655129501211644001,
          "uri" : "https://developer.arm.com/documentation/100972/1105/en",
          "syscollection" : "default"
        },
        "Title" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide",
        "Uri" : "https://developer.arm.com/documentation/100972/1105/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100972/1105/en",
        "ClickUri" : "https://developer.arm.com/documentation/100972/1105/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100972/1105/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Verilog 95, Verilog 2001, and SystemVerilog Support ",
        "document_number" : "100972",
        "document_version" : "1105",
        "content_type" : "guide",
        "systopparent" : "4628331",
        "sysurihash" : "duNzTRz02Q8nTG1h",
        "urihash" : "duNzTRz02Q8nTG1h",
        "sysuri" : "https://developer.arm.com/documentation/100972/1105/en/Verilog-95--Verilog-2001--and-SystemVerilog-Support",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1623409307000,
        "topparentid" : 4628331,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1624528333000,
        "sysconcepts" : "Verilog ; SystemVerilog ; Net Types ; design files ; Compiler software ; supported subset",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "attachmentparentid" : 4628331,
        "parentitem" : "60d455cd677cf7536a55c194",
        "concepts" : "Verilog ; SystemVerilog ; Net Types ; design files ; Compiler software ; supported subset",
        "documenttype" : "html",
        "isattachment" : "4628331",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129504000,
        "permanentid" : "b3dc04324d1712eef5e1ce8c2dcecf3ef517c2e299a363b04e263769de11",
        "syslanguage" : [ "English" ],
        "itemid" : "60d455cd677cf7536a55c19c",
        "transactionid" : 902556,
        "title" : "Verilog 95, Verilog 2001, and SystemVerilog Support ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129504000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100972:1105:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129504966867920,
        "sysisattachment" : "4628331",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4628331,
        "size" : 625,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100972/1105/Verilog-95--Verilog-2001--and-SystemVerilog-Support?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129489881,
        "syssize" : 625,
        "sysdate" : 1655129504000,
        "haslayout" : "1",
        "topparent" : "4628331",
        "label_version" : "11.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4628331,
        "content_description" : "This document describes the Cycle Model Compiler support for the Verilog and SystemVerilog languages.",
        "wordcount" : 55,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129504000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100972/1105/Verilog-95--Verilog-2001--and-SystemVerilog-Support?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100972/1105/Verilog-95--Verilog-2001--and-SystemVerilog-Support?lang=en",
        "modified" : 1636477521000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129504966867920,
        "uri" : "https://developer.arm.com/documentation/100972/1105/en/Verilog-95--Verilog-2001--and-SystemVerilog-Support",
        "syscollection" : "default"
      },
      "Title" : "Verilog 95, Verilog 2001, and SystemVerilog Support",
      "Uri" : "https://developer.arm.com/documentation/100972/1105/en/Verilog-95--Verilog-2001--and-SystemVerilog-Support",
      "PrintableUri" : "https://developer.arm.com/documentation/100972/1105/en/Verilog-95--Verilog-2001--and-SystemVerilog-Support",
      "ClickUri" : "https://developer.arm.com/documentation/100972/1105/Verilog-95--Verilog-2001--and-SystemVerilog-Support?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100972/1105/en/Verilog-95--Verilog-2001--and-SystemVerilog-Support",
      "Excerpt" : "System Tasks. ... Z State Propagation. Arrays. Unions. Structures. Interfaces. Data Types. Verilog 95, Verilog 2001, and SystemVerilog Support Cycle Model Studio",
      "FirstSentences" : "Verilog 95, Verilog 2001, and SystemVerilog Support This section covers the supported subset of the language constructs provided by the Cycle Model Compiler software for Verilog 95, Verilog 2001, ..."
    }, {
      "title" : "Specifying the Verilog language variant to use when compiling",
      "uri" : "https://developer.arm.com/documentation/100972/1105/en/Introduction/Specifying-the-Verilog-language-variant-to-use-when-compiling",
      "printableUri" : "https://developer.arm.com/documentation/100972/1105/en/Introduction/Specifying-the-Verilog-language-variant-to-use-when-compiling",
      "clickUri" : "https://developer.arm.com/documentation/100972/1105/Introduction/Specifying-the-Verilog-language-variant-to-use-when-compiling?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100972/1105/en/Introduction/Specifying-the-Verilog-language-variant-to-use-when-compiling",
      "excerpt" : "Specifying the Verilog language variant to use when compiling This section provides information about ... Default setting By default, the Cycle Model Compiler processes design files using the ...",
      "firstSentences" : "Specifying the Verilog language variant to use when compiling This section provides information about Cycle Model Compiler compilation modes. Default setting By default, the Cycle Model Compiler ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide",
        "uri" : "https://developer.arm.com/documentation/100972/1105/en",
        "printableUri" : "https://developer.arm.com/documentation/100972/1105/en",
        "clickUri" : "https://developer.arm.com/documentation/100972/1105/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100972/1105/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide ",
          "document_number" : "100972",
          "document_version" : "1105",
          "content_type" : "guide",
          "systopparent" : "4628331",
          "sysurihash" : "ke0waVxkxsFjouob",
          "urihash" : "ke0waVxkxsFjouob",
          "sysuri" : "https://developer.arm.com/documentation/100972/1105/en",
          "systransactionid" : 902556,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1623409307000,
          "topparentid" : 4628331,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1624528333000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655129501000,
          "permanentid" : "cad0c1dc6002c286ce7aca63cce3e73362edcc2ee3cc33270d810dc21816",
          "syslanguage" : [ "English" ],
          "itemid" : "60d455cd677cf7536a55c194",
          "transactionid" : 902556,
          "title" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide ",
          "products" : [ "Cycle Model Studio" ],
          "date" : 1655129501000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100972:1105:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655129501211644001,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 5118,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100972/1105/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655129489881,
          "syssize" : 5118,
          "sysdate" : 1655129501000,
          "haslayout" : "1",
          "topparent" : "4628331",
          "label_version" : "11.5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4628331,
          "content_description" : "This document describes the Cycle Model Compiler support for the Verilog and SystemVerilog languages.",
          "wordcount" : 339,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655129501000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100972/1105/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100972/1105/?lang=en",
          "modified" : 1636477521000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655129501211644001,
          "uri" : "https://developer.arm.com/documentation/100972/1105/en",
          "syscollection" : "default"
        },
        "Title" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide",
        "Uri" : "https://developer.arm.com/documentation/100972/1105/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100972/1105/en",
        "ClickUri" : "https://developer.arm.com/documentation/100972/1105/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100972/1105/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Cycle Model Compiler Verilog and SystemVerilog Language Support Guide Version 11.5 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Specifying the Verilog language variant to use when compiling ",
        "document_number" : "100972",
        "document_version" : "1105",
        "content_type" : "guide",
        "systopparent" : "4628331",
        "sysurihash" : "nðYUBygTjHo1qH2V",
        "urihash" : "nðYUBygTjHo1qH2V",
        "sysuri" : "https://developer.arm.com/documentation/100972/1105/en/Introduction/Specifying-the-Verilog-language-variant-to-use-when-compiling",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1623409307000,
        "topparentid" : 4628331,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1624528333000,
        "sysconcepts" : "compilation ; Cycle Model ; Multiple Verilog ; language variant ; files encountered ; warning ; alert ; switches",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "attachmentparentid" : 4628331,
        "parentitem" : "60d455cd677cf7536a55c194",
        "concepts" : "compilation ; Cycle Model ; Multiple Verilog ; language variant ; files encountered ; warning ; alert ; switches",
        "documenttype" : "html",
        "isattachment" : "4628331",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129504000,
        "permanentid" : "79c534f74101582241170d13a85b9c3d0e9d5ca3346e243e37575397eea2",
        "syslanguage" : [ "English" ],
        "itemid" : "60d455cd677cf7536a55c199",
        "transactionid" : 902556,
        "title" : "Specifying the Verilog language variant to use when compiling ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129504000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100972:1105:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129504643882723,
        "sysisattachment" : "4628331",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4628331,
        "size" : 1820,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100972/1105/Introduction/Specifying-the-Verilog-language-variant-to-use-when-compiling?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129489881,
        "syssize" : 1820,
        "sysdate" : 1655129504000,
        "haslayout" : "1",
        "topparent" : "4628331",
        "label_version" : "11.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4628331,
        "content_description" : "This document describes the Cycle Model Compiler support for the Verilog and SystemVerilog languages.",
        "wordcount" : 126,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129504000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100972/1105/Introduction/Specifying-the-Verilog-language-variant-to-use-when-compiling?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100972/1105/Introduction/Specifying-the-Verilog-language-variant-to-use-when-compiling?lang=en",
        "modified" : 1636477521000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129504643882723,
        "uri" : "https://developer.arm.com/documentation/100972/1105/en/Introduction/Specifying-the-Verilog-language-variant-to-use-when-compiling",
        "syscollection" : "default"
      },
      "Title" : "Specifying the Verilog language variant to use when compiling",
      "Uri" : "https://developer.arm.com/documentation/100972/1105/en/Introduction/Specifying-the-Verilog-language-variant-to-use-when-compiling",
      "PrintableUri" : "https://developer.arm.com/documentation/100972/1105/en/Introduction/Specifying-the-Verilog-language-variant-to-use-when-compiling",
      "ClickUri" : "https://developer.arm.com/documentation/100972/1105/Introduction/Specifying-the-Verilog-language-variant-to-use-when-compiling?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100972/1105/en/Introduction/Specifying-the-Verilog-language-variant-to-use-when-compiling",
      "Excerpt" : "Specifying the Verilog language variant to use when compiling This section provides information about ... Default setting By default, the Cycle Model Compiler processes design files using the ...",
      "FirstSentences" : "Specifying the Verilog language variant to use when compiling This section provides information about Cycle Model Compiler compilation modes. Default setting By default, the Cycle Model Compiler ..."
    } ],
    "totalNumberOfChildResults" : 25,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Preface ",
      "document_number" : "100972",
      "document_version" : "1105",
      "content_type" : "guide",
      "systopparent" : "4628331",
      "sysurihash" : "XByVQcImIp4aTKG9",
      "urihash" : "XByVQcImIp4aTKG9",
      "sysuri" : "https://developer.arm.com/documentation/100972/1105/en/Preface",
      "systransactionid" : 902556,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1623409307000,
      "topparentid" : 4628331,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1624528333000,
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
      "attachmentparentid" : 4628331,
      "parentitem" : "60d455cd677cf7536a55c194",
      "documenttype" : "html",
      "isattachment" : "4628331",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655129505000,
      "permanentid" : "f34cb5250d6dd96cf94d41ed7f25707a356278231636e3c2e1fe7d018c75",
      "syslanguage" : [ "English" ],
      "itemid" : "60d455cd677cf7536a55c196",
      "transactionid" : 902556,
      "title" : "Preface ",
      "products" : [ "Cycle Model Studio" ],
      "date" : 1655129505000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100972:1105:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655129505034994379,
      "sysisattachment" : "4628331",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4628331,
      "size" : 177,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100972/1105/Preface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655129489881,
      "syssize" : 177,
      "sysdate" : 1655129505000,
      "haslayout" : "1",
      "topparent" : "4628331",
      "label_version" : "11.5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4628331,
      "content_description" : "This document describes the Cycle Model Compiler support for the Verilog and SystemVerilog languages.",
      "wordcount" : 19,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655129505000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100972/1105/Preface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100972/1105/Preface?lang=en",
      "modified" : 1636477521000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655129505034994379,
      "uri" : "https://developer.arm.com/documentation/100972/1105/en/Preface",
      "syscollection" : "default"
    },
    "Title" : "Preface",
    "Uri" : "https://developer.arm.com/documentation/100972/1105/en/Preface",
    "PrintableUri" : "https://developer.arm.com/documentation/100972/1105/en/Preface",
    "ClickUri" : "https://developer.arm.com/documentation/100972/1105/Preface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100972/1105/en/Preface",
    "Excerpt" : "Preface This preface introduces the Cycle Model Compiler Verilog and SystemVerilog Language Support Guide. It contains the following: About this book. Preface Cycle Model Studio",
    "FirstSentences" : "Preface This preface introduces the Cycle Model Compiler Verilog and SystemVerilog Language Support Guide. It contains the following: About this book. Preface Cycle Model Studio"
  }, {
    "title" : "Supported platforms, compilers, and simulators",
    "uri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators",
    "printableUri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators",
    "clickUri" : "https://developer.arm.com/documentation/102178/1102/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators",
    "excerpt" : "Supported platforms, compilers, and simulators This section describes the requirements for running SystemC Cycle ... This section contains the following subsections: Supported platforms.",
    "firstSentences" : "Supported platforms, compilers, and simulators This section describes the requirements for running SystemC Cycle Models. This section contains the following subsections: Supported platforms.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2292,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-R5 SystemC Cycle Model User Guide",
      "uri" : "https://developer.arm.com/documentation/102178/1102/en",
      "printableUri" : "https://developer.arm.com/documentation/102178/1102/en",
      "clickUri" : "https://developer.arm.com/documentation/102178/1102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102178/1102/en",
      "excerpt" : "Cortex-R5 SystemC Cycle Model User Guide Version 11.2 Copyright \\u00A9 2020, 2021 Arm Limited or its ... All rights reserved. Cortex-R5 SystemC Cycle Model User Guide Cycle Model Studio",
      "firstSentences" : "Cortex-R5 SystemC Cycle Model User Guide Version 11.2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Cortex-R5 SystemC Cycle Model User Guide Cycle Model Studio",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-R5 SystemC Cycle Model User Guide ",
        "document_number" : "102178",
        "document_version" : "1102",
        "content_type" : "guide",
        "systopparent" : "4180322",
        "sysurihash" : "6ZnLTuw5npJLwwCq",
        "urihash" : "6ZnLTuw5npJLwwCq",
        "sysuri" : "https://developer.arm.com/documentation/102178/1102/en",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1621342918000,
        "topparentid" : 4180322,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622727311000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129497000,
        "permanentid" : "9ad2690d77a9da0bf1680f979a36a40a1215cb157a6f07548599ed2e36fa",
        "syslanguage" : [ "English" ],
        "itemid" : "60b8da8fe022752339b44e15",
        "transactionid" : 902556,
        "title" : "Cortex-R5 SystemC Cycle Model User Guide ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129497000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102178:1102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129497569702034,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 193,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102178/1102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129481510,
        "syssize" : 193,
        "sysdate" : 1655129497000,
        "haslayout" : "1",
        "topparent" : "4180322",
        "label_version" : "11.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4180322,
        "content_description" : "This guide describes how to integrate the Cortex -R5 SystemC Cycle Model into a SystemC design and simulation environment.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129497000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102178/1102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102178/1102/?lang=en",
        "modified" : 1637595046000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129497569702034,
        "uri" : "https://developer.arm.com/documentation/102178/1102/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-R5 SystemC Cycle Model User Guide",
      "Uri" : "https://developer.arm.com/documentation/102178/1102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102178/1102/en",
      "ClickUri" : "https://developer.arm.com/documentation/102178/1102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102178/1102/en",
      "Excerpt" : "Cortex-R5 SystemC Cycle Model User Guide Version 11.2 Copyright \\u00A9 2020, 2021 Arm Limited or its ... All rights reserved. Cortex-R5 SystemC Cycle Model User Guide Cycle Model Studio",
      "FirstSentences" : "Cortex-R5 SystemC Cycle Model User Guide Version 11.2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Cortex-R5 SystemC Cycle Model User Guide Cycle Model Studio"
    },
    "childResults" : [ {
      "title" : "Supported compilers",
      "uri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators/Supported-compilers",
      "printableUri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators/Supported-compilers",
      "clickUri" : "https://developer.arm.com/documentation/102178/1102/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators/Supported-compilers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators/Supported-compilers",
      "excerpt" : "Supported compilers The SystemC Cycle Models have been tested on Linux with GCC 4.8.3 and GCC 6.4.0. The SystemC Cycle Models include C++11 code, therefore the GCC you are using must ...",
      "firstSentences" : "Supported compilers The SystemC Cycle Models have been tested on Linux with GCC 4.8.3 and GCC 6.4.0. The SystemC Cycle Models include C++11 code, therefore the GCC you are using must support this.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-R5 SystemC Cycle Model User Guide",
        "uri" : "https://developer.arm.com/documentation/102178/1102/en",
        "printableUri" : "https://developer.arm.com/documentation/102178/1102/en",
        "clickUri" : "https://developer.arm.com/documentation/102178/1102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102178/1102/en",
        "excerpt" : "Cortex-R5 SystemC Cycle Model User Guide Version 11.2 Copyright \\u00A9 2020, 2021 Arm Limited or its ... All rights reserved. Cortex-R5 SystemC Cycle Model User Guide Cycle Model Studio",
        "firstSentences" : "Cortex-R5 SystemC Cycle Model User Guide Version 11.2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Cortex-R5 SystemC Cycle Model User Guide Cycle Model Studio",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-R5 SystemC Cycle Model User Guide ",
          "document_number" : "102178",
          "document_version" : "1102",
          "content_type" : "guide",
          "systopparent" : "4180322",
          "sysurihash" : "6ZnLTuw5npJLwwCq",
          "urihash" : "6ZnLTuw5npJLwwCq",
          "sysuri" : "https://developer.arm.com/documentation/102178/1102/en",
          "systransactionid" : 902556,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1621342918000,
          "topparentid" : 4180322,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1622727311000,
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655129497000,
          "permanentid" : "9ad2690d77a9da0bf1680f979a36a40a1215cb157a6f07548599ed2e36fa",
          "syslanguage" : [ "English" ],
          "itemid" : "60b8da8fe022752339b44e15",
          "transactionid" : 902556,
          "title" : "Cortex-R5 SystemC Cycle Model User Guide ",
          "products" : [ "Cycle Model Studio" ],
          "date" : 1655129497000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102178:1102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655129497569702034,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 193,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102178/1102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655129481510,
          "syssize" : 193,
          "sysdate" : 1655129497000,
          "haslayout" : "1",
          "topparent" : "4180322",
          "label_version" : "11.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4180322,
          "content_description" : "This guide describes how to integrate the Cortex -R5 SystemC Cycle Model into a SystemC design and simulation environment.",
          "wordcount" : 23,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655129497000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102178/1102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102178/1102/?lang=en",
          "modified" : 1637595046000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655129497569702034,
          "uri" : "https://developer.arm.com/documentation/102178/1102/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-R5 SystemC Cycle Model User Guide",
        "Uri" : "https://developer.arm.com/documentation/102178/1102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102178/1102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102178/1102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102178/1102/en",
        "Excerpt" : "Cortex-R5 SystemC Cycle Model User Guide Version 11.2 Copyright \\u00A9 2020, 2021 Arm Limited or its ... All rights reserved. Cortex-R5 SystemC Cycle Model User Guide Cycle Model Studio",
        "FirstSentences" : "Cortex-R5 SystemC Cycle Model User Guide Version 11.2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Cortex-R5 SystemC Cycle Model User Guide Cycle Model Studio"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Supported compilers ",
        "document_number" : "102178",
        "document_version" : "1102",
        "content_type" : "guide",
        "systopparent" : "4180322",
        "sysurihash" : "ZDnMIZn7xCysegja",
        "urihash" : "ZDnMIZn7xCysegja",
        "sysuri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators/Supported-compilers",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1621342918000,
        "topparentid" : 4180322,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622727311000,
        "sysconcepts" : "Supported compilers The SystemC Cycle Models ; Linux",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "attachmentparentid" : 4180322,
        "parentitem" : "60b8da8fe022752339b44e15",
        "concepts" : "Supported compilers The SystemC Cycle Models ; Linux",
        "documenttype" : "html",
        "isattachment" : "4180322",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129500000,
        "permanentid" : "7b90efa9c6aa7390172390a31b96679b1c10d4782d51e59fca04338a1593",
        "syslanguage" : [ "English" ],
        "itemid" : "60b8da8fe022752339b44e1e",
        "transactionid" : 902556,
        "title" : "Supported compilers ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129500000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102178:1102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129500168248054,
        "sysisattachment" : "4180322",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4180322,
        "size" : 235,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102178/1102/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators/Supported-compilers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129481510,
        "syssize" : 235,
        "sysdate" : 1655129500000,
        "haslayout" : "1",
        "topparent" : "4180322",
        "label_version" : "11.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4180322,
        "content_description" : "This guide describes how to integrate the Cortex -R5 SystemC Cycle Model into a SystemC design and simulation environment.",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129500000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102178/1102/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators/Supported-compilers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102178/1102/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators/Supported-compilers?lang=en",
        "modified" : 1637595046000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129500168248054,
        "uri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators/Supported-compilers",
        "syscollection" : "default"
      },
      "Title" : "Supported compilers",
      "Uri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators/Supported-compilers",
      "PrintableUri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators/Supported-compilers",
      "ClickUri" : "https://developer.arm.com/documentation/102178/1102/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators/Supported-compilers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators/Supported-compilers",
      "Excerpt" : "Supported compilers The SystemC Cycle Models have been tested on Linux with GCC 4.8.3 and GCC 6.4.0. The SystemC Cycle Models include C++11 code, therefore the GCC you are using must ...",
      "FirstSentences" : "Supported compilers The SystemC Cycle Models have been tested on Linux with GCC 4.8.3 and GCC 6.4.0. The SystemC Cycle Models include C++11 code, therefore the GCC you are using must support this."
    }, {
      "title" : "Package contents",
      "uri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Package-contents",
      "printableUri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Package-contents",
      "clickUri" : "https://developer.arm.com/documentation/102178/1102/Cycle-Model-functionality-and-operating-requirements/Package-contents?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Package-contents",
      "excerpt" : "component.xmlAnswers Shows the configuration of the Cycle Model as built on Arm IP Exchange. ... Present only in TLM-based models. ... Package contents Cycle Model Studio",
      "firstSentences" : "Package contents Each SystemC Cycle Model contains the files described in this section. In a Cycle Model reference platform, these files are located in the root directory reference_platform\\/ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-R5 SystemC Cycle Model User Guide",
        "uri" : "https://developer.arm.com/documentation/102178/1102/en",
        "printableUri" : "https://developer.arm.com/documentation/102178/1102/en",
        "clickUri" : "https://developer.arm.com/documentation/102178/1102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102178/1102/en",
        "excerpt" : "Cortex-R5 SystemC Cycle Model User Guide Version 11.2 Copyright \\u00A9 2020, 2021 Arm Limited or its ... All rights reserved. Cortex-R5 SystemC Cycle Model User Guide Cycle Model Studio",
        "firstSentences" : "Cortex-R5 SystemC Cycle Model User Guide Version 11.2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Cortex-R5 SystemC Cycle Model User Guide Cycle Model Studio",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-R5 SystemC Cycle Model User Guide ",
          "document_number" : "102178",
          "document_version" : "1102",
          "content_type" : "guide",
          "systopparent" : "4180322",
          "sysurihash" : "6ZnLTuw5npJLwwCq",
          "urihash" : "6ZnLTuw5npJLwwCq",
          "sysuri" : "https://developer.arm.com/documentation/102178/1102/en",
          "systransactionid" : 902556,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1621342918000,
          "topparentid" : 4180322,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1622727311000,
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655129497000,
          "permanentid" : "9ad2690d77a9da0bf1680f979a36a40a1215cb157a6f07548599ed2e36fa",
          "syslanguage" : [ "English" ],
          "itemid" : "60b8da8fe022752339b44e15",
          "transactionid" : 902556,
          "title" : "Cortex-R5 SystemC Cycle Model User Guide ",
          "products" : [ "Cycle Model Studio" ],
          "date" : 1655129497000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102178:1102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655129497569702034,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 193,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102178/1102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655129481510,
          "syssize" : 193,
          "sysdate" : 1655129497000,
          "haslayout" : "1",
          "topparent" : "4180322",
          "label_version" : "11.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4180322,
          "content_description" : "This guide describes how to integrate the Cortex -R5 SystemC Cycle Model into a SystemC design and simulation environment.",
          "wordcount" : 23,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655129497000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102178/1102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102178/1102/?lang=en",
          "modified" : 1637595046000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655129497569702034,
          "uri" : "https://developer.arm.com/documentation/102178/1102/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-R5 SystemC Cycle Model User Guide",
        "Uri" : "https://developer.arm.com/documentation/102178/1102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102178/1102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102178/1102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102178/1102/en",
        "Excerpt" : "Cortex-R5 SystemC Cycle Model User Guide Version 11.2 Copyright \\u00A9 2020, 2021 Arm Limited or its ... All rights reserved. Cortex-R5 SystemC Cycle Model User Guide Cycle Model Studio",
        "FirstSentences" : "Cortex-R5 SystemC Cycle Model User Guide Version 11.2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Cortex-R5 SystemC Cycle Model User Guide Cycle Model Studio"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Package contents ",
        "document_number" : "102178",
        "document_version" : "1102",
        "content_type" : "guide",
        "systopparent" : "4180322",
        "sysurihash" : "Ecn9W9sy9pVJIWðl",
        "urihash" : "Ecn9W9sy9pVJIWðl",
        "sysuri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Package-contents",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621342918000,
        "topparentid" : 4180322,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622727311000,
        "sysconcepts" : "Cycle Model ; Note Package ; SystemC ; header ; waveform dumping ; shared libraries ; lib component ; Reset sequence ; pin-level wrapper ; system executable ; required build ; installation ; signal-level ; componentResetModule",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "attachmentparentid" : 4180322,
        "parentitem" : "60b8da8fe022752339b44e15",
        "concepts" : "Cycle Model ; Note Package ; SystemC ; header ; waveform dumping ; shared libraries ; lib component ; Reset sequence ; pin-level wrapper ; system executable ; required build ; installation ; signal-level ; componentResetModule",
        "documenttype" : "html",
        "isattachment" : "4180322",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129498000,
        "permanentid" : "9a4f780bd6071c4535ef4f1ec26bc2882b50c7dbe702327f3004aa78ce79",
        "syslanguage" : [ "English" ],
        "itemid" : "60b8da8fe022752339b44e20",
        "transactionid" : 902556,
        "title" : "Package contents ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129498000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102178:1102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129498856252843,
        "sysisattachment" : "4180322",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4180322,
        "size" : 2096,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102178/1102/Cycle-Model-functionality-and-operating-requirements/Package-contents?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129481510,
        "syssize" : 2096,
        "sysdate" : 1655129498000,
        "haslayout" : "1",
        "topparent" : "4180322",
        "label_version" : "11.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4180322,
        "content_description" : "This guide describes how to integrate the Cortex -R5 SystemC Cycle Model into a SystemC design and simulation environment.",
        "wordcount" : 144,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129498000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102178/1102/Cycle-Model-functionality-and-operating-requirements/Package-contents?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102178/1102/Cycle-Model-functionality-and-operating-requirements/Package-contents?lang=en",
        "modified" : 1637595046000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129498856252843,
        "uri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Package-contents",
        "syscollection" : "default"
      },
      "Title" : "Package contents",
      "Uri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Package-contents",
      "PrintableUri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Package-contents",
      "ClickUri" : "https://developer.arm.com/documentation/102178/1102/Cycle-Model-functionality-and-operating-requirements/Package-contents?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Package-contents",
      "Excerpt" : "component.xmlAnswers Shows the configuration of the Cycle Model as built on Arm IP Exchange. ... Present only in TLM-based models. ... Package contents Cycle Model Studio",
      "FirstSentences" : "Package contents Each SystemC Cycle Model contains the files described in this section. In a Cycle Model reference platform, these files are located in the root directory reference_platform\\/ ..."
    }, {
      "title" : "Prerequisites to using SystemC Cycle Models",
      "uri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Prerequisites-to-using-SystemC-Cycle-Models",
      "printableUri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Prerequisites-to-using-SystemC-Cycle-Models",
      "clickUri" : "https://developer.arm.com/documentation/102178/1102/Cycle-Model-functionality-and-operating-requirements/Prerequisites-to-using-SystemC-Cycle-Models?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Prerequisites-to-using-SystemC-Cycle-Models",
      "excerpt" : "Prerequisites to using SystemC Cycle Models Review the prerequisites in this section for using Arm SystemC ... Details about the following prerequisites can be found in the Cycle Model SystemC ...",
      "firstSentences" : "Prerequisites to using SystemC Cycle Models Review the prerequisites in this section for using Arm SystemC Cycle Models. Details about the following prerequisites can be found in the Cycle Model ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-R5 SystemC Cycle Model User Guide",
        "uri" : "https://developer.arm.com/documentation/102178/1102/en",
        "printableUri" : "https://developer.arm.com/documentation/102178/1102/en",
        "clickUri" : "https://developer.arm.com/documentation/102178/1102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102178/1102/en",
        "excerpt" : "Cortex-R5 SystemC Cycle Model User Guide Version 11.2 Copyright \\u00A9 2020, 2021 Arm Limited or its ... All rights reserved. Cortex-R5 SystemC Cycle Model User Guide Cycle Model Studio",
        "firstSentences" : "Cortex-R5 SystemC Cycle Model User Guide Version 11.2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Cortex-R5 SystemC Cycle Model User Guide Cycle Model Studio",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-R5 SystemC Cycle Model User Guide ",
          "document_number" : "102178",
          "document_version" : "1102",
          "content_type" : "guide",
          "systopparent" : "4180322",
          "sysurihash" : "6ZnLTuw5npJLwwCq",
          "urihash" : "6ZnLTuw5npJLwwCq",
          "sysuri" : "https://developer.arm.com/documentation/102178/1102/en",
          "systransactionid" : 902556,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1621342918000,
          "topparentid" : 4180322,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1622727311000,
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655129497000,
          "permanentid" : "9ad2690d77a9da0bf1680f979a36a40a1215cb157a6f07548599ed2e36fa",
          "syslanguage" : [ "English" ],
          "itemid" : "60b8da8fe022752339b44e15",
          "transactionid" : 902556,
          "title" : "Cortex-R5 SystemC Cycle Model User Guide ",
          "products" : [ "Cycle Model Studio" ],
          "date" : 1655129497000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102178:1102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655129497569702034,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 193,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102178/1102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655129481510,
          "syssize" : 193,
          "sysdate" : 1655129497000,
          "haslayout" : "1",
          "topparent" : "4180322",
          "label_version" : "11.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4180322,
          "content_description" : "This guide describes how to integrate the Cortex -R5 SystemC Cycle Model into a SystemC design and simulation environment.",
          "wordcount" : 23,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655129497000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102178/1102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102178/1102/?lang=en",
          "modified" : 1637595046000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655129497569702034,
          "uri" : "https://developer.arm.com/documentation/102178/1102/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-R5 SystemC Cycle Model User Guide",
        "Uri" : "https://developer.arm.com/documentation/102178/1102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102178/1102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102178/1102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102178/1102/en",
        "Excerpt" : "Cortex-R5 SystemC Cycle Model User Guide Version 11.2 Copyright \\u00A9 2020, 2021 Arm Limited or its ... All rights reserved. Cortex-R5 SystemC Cycle Model User Guide Cycle Model Studio",
        "FirstSentences" : "Cortex-R5 SystemC Cycle Model User Guide Version 11.2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Cortex-R5 SystemC Cycle Model User Guide Cycle Model Studio"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Prerequisites to using SystemC Cycle Models ",
        "document_number" : "102178",
        "document_version" : "1102",
        "content_type" : "guide",
        "systopparent" : "4180322",
        "sysurihash" : "J27O6QUEoBCmHfyñ",
        "urihash" : "J27O6QUEoBCmHfyñ",
        "sysuri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Prerequisites-to-using-SystemC-Cycle-Models",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621342918000,
        "topparentid" : 4180322,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622727311000,
        "sysconcepts" : "Fast Models User ; Runtime Installation ; environments ; prerequisites ; reference platform ; API functions ; Multiple Instantiation ; Tarmac ; recompilation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "attachmentparentid" : 4180322,
        "parentitem" : "60b8da8fe022752339b44e15",
        "concepts" : "Fast Models User ; Runtime Installation ; environments ; prerequisites ; reference platform ; API functions ; Multiple Instantiation ; Tarmac ; recompilation",
        "documenttype" : "html",
        "isattachment" : "4180322",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129498000,
        "permanentid" : "198ecdb170f34e3981a9c3f65f9b5eabee301657f3496d1b7d2801c18f8e",
        "syslanguage" : [ "English" ],
        "itemid" : "60b8da8fe022752339b44e1b",
        "transactionid" : 902556,
        "title" : "Prerequisites to using SystemC Cycle Models ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129498000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102178:1102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129498822214288,
        "sysisattachment" : "4180322",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4180322,
        "size" : 1393,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102178/1102/Cycle-Model-functionality-and-operating-requirements/Prerequisites-to-using-SystemC-Cycle-Models?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129481510,
        "syssize" : 1393,
        "sysdate" : 1655129498000,
        "haslayout" : "1",
        "topparent" : "4180322",
        "label_version" : "11.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4180322,
        "content_description" : "This guide describes how to integrate the Cortex -R5 SystemC Cycle Model into a SystemC design and simulation environment.",
        "wordcount" : 98,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129498000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102178/1102/Cycle-Model-functionality-and-operating-requirements/Prerequisites-to-using-SystemC-Cycle-Models?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102178/1102/Cycle-Model-functionality-and-operating-requirements/Prerequisites-to-using-SystemC-Cycle-Models?lang=en",
        "modified" : 1637595046000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129498822214288,
        "uri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Prerequisites-to-using-SystemC-Cycle-Models",
        "syscollection" : "default"
      },
      "Title" : "Prerequisites to using SystemC Cycle Models",
      "Uri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Prerequisites-to-using-SystemC-Cycle-Models",
      "PrintableUri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Prerequisites-to-using-SystemC-Cycle-Models",
      "ClickUri" : "https://developer.arm.com/documentation/102178/1102/Cycle-Model-functionality-and-operating-requirements/Prerequisites-to-using-SystemC-Cycle-Models?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Prerequisites-to-using-SystemC-Cycle-Models",
      "Excerpt" : "Prerequisites to using SystemC Cycle Models Review the prerequisites in this section for using Arm SystemC ... Details about the following prerequisites can be found in the Cycle Model SystemC ...",
      "FirstSentences" : "Prerequisites to using SystemC Cycle Models Review the prerequisites in this section for using Arm SystemC Cycle Models. Details about the following prerequisites can be found in the Cycle Model ..."
    } ],
    "totalNumberOfChildResults" : 25,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Supported platforms, compilers, and simulators ",
      "document_number" : "102178",
      "document_version" : "1102",
      "content_type" : "guide",
      "systopparent" : "4180322",
      "sysurihash" : "6yYqFhXaqUcZVWVq",
      "urihash" : "6yYqFhXaqUcZVWVq",
      "sysuri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators",
      "systransactionid" : 902556,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1621342918000,
      "topparentid" : 4180322,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1622727311000,
      "sysconcepts" : "Supported platforms ; compilers ; running SystemC Cycle Models ; subsections ; simulators",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
      "attachmentparentid" : 4180322,
      "parentitem" : "60b8da8fe022752339b44e15",
      "concepts" : "Supported platforms ; compilers ; running SystemC Cycle Models ; subsections ; simulators",
      "documenttype" : "html",
      "isattachment" : "4180322",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655129500000,
      "permanentid" : "169369daa4e6fcce088909b6c757bfa594f5899d5d380a17ce01a7b0cfea",
      "syslanguage" : [ "English" ],
      "itemid" : "60b8da8fe022752339b44e1c",
      "transactionid" : 902556,
      "title" : "Supported platforms, compilers, and simulators ",
      "products" : [ "Cycle Model Studio" ],
      "date" : 1655129500000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102178:1102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655129500277423309,
      "sysisattachment" : "4180322",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4180322,
      "size" : 299,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102178/1102/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655129481510,
      "syssize" : 299,
      "sysdate" : 1655129500000,
      "haslayout" : "1",
      "topparent" : "4180322",
      "label_version" : "11.2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4180322,
      "content_description" : "This guide describes how to integrate the Cortex -R5 SystemC Cycle Model into a SystemC design and simulation environment.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655129500000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102178/1102/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102178/1102/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators?lang=en",
      "modified" : 1637595046000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655129500277423309,
      "uri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators",
      "syscollection" : "default"
    },
    "Title" : "Supported platforms, compilers, and simulators",
    "Uri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators",
    "PrintableUri" : "https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators",
    "ClickUri" : "https://developer.arm.com/documentation/102178/1102/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102178/1102/en/Cycle-Model-functionality-and-operating-requirements/Supported-platforms--compilers--and-simulators",
    "Excerpt" : "Supported platforms, compilers, and simulators This section describes the requirements for running SystemC Cycle ... This section contains the following subsections: Supported platforms.",
    "FirstSentences" : "Supported platforms, compilers, and simulators This section describes the requirements for running SystemC Cycle Models. This section contains the following subsections: Supported platforms."
  }, {
    "title" : "Create reusable sets of compiler options",
    "uri" : "https://developer.arm.com/documentation/101108/1104/en/Advanced-features/Create-reusable-sets-of-compiler-options",
    "printableUri" : "https://developer.arm.com/documentation/101108/1104/en/Advanced-features/Create-reusable-sets-of-compiler-options",
    "clickUri" : "https://developer.arm.com/documentation/101108/1104/Advanced-features/Create-reusable-sets-of-compiler-options?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101108/1104/en/Advanced-features/Create-reusable-sets-of-compiler-options",
    "excerpt" : "Create reusable sets of compiler options You can create multiple sets of compiler properties ... For example, you could have the Default standard set of compiler options, and an ... Click OK.",
    "firstSentences" : "Create reusable sets of compiler options You can create multiple sets of compiler properties with settings customized for different stages of development. For example, you could have the Default ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2292,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cycle Model Studio User Guide",
      "uri" : "https://developer.arm.com/documentation/101108/1104/en",
      "printableUri" : "https://developer.arm.com/documentation/101108/1104/en",
      "clickUri" : "https://developer.arm.com/documentation/101108/1104/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101108/1104/en",
      "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Cycle Model Studio User Guide Version 11.4 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cycle Model Studio User Guide ",
        "document_number" : "101108",
        "document_version" : "1104",
        "content_type" : "guide",
        "systopparent" : "4614893",
        "sysurihash" : "I8vnaPrqRoEfk5Jb",
        "urihash" : "I8vnaPrqRoEfk5Jb",
        "sysuri" : "https://developer.arm.com/documentation/101108/1104/en",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1613131752000,
        "topparentid" : 4614893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614184590000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; Non-Confidential ; provisions ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; Non-Confidential ; provisions ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129493000,
        "permanentid" : "43bd5a26c3bb1e61b4ea4831d5ac8713e33c5f851009938897f9ddfbd743",
        "syslanguage" : [ "English" ],
        "itemid" : "6036808e8f952d2e4134d4b1",
        "transactionid" : 902556,
        "title" : "Cycle Model Studio User Guide ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129493000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101108:1104:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129493036208893,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4948,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101108/1104/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129472503,
        "syssize" : 4948,
        "sysdate" : 1655129493000,
        "haslayout" : "1",
        "topparent" : "4614893",
        "label_version" : "11.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4614893,
        "content_description" : "This guide describes how to use the Cycle Model Studio user interface to compile RTL as a Cycle Model and generate SystemC and Platform Architect components.",
        "wordcount" : 327,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129493000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101108/1104/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101108/1104/?lang=en",
        "modified" : 1636545698000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129493036208893,
        "uri" : "https://developer.arm.com/documentation/101108/1104/en",
        "syscollection" : "default"
      },
      "Title" : "Cycle Model Studio User Guide",
      "Uri" : "https://developer.arm.com/documentation/101108/1104/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101108/1104/en",
      "ClickUri" : "https://developer.arm.com/documentation/101108/1104/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101108/1104/en",
      "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Cycle Model Studio User Guide Version 11.4 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "Import a configuration file",
      "uri" : "https://developer.arm.com/documentation/101108/1104/en/Advanced-features/Import-a-configuration-file",
      "printableUri" : "https://developer.arm.com/documentation/101108/1104/en/Advanced-features/Import-a-configuration-file",
      "clickUri" : "https://developer.arm.com/documentation/101108/1104/Advanced-features/Import-a-configuration-file?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101108/1104/en/Advanced-features/Import-a-configuration-file",
      "excerpt" : "Import a configuration file You can import an existing configuration (.ccfg) file into an existing project ... Prerequisites To ensure that all RTL sources and Cycle Model compile settings are ...",
      "firstSentences" : "Import a configuration file You can import an existing configuration (.ccfg) file into an existing project. Prerequisites To ensure that all RTL sources and Cycle Model compile settings are ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cycle Model Studio User Guide",
        "uri" : "https://developer.arm.com/documentation/101108/1104/en",
        "printableUri" : "https://developer.arm.com/documentation/101108/1104/en",
        "clickUri" : "https://developer.arm.com/documentation/101108/1104/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101108/1104/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Cycle Model Studio User Guide Version 11.4 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cycle Model Studio User Guide ",
          "document_number" : "101108",
          "document_version" : "1104",
          "content_type" : "guide",
          "systopparent" : "4614893",
          "sysurihash" : "I8vnaPrqRoEfk5Jb",
          "urihash" : "I8vnaPrqRoEfk5Jb",
          "sysuri" : "https://developer.arm.com/documentation/101108/1104/en",
          "systransactionid" : 902556,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1613131752000,
          "topparentid" : 4614893,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614184590000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; Non-Confidential ; provisions ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; Non-Confidential ; provisions ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655129493000,
          "permanentid" : "43bd5a26c3bb1e61b4ea4831d5ac8713e33c5f851009938897f9ddfbd743",
          "syslanguage" : [ "English" ],
          "itemid" : "6036808e8f952d2e4134d4b1",
          "transactionid" : 902556,
          "title" : "Cycle Model Studio User Guide ",
          "products" : [ "Cycle Model Studio" ],
          "date" : 1655129493000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101108:1104:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655129493036208893,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4948,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101108/1104/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655129472503,
          "syssize" : 4948,
          "sysdate" : 1655129493000,
          "haslayout" : "1",
          "topparent" : "4614893",
          "label_version" : "11.4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4614893,
          "content_description" : "This guide describes how to use the Cycle Model Studio user interface to compile RTL as a Cycle Model and generate SystemC and Platform Architect components.",
          "wordcount" : 327,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655129493000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101108/1104/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101108/1104/?lang=en",
          "modified" : 1636545698000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655129493036208893,
          "uri" : "https://developer.arm.com/documentation/101108/1104/en",
          "syscollection" : "default"
        },
        "Title" : "Cycle Model Studio User Guide",
        "Uri" : "https://developer.arm.com/documentation/101108/1104/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101108/1104/en",
        "ClickUri" : "https://developer.arm.com/documentation/101108/1104/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101108/1104/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Cycle Model Studio User Guide Version 11.4 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Import a configuration file ",
        "document_number" : "101108",
        "document_version" : "1104",
        "content_type" : "guide",
        "systopparent" : "4614893",
        "sysurihash" : "EMLwdv2DQusmvyJe",
        "urihash" : "EMLwdv2DQusmvyJe",
        "sysuri" : "https://developer.arm.com/documentation/101108/1104/en/Advanced-features/Import-a-configuration-file",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1613131752000,
        "topparentid" : 4614893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614184590000,
        "sysconcepts" : "Model Studio Command ; configuration ; existing ; Compiler Properties ; settings ; Prerequisites",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "attachmentparentid" : 4614893,
        "parentitem" : "6036808e8f952d2e4134d4b1",
        "concepts" : "Model Studio Command ; configuration ; existing ; Compiler Properties ; settings ; Prerequisites",
        "documenttype" : "html",
        "isattachment" : "4614893",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129497000,
        "permanentid" : "3baac656a0fdcaab1626ecd6bfe4cc4324190bcbdb65c0edc0ba8e95c468",
        "syslanguage" : [ "English" ],
        "itemid" : "6036808f8f952d2e4134d4cf",
        "transactionid" : 902556,
        "title" : "Import a configuration file ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129497000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101108:1104:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129497036796886,
        "sysisattachment" : "4614893",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4614893,
        "size" : 944,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101108/1104/Advanced-features/Import-a-configuration-file?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129472503,
        "syssize" : 944,
        "sysdate" : 1655129497000,
        "haslayout" : "1",
        "topparent" : "4614893",
        "label_version" : "11.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4614893,
        "content_description" : "This guide describes how to use the Cycle Model Studio user interface to compile RTL as a Cycle Model and generate SystemC and Platform Architect components.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129497000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101108/1104/Advanced-features/Import-a-configuration-file?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101108/1104/Advanced-features/Import-a-configuration-file?lang=en",
        "modified" : 1636545698000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129497036796886,
        "uri" : "https://developer.arm.com/documentation/101108/1104/en/Advanced-features/Import-a-configuration-file",
        "syscollection" : "default"
      },
      "Title" : "Import a configuration file",
      "Uri" : "https://developer.arm.com/documentation/101108/1104/en/Advanced-features/Import-a-configuration-file",
      "PrintableUri" : "https://developer.arm.com/documentation/101108/1104/en/Advanced-features/Import-a-configuration-file",
      "ClickUri" : "https://developer.arm.com/documentation/101108/1104/Advanced-features/Import-a-configuration-file?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101108/1104/en/Advanced-features/Import-a-configuration-file",
      "Excerpt" : "Import a configuration file You can import an existing configuration (.ccfg) file into an existing project ... Prerequisites To ensure that all RTL sources and Cycle Model compile settings are ...",
      "FirstSentences" : "Import a configuration file You can import an existing configuration (.ccfg) file into an existing project. Prerequisites To ensure that all RTL sources and Cycle Model compile settings are ..."
    }, {
      "title" : "Compiling RTL into a Cycle Model",
      "uri" : "https://developer.arm.com/documentation/101108/1104/en/Compiling-RTL-into-a-Cycle-Model",
      "printableUri" : "https://developer.arm.com/documentation/101108/1104/en/Compiling-RTL-into-a-Cycle-Model",
      "clickUri" : "https://developer.arm.com/documentation/101108/1104/Compiling-RTL-into-a-Cycle-Model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101108/1104/en/Compiling-RTL-into-a-Cycle-Model",
      "excerpt" : "Compiling RTL into a Cycle Model Getting started with Cycle Model Studio, including creating your ... It contains the following sections: Start Cycle Model Studio. Create a new project.",
      "firstSentences" : "Compiling RTL into a Cycle Model Getting started with Cycle Model Studio, including creating your first project and configuring commonly-used compiler settings using the GUI. It contains the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cycle Model Studio User Guide",
        "uri" : "https://developer.arm.com/documentation/101108/1104/en",
        "printableUri" : "https://developer.arm.com/documentation/101108/1104/en",
        "clickUri" : "https://developer.arm.com/documentation/101108/1104/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101108/1104/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Cycle Model Studio User Guide Version 11.4 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cycle Model Studio User Guide ",
          "document_number" : "101108",
          "document_version" : "1104",
          "content_type" : "guide",
          "systopparent" : "4614893",
          "sysurihash" : "I8vnaPrqRoEfk5Jb",
          "urihash" : "I8vnaPrqRoEfk5Jb",
          "sysuri" : "https://developer.arm.com/documentation/101108/1104/en",
          "systransactionid" : 902556,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1613131752000,
          "topparentid" : 4614893,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614184590000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; Non-Confidential ; provisions ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; Non-Confidential ; provisions ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655129493000,
          "permanentid" : "43bd5a26c3bb1e61b4ea4831d5ac8713e33c5f851009938897f9ddfbd743",
          "syslanguage" : [ "English" ],
          "itemid" : "6036808e8f952d2e4134d4b1",
          "transactionid" : 902556,
          "title" : "Cycle Model Studio User Guide ",
          "products" : [ "Cycle Model Studio" ],
          "date" : 1655129493000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101108:1104:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655129493036208893,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4948,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101108/1104/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655129472503,
          "syssize" : 4948,
          "sysdate" : 1655129493000,
          "haslayout" : "1",
          "topparent" : "4614893",
          "label_version" : "11.4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4614893,
          "content_description" : "This guide describes how to use the Cycle Model Studio user interface to compile RTL as a Cycle Model and generate SystemC and Platform Architect components.",
          "wordcount" : 327,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655129493000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101108/1104/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101108/1104/?lang=en",
          "modified" : 1636545698000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655129493036208893,
          "uri" : "https://developer.arm.com/documentation/101108/1104/en",
          "syscollection" : "default"
        },
        "Title" : "Cycle Model Studio User Guide",
        "Uri" : "https://developer.arm.com/documentation/101108/1104/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101108/1104/en",
        "ClickUri" : "https://developer.arm.com/documentation/101108/1104/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101108/1104/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Cycle Model Studio User Guide Version 11.4 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Compiling RTL into a Cycle Model ",
        "document_number" : "101108",
        "document_version" : "1104",
        "content_type" : "guide",
        "systopparent" : "4614893",
        "sysurihash" : "cTZOlG6XcAgA104k",
        "urihash" : "cTZOlG6XcAgA104k",
        "sysuri" : "https://developer.arm.com/documentation/101108/1104/en/Compiling-RTL-into-a-Cycle-Model",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1613131752000,
        "topparentid" : 4614893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614184590000,
        "sysconcepts" : "Cycle Model ; compiler ; source files ; configuring commonly-used ; GUI",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "attachmentparentid" : 4614893,
        "parentitem" : "6036808e8f952d2e4134d4b1",
        "concepts" : "Cycle Model ; compiler ; source files ; configuring commonly-used ; GUI",
        "documenttype" : "html",
        "isattachment" : "4614893",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129494000,
        "permanentid" : "9c076e14ebe093e5436cdc5411273e4fad1190a2ef8aedf169bd58ad6cae",
        "syslanguage" : [ "English" ],
        "itemid" : "6036808e8f952d2e4134d4bb",
        "transactionid" : 902556,
        "title" : "Compiling RTL into a Cycle Model ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129494000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101108:1104:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129494539911944,
        "sysisattachment" : "4614893",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4614893,
        "size" : 382,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101108/1104/Compiling-RTL-into-a-Cycle-Model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129472503,
        "syssize" : 382,
        "sysdate" : 1655129494000,
        "haslayout" : "1",
        "topparent" : "4614893",
        "label_version" : "11.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4614893,
        "content_description" : "This guide describes how to use the Cycle Model Studio user interface to compile RTL as a Cycle Model and generate SystemC and Platform Architect components.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129494000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101108/1104/Compiling-RTL-into-a-Cycle-Model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101108/1104/Compiling-RTL-into-a-Cycle-Model?lang=en",
        "modified" : 1636545698000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129494539911944,
        "uri" : "https://developer.arm.com/documentation/101108/1104/en/Compiling-RTL-into-a-Cycle-Model",
        "syscollection" : "default"
      },
      "Title" : "Compiling RTL into a Cycle Model",
      "Uri" : "https://developer.arm.com/documentation/101108/1104/en/Compiling-RTL-into-a-Cycle-Model",
      "PrintableUri" : "https://developer.arm.com/documentation/101108/1104/en/Compiling-RTL-into-a-Cycle-Model",
      "ClickUri" : "https://developer.arm.com/documentation/101108/1104/Compiling-RTL-into-a-Cycle-Model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101108/1104/en/Compiling-RTL-into-a-Cycle-Model",
      "Excerpt" : "Compiling RTL into a Cycle Model Getting started with Cycle Model Studio, including creating your ... It contains the following sections: Start Cycle Model Studio. Create a new project.",
      "FirstSentences" : "Compiling RTL into a Cycle Model Getting started with Cycle Model Studio, including creating your first project and configuring commonly-used compiler settings using the GUI. It contains the ..."
    }, {
      "title" : "Add RTL source files",
      "uri" : "https://developer.arm.com/documentation/101108/1104/en/Compiling-RTL-into-a-Cycle-Model/Add-RTL-source-files",
      "printableUri" : "https://developer.arm.com/documentation/101108/1104/en/Compiling-RTL-into-a-Cycle-Model/Add-RTL-source-files",
      "clickUri" : "https://developer.arm.com/documentation/101108/1104/Compiling-RTL-into-a-Cycle-Model/Add-RTL-source-files?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101108/1104/en/Compiling-RTL-into-a-Cycle-Model/Add-RTL-source-files",
      "excerpt" : "Add RTL source files After creating a project, add RTL sources to the project. Prerequisites Create a project. See Create a new project. ... The Select RTL Source(s) dialog appears.",
      "firstSentences" : "Add RTL source files After creating a project, add RTL sources to the project. Prerequisites Create a project. See Create a new project. Add RTL source files Select Project > Add RTL Source(s).",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cycle Model Studio User Guide",
        "uri" : "https://developer.arm.com/documentation/101108/1104/en",
        "printableUri" : "https://developer.arm.com/documentation/101108/1104/en",
        "clickUri" : "https://developer.arm.com/documentation/101108/1104/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101108/1104/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Cycle Model Studio User Guide Version 11.4 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cycle Model Studio User Guide ",
          "document_number" : "101108",
          "document_version" : "1104",
          "content_type" : "guide",
          "systopparent" : "4614893",
          "sysurihash" : "I8vnaPrqRoEfk5Jb",
          "urihash" : "I8vnaPrqRoEfk5Jb",
          "sysuri" : "https://developer.arm.com/documentation/101108/1104/en",
          "systransactionid" : 902556,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1613131752000,
          "topparentid" : 4614893,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614184590000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; Non-Confidential ; provisions ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; Non-Confidential ; provisions ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655129493000,
          "permanentid" : "43bd5a26c3bb1e61b4ea4831d5ac8713e33c5f851009938897f9ddfbd743",
          "syslanguage" : [ "English" ],
          "itemid" : "6036808e8f952d2e4134d4b1",
          "transactionid" : 902556,
          "title" : "Cycle Model Studio User Guide ",
          "products" : [ "Cycle Model Studio" ],
          "date" : 1655129493000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101108:1104:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655129493036208893,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4948,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101108/1104/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655129472503,
          "syssize" : 4948,
          "sysdate" : 1655129493000,
          "haslayout" : "1",
          "topparent" : "4614893",
          "label_version" : "11.4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4614893,
          "content_description" : "This guide describes how to use the Cycle Model Studio user interface to compile RTL as a Cycle Model and generate SystemC and Platform Architect components.",
          "wordcount" : 327,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655129493000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101108/1104/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101108/1104/?lang=en",
          "modified" : 1636545698000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655129493036208893,
          "uri" : "https://developer.arm.com/documentation/101108/1104/en",
          "syscollection" : "default"
        },
        "Title" : "Cycle Model Studio User Guide",
        "Uri" : "https://developer.arm.com/documentation/101108/1104/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101108/1104/en",
        "ClickUri" : "https://developer.arm.com/documentation/101108/1104/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101108/1104/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Cycle Model Studio User Guide Version 11.4 Copyright \\u00A9 2017-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Add RTL source files ",
        "document_number" : "101108",
        "document_version" : "1104",
        "content_type" : "guide",
        "systopparent" : "4614893",
        "sysurihash" : "V0peJ0uGak19XBRñ",
        "urihash" : "V0peJ0uGak19XBRñ",
        "sysuri" : "https://developer.arm.com/documentation/101108/1104/en/Compiling-RTL-into-a-Cycle-Model/Add-RTL-source-files",
        "systransactionid" : 902556,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1613131752000,
        "topparentid" : 4614893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614184590000,
        "sysconcepts" : "source files ; Project Explorer ; compiler options ; tree view ; Move",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "attachmentparentid" : 4614893,
        "parentitem" : "6036808e8f952d2e4134d4b1",
        "concepts" : "source files ; Project Explorer ; compiler options ; tree view ; Move",
        "documenttype" : "html",
        "isattachment" : "4614893",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129494000,
        "permanentid" : "f69d09627d7756a4a1e23715efcb466ff7b6e32d685fdf0f39077a395387",
        "syslanguage" : [ "English" ],
        "itemid" : "6036808e8f952d2e4134d4be",
        "transactionid" : 902556,
        "title" : "Add RTL source files ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129494000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101108:1104:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129494505948990,
        "sysisattachment" : "4614893",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4614893,
        "size" : 797,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101108/1104/Compiling-RTL-into-a-Cycle-Model/Add-RTL-source-files?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129472503,
        "syssize" : 797,
        "sysdate" : 1655129494000,
        "haslayout" : "1",
        "topparent" : "4614893",
        "label_version" : "11.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4614893,
        "content_description" : "This guide describes how to use the Cycle Model Studio user interface to compile RTL as a Cycle Model and generate SystemC and Platform Architect components.",
        "wordcount" : 60,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129494000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101108/1104/Compiling-RTL-into-a-Cycle-Model/Add-RTL-source-files?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101108/1104/Compiling-RTL-into-a-Cycle-Model/Add-RTL-source-files?lang=en",
        "modified" : 1636545698000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129494505948990,
        "uri" : "https://developer.arm.com/documentation/101108/1104/en/Compiling-RTL-into-a-Cycle-Model/Add-RTL-source-files",
        "syscollection" : "default"
      },
      "Title" : "Add RTL source files",
      "Uri" : "https://developer.arm.com/documentation/101108/1104/en/Compiling-RTL-into-a-Cycle-Model/Add-RTL-source-files",
      "PrintableUri" : "https://developer.arm.com/documentation/101108/1104/en/Compiling-RTL-into-a-Cycle-Model/Add-RTL-source-files",
      "ClickUri" : "https://developer.arm.com/documentation/101108/1104/Compiling-RTL-into-a-Cycle-Model/Add-RTL-source-files?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101108/1104/en/Compiling-RTL-into-a-Cycle-Model/Add-RTL-source-files",
      "Excerpt" : "Add RTL source files After creating a project, add RTL sources to the project. Prerequisites Create a project. See Create a new project. ... The Select RTL Source(s) dialog appears.",
      "FirstSentences" : "Add RTL source files After creating a project, add RTL sources to the project. Prerequisites Create a project. See Create a new project. Add RTL source files Select Project > Add RTL Source(s)."
    } ],
    "totalNumberOfChildResults" : 18,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Create reusable sets of compiler options ",
      "document_number" : "101108",
      "document_version" : "1104",
      "content_type" : "guide",
      "systopparent" : "4614893",
      "sysurihash" : "lLwAMsAjBH7K09Xk",
      "urihash" : "lLwAMsAjBH7K09Xk",
      "sysuri" : "https://developer.arm.com/documentation/101108/1104/en/Advanced-features/Create-reusable-sets-of-compiler-options",
      "systransactionid" : 902556,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1613131752000,
      "topparentid" : 4614893,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614184590000,
      "sysconcepts" : "compiler options ; configuration ; reusable sets ; launches ; settings ; directives ; Cycle Model Studio ; Select Project ; stages of development",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
      "attachmentparentid" : 4614893,
      "parentitem" : "6036808e8f952d2e4134d4b1",
      "concepts" : "compiler options ; configuration ; reusable sets ; launches ; settings ; directives ; Cycle Model Studio ; Select Project ; stages of development",
      "documenttype" : "html",
      "isattachment" : "4614893",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655129497000,
      "permanentid" : "628406ece5e96a3779f85cd5d73208a1e8b2cf2bf98b48b9d4dbbe22ca29",
      "syslanguage" : [ "English" ],
      "itemid" : "6036808f8f952d2e4134d4ce",
      "transactionid" : 902556,
      "title" : "Create reusable sets of compiler options ",
      "products" : [ "Cycle Model Studio" ],
      "date" : 1655129497000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101108:1104:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655129497076702025,
      "sysisattachment" : "4614893",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4614893,
      "size" : 969,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101108/1104/Advanced-features/Create-reusable-sets-of-compiler-options?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655129472503,
      "syssize" : 969,
      "sysdate" : 1655129497000,
      "haslayout" : "1",
      "topparent" : "4614893",
      "label_version" : "11.4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4614893,
      "content_description" : "This guide describes how to use the Cycle Model Studio user interface to compile RTL as a Cycle Model and generate SystemC and Platform Architect components.",
      "wordcount" : 68,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655129497000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101108/1104/Advanced-features/Create-reusable-sets-of-compiler-options?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101108/1104/Advanced-features/Create-reusable-sets-of-compiler-options?lang=en",
      "modified" : 1636545698000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655129497076702025,
      "uri" : "https://developer.arm.com/documentation/101108/1104/en/Advanced-features/Create-reusable-sets-of-compiler-options",
      "syscollection" : "default"
    },
    "Title" : "Create reusable sets of compiler options",
    "Uri" : "https://developer.arm.com/documentation/101108/1104/en/Advanced-features/Create-reusable-sets-of-compiler-options",
    "PrintableUri" : "https://developer.arm.com/documentation/101108/1104/en/Advanced-features/Create-reusable-sets-of-compiler-options",
    "ClickUri" : "https://developer.arm.com/documentation/101108/1104/Advanced-features/Create-reusable-sets-of-compiler-options?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101108/1104/en/Advanced-features/Create-reusable-sets-of-compiler-options",
    "Excerpt" : "Create reusable sets of compiler options You can create multiple sets of compiler properties ... For example, you could have the Default standard set of compiler options, and an ... Click OK.",
    "FirstSentences" : "Create reusable sets of compiler options You can create multiple sets of compiler properties with settings customized for different stages of development. For example, you could have the Default ..."
  }, {
    "title" : "Cycle Model Compiler User Guide",
    "uri" : "https://developer.arm.com/documentation/101050/1104/en/pdf/cycle_model_compiler_user_guide_101050_1104_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101050/1104/en/pdf/cycle_model_compiler_user_guide_101050_1104_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60367f138f952d2e4134d47e",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101050/1104/en/pdf/cycle_model_compiler_user_guide_101050_1104_00_en.pdf",
    "excerpt" : "DAMAGES. ... Agreement shall prevail. The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... Non-Confidential ... 2 (LES-PRE-20349)",
    "firstSentences" : "Cycle Model Compiler Version 11.4 User Guide Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101050_1104_00_en Cycle Model Compiler User Guide Copyright © 2020, 2021 Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2292,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cycle Model Compiler User Guide",
      "uri" : "https://developer.arm.com/documentation/101050/1104/en",
      "printableUri" : "https://developer.arm.com/documentation/101050/1104/en",
      "clickUri" : "https://developer.arm.com/documentation/101050/1104/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101050/1104/en",
      "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Cycle Model Compiler User Guide Version 11.4 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cycle Model Compiler User Guide ",
        "document_number" : "101050",
        "document_version" : "1104",
        "content_type" : "guide",
        "systopparent" : "4520059",
        "sysurihash" : "KZVeOðYbFAAf2jrq",
        "urihash" : "KZVeOðYbFAAf2jrq",
        "sysuri" : "https://developer.arm.com/documentation/101050/1104/en",
        "systransactionid" : 902555,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1613131752000,
        "topparentid" : 4520059,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614184210000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129469000,
        "permanentid" : "961e76e624bfceebe74226af836ad55ea4e6adb8b68ca5573dead3138318",
        "syslanguage" : [ "English" ],
        "itemid" : "60367f128f952d2e4134d43d",
        "transactionid" : 902555,
        "title" : "Cycle Model Compiler User Guide ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129469000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101050:1104:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129469155577889,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4663,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101050/1104/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129459057,
        "syssize" : 4663,
        "sysdate" : 1655129469000,
        "haslayout" : "1",
        "topparent" : "4520059",
        "label_version" : "11.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4520059,
        "content_description" : "Arm Cycle Models tools provide an integrated environment that places system validation in parallel with the hardware development flow. The Cycle Model Compiler takes an RTL hardware model and creates a high-performance linkable object, called the Cycle Model, that is cycle and register accurate. The Cycle Model provides an API for interfacing with your validation environment.",
        "wordcount" : 314,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129469000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101050/1104/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101050/1104/?lang=en",
        "modified" : 1636540806000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129469155577889,
        "uri" : "https://developer.arm.com/documentation/101050/1104/en",
        "syscollection" : "default"
      },
      "Title" : "Cycle Model Compiler User Guide",
      "Uri" : "https://developer.arm.com/documentation/101050/1104/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101050/1104/en",
      "ClickUri" : "https://developer.arm.com/documentation/101050/1104/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101050/1104/en",
      "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Cycle Model Compiler User Guide Version 11.4 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "Cycle Model Compiler User Guide",
      "uri" : "https://developer.arm.com/documentation/101050/1104/en",
      "printableUri" : "https://developer.arm.com/documentation/101050/1104/en",
      "clickUri" : "https://developer.arm.com/documentation/101050/1104/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101050/1104/en",
      "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Cycle Model Compiler User Guide Version 11.4 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cycle Model Compiler User Guide ",
        "document_number" : "101050",
        "document_version" : "1104",
        "content_type" : "guide",
        "systopparent" : "4520059",
        "sysurihash" : "KZVeOðYbFAAf2jrq",
        "urihash" : "KZVeOðYbFAAf2jrq",
        "sysuri" : "https://developer.arm.com/documentation/101050/1104/en",
        "systransactionid" : 902555,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1613131752000,
        "topparentid" : 4520059,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614184210000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129469000,
        "permanentid" : "961e76e624bfceebe74226af836ad55ea4e6adb8b68ca5573dead3138318",
        "syslanguage" : [ "English" ],
        "itemid" : "60367f128f952d2e4134d43d",
        "transactionid" : 902555,
        "title" : "Cycle Model Compiler User Guide ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129469000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101050:1104:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129469155577889,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4663,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101050/1104/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129459057,
        "syssize" : 4663,
        "sysdate" : 1655129469000,
        "haslayout" : "1",
        "topparent" : "4520059",
        "label_version" : "11.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4520059,
        "content_description" : "Arm Cycle Models tools provide an integrated environment that places system validation in parallel with the hardware development flow. The Cycle Model Compiler takes an RTL hardware model and creates a high-performance linkable object, called the Cycle Model, that is cycle and register accurate. The Cycle Model provides an API for interfacing with your validation environment.",
        "wordcount" : 314,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129469000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101050/1104/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101050/1104/?lang=en",
        "modified" : 1636540806000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129469155577889,
        "uri" : "https://developer.arm.com/documentation/101050/1104/en",
        "syscollection" : "default"
      },
      "Title" : "Cycle Model Compiler User Guide",
      "Uri" : "https://developer.arm.com/documentation/101050/1104/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101050/1104/en",
      "ClickUri" : "https://developer.arm.com/documentation/101050/1104/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101050/1104/en",
      "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Cycle Model Compiler User Guide Version 11.4 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Port vectorization options",
      "uri" : "https://developer.arm.com/documentation/101050/1104/en/Cycle-Model-Compiler-command-line-options/Net-control-options/Port-vectorization-options",
      "printableUri" : "https://developer.arm.com/documentation/101050/1104/en/Cycle-Model-Compiler-command-line-options/Net-control-options/Port-vectorization-options",
      "clickUri" : "https://developer.arm.com/documentation/101050/1104/Cycle-Model-Compiler-command-line-options/Net-control-options/Port-vectorization-options?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101050/1104/en/Cycle-Model-Compiler-command-line-options/Net-control-options/Port-vectorization-options",
      "excerpt" : "Port vectorization options To improve runtime performance, the Cycle Model Compiler replaces selected scalar ... Port vectorization is enabled by default. -noNetVec Disable port vectorization.",
      "firstSentences" : "Port vectorization options To improve runtime performance, the Cycle Model Compiler replaces selected scalar ports and scalar local variables with a vector port or local nets. -doNetVec Enable ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cycle Model Compiler User Guide",
        "uri" : "https://developer.arm.com/documentation/101050/1104/en",
        "printableUri" : "https://developer.arm.com/documentation/101050/1104/en",
        "clickUri" : "https://developer.arm.com/documentation/101050/1104/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101050/1104/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Cycle Model Compiler User Guide Version 11.4 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cycle Model Compiler User Guide ",
          "document_number" : "101050",
          "document_version" : "1104",
          "content_type" : "guide",
          "systopparent" : "4520059",
          "sysurihash" : "KZVeOðYbFAAf2jrq",
          "urihash" : "KZVeOðYbFAAf2jrq",
          "sysuri" : "https://developer.arm.com/documentation/101050/1104/en",
          "systransactionid" : 902555,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1613131752000,
          "topparentid" : 4520059,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614184210000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655129469000,
          "permanentid" : "961e76e624bfceebe74226af836ad55ea4e6adb8b68ca5573dead3138318",
          "syslanguage" : [ "English" ],
          "itemid" : "60367f128f952d2e4134d43d",
          "transactionid" : 902555,
          "title" : "Cycle Model Compiler User Guide ",
          "products" : [ "Cycle Model Studio" ],
          "date" : 1655129469000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101050:1104:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655129469155577889,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4663,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101050/1104/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655129459057,
          "syssize" : 4663,
          "sysdate" : 1655129469000,
          "haslayout" : "1",
          "topparent" : "4520059",
          "label_version" : "11.4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4520059,
          "content_description" : "Arm Cycle Models tools provide an integrated environment that places system validation in parallel with the hardware development flow. The Cycle Model Compiler takes an RTL hardware model and creates a high-performance linkable object, called the Cycle Model, that is cycle and register accurate. The Cycle Model provides an API for interfacing with your validation environment.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655129469000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101050/1104/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101050/1104/?lang=en",
          "modified" : 1636540806000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655129469155577889,
          "uri" : "https://developer.arm.com/documentation/101050/1104/en",
          "syscollection" : "default"
        },
        "Title" : "Cycle Model Compiler User Guide",
        "Uri" : "https://developer.arm.com/documentation/101050/1104/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101050/1104/en",
        "ClickUri" : "https://developer.arm.com/documentation/101050/1104/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101050/1104/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Cycle Model Compiler User Guide Version 11.4 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Port vectorization options ",
        "document_number" : "101050",
        "document_version" : "1104",
        "content_type" : "guide",
        "systopparent" : "4520059",
        "sysurihash" : "FSHWG5g6SH9XzFFR",
        "urihash" : "FSHWG5g6SH9XzFFR",
        "sysuri" : "https://developer.arm.com/documentation/101050/1104/en/Cycle-Model-Compiler-command-line-options/Net-control-options/Port-vectorization-options",
        "systransactionid" : 902555,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1613131752000,
        "topparentid" : 4520059,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614184210000,
        "sysconcepts" : "port vectorization ; Cycle Model ; visibility ; scalar ; netVec ; filename ; module hierarchy ; API calls ; warning message ; Output information ; netVecMinCluster integer ; runtime performance",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "attachmentparentid" : 4520059,
        "parentitem" : "60367f128f952d2e4134d43d",
        "concepts" : "port vectorization ; Cycle Model ; visibility ; scalar ; netVec ; filename ; module hierarchy ; API calls ; warning message ; Output information ; netVecMinCluster integer ; runtime performance",
        "documenttype" : "html",
        "isattachment" : "4520059",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129469000,
        "permanentid" : "8d74db32269fb3fbae59f576cd6174c83aacf3e786f2eb4a91d11439c905",
        "syslanguage" : [ "English" ],
        "itemid" : "60367f138f952d2e4134d456",
        "transactionid" : 902555,
        "title" : "Port vectorization options ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129469000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101050:1104:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129469096838222,
        "sysisattachment" : "4520059",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4520059,
        "size" : 1912,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101050/1104/Cycle-Model-Compiler-command-line-options/Net-control-options/Port-vectorization-options?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129459042,
        "syssize" : 1912,
        "sysdate" : 1655129469000,
        "haslayout" : "1",
        "topparent" : "4520059",
        "label_version" : "11.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4520059,
        "content_description" : "Arm Cycle Models tools provide an integrated environment that places system validation in parallel with the hardware development flow. The Cycle Model Compiler takes an RTL hardware model and creates a high-performance linkable object, called the Cycle Model, that is cycle and register accurate. The Cycle Model provides an API for interfacing with your validation environment.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129469000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101050/1104/Cycle-Model-Compiler-command-line-options/Net-control-options/Port-vectorization-options?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101050/1104/Cycle-Model-Compiler-command-line-options/Net-control-options/Port-vectorization-options?lang=en",
        "modified" : 1636540806000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129469096838222,
        "uri" : "https://developer.arm.com/documentation/101050/1104/en/Cycle-Model-Compiler-command-line-options/Net-control-options/Port-vectorization-options",
        "syscollection" : "default"
      },
      "Title" : "Port vectorization options",
      "Uri" : "https://developer.arm.com/documentation/101050/1104/en/Cycle-Model-Compiler-command-line-options/Net-control-options/Port-vectorization-options",
      "PrintableUri" : "https://developer.arm.com/documentation/101050/1104/en/Cycle-Model-Compiler-command-line-options/Net-control-options/Port-vectorization-options",
      "ClickUri" : "https://developer.arm.com/documentation/101050/1104/Cycle-Model-Compiler-command-line-options/Net-control-options/Port-vectorization-options?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101050/1104/en/Cycle-Model-Compiler-command-line-options/Net-control-options/Port-vectorization-options",
      "Excerpt" : "Port vectorization options To improve runtime performance, the Cycle Model Compiler replaces selected scalar ... Port vectorization is enabled by default. -noNetVec Disable port vectorization.",
      "FirstSentences" : "Port vectorization options To improve runtime performance, the Cycle Model Compiler replaces selected scalar ports and scalar local variables with a vector port or local nets. -doNetVec Enable ..."
    }, {
      "title" : "Getting started with the Cycle Model Compiler",
      "uri" : "https://developer.arm.com/documentation/101050/1104/en/Getting-started-with-the-Cycle-Model-Compiler",
      "printableUri" : "https://developer.arm.com/documentation/101050/1104/en/Getting-started-with-the-Cycle-Model-Compiler",
      "clickUri" : "https://developer.arm.com/documentation/101050/1104/Getting-started-with-the-Cycle-Model-Compiler?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101050/1104/en/Getting-started-with-the-Cycle-Model-Compiler",
      "excerpt" : "Getting started with the Cycle Model Compiler The Cycle Model Compiler package includes example design ... This chapter describes running the TwoCounter example, which is a simple design with ...",
      "firstSentences" : "Getting started with the Cycle Model Compiler The Cycle Model Compiler package includes example design files in the examples directory. This chapter describes running the TwoCounter example, which ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cycle Model Compiler User Guide",
        "uri" : "https://developer.arm.com/documentation/101050/1104/en",
        "printableUri" : "https://developer.arm.com/documentation/101050/1104/en",
        "clickUri" : "https://developer.arm.com/documentation/101050/1104/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101050/1104/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Cycle Model Compiler User Guide Version 11.4 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cycle Model Compiler User Guide ",
          "document_number" : "101050",
          "document_version" : "1104",
          "content_type" : "guide",
          "systopparent" : "4520059",
          "sysurihash" : "KZVeOðYbFAAf2jrq",
          "urihash" : "KZVeOðYbFAAf2jrq",
          "sysuri" : "https://developer.arm.com/documentation/101050/1104/en",
          "systransactionid" : 902555,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1613131752000,
          "topparentid" : 4520059,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614184210000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655129469000,
          "permanentid" : "961e76e624bfceebe74226af836ad55ea4e6adb8b68ca5573dead3138318",
          "syslanguage" : [ "English" ],
          "itemid" : "60367f128f952d2e4134d43d",
          "transactionid" : 902555,
          "title" : "Cycle Model Compiler User Guide ",
          "products" : [ "Cycle Model Studio" ],
          "date" : 1655129469000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101050:1104:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655129469155577889,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4663,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101050/1104/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655129459057,
          "syssize" : 4663,
          "sysdate" : 1655129469000,
          "haslayout" : "1",
          "topparent" : "4520059",
          "label_version" : "11.4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4520059,
          "content_description" : "Arm Cycle Models tools provide an integrated environment that places system validation in parallel with the hardware development flow. The Cycle Model Compiler takes an RTL hardware model and creates a high-performance linkable object, called the Cycle Model, that is cycle and register accurate. The Cycle Model provides an API for interfacing with your validation environment.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655129469000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101050/1104/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101050/1104/?lang=en",
          "modified" : 1636540806000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655129469155577889,
          "uri" : "https://developer.arm.com/documentation/101050/1104/en",
          "syscollection" : "default"
        },
        "Title" : "Cycle Model Compiler User Guide",
        "Uri" : "https://developer.arm.com/documentation/101050/1104/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101050/1104/en",
        "ClickUri" : "https://developer.arm.com/documentation/101050/1104/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101050/1104/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Cycle Model Compiler User Guide Version 11.4 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Getting started with the Cycle Model Compiler ",
        "document_number" : "101050",
        "document_version" : "1104",
        "content_type" : "guide",
        "systopparent" : "4520059",
        "sysurihash" : "wñAS8uMFkMEczqAñ",
        "urihash" : "wñAS8uMFkMEczqAñ",
        "sysuri" : "https://developer.arm.com/documentation/101050/1104/en/Getting-started-with-the-Cycle-Model-Compiler",
        "systransactionid" : 902555,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1613131752000,
        "topparentid" : 4520059,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614184210000,
        "sysconcepts" : "Cycle Model Compiler ; counters driven ; environment ; clocks ; TwoCounter ; design",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "attachmentparentid" : 4520059,
        "parentitem" : "60367f128f952d2e4134d43d",
        "concepts" : "Cycle Model Compiler ; counters driven ; environment ; clocks ; TwoCounter ; design",
        "documenttype" : "html",
        "isattachment" : "4520059",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655129469000,
        "permanentid" : "461685de722a405fca9ac39391a7aa9ee4118c9ca9ca39bf58ed9a2fd317",
        "syslanguage" : [ "English" ],
        "itemid" : "60367f128f952d2e4134d44c",
        "transactionid" : 902555,
        "title" : "Getting started with the Cycle Model Compiler ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129469000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101050:1104:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129469076366696,
        "sysisattachment" : "4520059",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4520059,
        "size" : 439,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101050/1104/Getting-started-with-the-Cycle-Model-Compiler?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129459026,
        "syssize" : 439,
        "sysdate" : 1655129469000,
        "haslayout" : "1",
        "topparent" : "4520059",
        "label_version" : "11.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4520059,
        "content_description" : "Arm Cycle Models tools provide an integrated environment that places system validation in parallel with the hardware development flow. The Cycle Model Compiler takes an RTL hardware model and creates a high-performance linkable object, called the Cycle Model, that is cycle and register accurate. The Cycle Model provides an API for interfacing with your validation environment.",
        "wordcount" : 39,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129469000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101050/1104/Getting-started-with-the-Cycle-Model-Compiler?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101050/1104/Getting-started-with-the-Cycle-Model-Compiler?lang=en",
        "modified" : 1636540806000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129469076366696,
        "uri" : "https://developer.arm.com/documentation/101050/1104/en/Getting-started-with-the-Cycle-Model-Compiler",
        "syscollection" : "default"
      },
      "Title" : "Getting started with the Cycle Model Compiler",
      "Uri" : "https://developer.arm.com/documentation/101050/1104/en/Getting-started-with-the-Cycle-Model-Compiler",
      "PrintableUri" : "https://developer.arm.com/documentation/101050/1104/en/Getting-started-with-the-Cycle-Model-Compiler",
      "ClickUri" : "https://developer.arm.com/documentation/101050/1104/Getting-started-with-the-Cycle-Model-Compiler?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101050/1104/en/Getting-started-with-the-Cycle-Model-Compiler",
      "Excerpt" : "Getting started with the Cycle Model Compiler The Cycle Model Compiler package includes example design ... This chapter describes running the TwoCounter example, which is a simple design with ...",
      "FirstSentences" : "Getting started with the Cycle Model Compiler The Cycle Model Compiler package includes example design files in the examples directory. This chapter describes running the TwoCounter example, which ..."
    } ],
    "totalNumberOfChildResults" : 54,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Cycle Model Compiler User Guide ",
      "document_number" : "101050",
      "document_version" : "1104",
      "content_type" : "guide",
      "systopparent" : "4520059",
      "sysauthor" : "ARM",
      "sysurihash" : "ñTrRXee2t0HO7n9ð",
      "urihash" : "ñTrRXee2t0HO7n9ð",
      "sysuri" : "https://developer.arm.com/documentation/101050/1104/en/pdf/cycle_model_compiler_user_guide_101050_1104_00_en.pdf",
      "keywords" : "Cycle Model Studio, System Design, Models",
      "systransactionid" : 902555,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1613131752000,
      "topparentid" : 4520059,
      "numberofpages" : 88,
      "sysconcepts" : "Cycle Models ; designs ; directives ; environments ; libtwocounter ; signals ; simulation ; top-level modules ; primary ports ; API functions ; optimizations ; flattenThreshold ; flattening operations ; hierarchy ; language variant ; Cycle Model Compiler",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
      "attachmentparentid" : 4520059,
      "parentitem" : "60367f128f952d2e4134d43d",
      "concepts" : "Cycle Models ; designs ; directives ; environments ; libtwocounter ; signals ; simulation ; top-level modules ; primary ports ; API functions ; optimizations ; flattenThreshold ; flattening operations ; hierarchy ; language variant ; Cycle Model Compiler",
      "documenttype" : "pdf",
      "isattachment" : "4520059",
      "sysindexeddate" : 1655129469000,
      "permanentid" : "b1bb2b1e419f0acda493e92e095b8127e8903a8463e47db872ba8c6c1437",
      "syslanguage" : [ "English" ],
      "itemid" : "60367f138f952d2e4134d47e",
      "transactionid" : 902555,
      "title" : "Cycle Model Compiler User Guide ",
      "subject" : "This guide describes how to use the Cycle Model API to generate a Cycle Model from RTL.",
      "date" : 1655129469000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101050:1104:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655129469552627907,
      "sysisattachment" : "4520059",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4520059,
      "size" : 616793,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60367f138f952d2e4134d47e",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655129461037,
      "syssubject" : "This guide describes how to use the Cycle Model API to generate a Cycle Model from RTL.",
      "syssize" : 616793,
      "sysdate" : 1655129469000,
      "topparent" : "4520059",
      "author" : "ARM",
      "label_version" : "11.4",
      "systopparentid" : 4520059,
      "content_description" : "Arm Cycle Models tools provide an integrated environment that places system validation in parallel with the hardware development flow. The Cycle Model Compiler takes an RTL hardware model and creates a high-performance linkable object, called the Cycle Model, that is cycle and register accurate. The Cycle Model provides an API for interfacing with your validation environment.",
      "wordcount" : 2375,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655129469000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60367f138f952d2e4134d47e",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655129469552627907,
      "uri" : "https://developer.arm.com/documentation/101050/1104/en/pdf/cycle_model_compiler_user_guide_101050_1104_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Cycle Model Compiler User Guide",
    "Uri" : "https://developer.arm.com/documentation/101050/1104/en/pdf/cycle_model_compiler_user_guide_101050_1104_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101050/1104/en/pdf/cycle_model_compiler_user_guide_101050_1104_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60367f138f952d2e4134d47e",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101050/1104/en/pdf/cycle_model_compiler_user_guide_101050_1104_00_en.pdf",
    "Excerpt" : "DAMAGES. ... Agreement shall prevail. The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... Non-Confidential ... 2 (LES-PRE-20349)",
    "FirstSentences" : "Cycle Model Compiler Version 11.4 User Guide Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101050_1104_00_en Cycle Model Compiler User Guide Copyright © 2020, 2021 Arm ..."
  }, {
    "title" : "MxScript v3.3 for Cycle Models Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101109/0904/en",
    "printableUri" : "https://developer.arm.com/documentation/101109/0904/en",
    "clickUri" : "https://developer.arm.com/documentation/101109/0904/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101109/0904/en",
    "excerpt" : "MxScript v3.3 for Cycle Models Reference Manual This document is only available in a PDF ... Click Download to view. MxScript v3.3 for Cycle Models Reference Manual Cycle Model Studio",
    "firstSentences" : "MxScript v3.3 for Cycle Models Reference Manual This document is only available in a PDF version. Click Download to view. MxScript v3.3 for Cycle Models Reference Manual Cycle Model Studio",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2292,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "MxScript v3.3 for Cycle Models Reference Manual ",
      "document_number" : "101109",
      "document_version" : "0904",
      "content_type" : "guide",
      "systopparent" : "3805260",
      "sysurihash" : "tIqZNaCT3sAnEMgp",
      "urihash" : "tIqZNaCT3sAnEMgp",
      "sysuri" : "https://developer.arm.com/documentation/101109/0904/en",
      "systransactionid" : 902554,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.0,
      "published" : 1595496009000,
      "topparentid" : 3805260,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1595496296000,
      "sysconcepts" : "Reference Manual ; MxScript v3",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
      "concepts" : "Reference Manual ; MxScript v3",
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1655129451000,
      "permanentid" : "d0027e0a9ccca4160213af106098502eae5f4f4581b64b237cb8f7239d88",
      "syslanguage" : [ "English" ],
      "itemid" : "5f19576820b7cf4bc524c65b",
      "transactionid" : 902554,
      "title" : "MxScript v3.3 for Cycle Models Reference Manual ",
      "products" : [ "Cycle Model Studio" ],
      "date" : 1655129451000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101109:0904:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655129451561729111,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 188,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101109/0904/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655129402355,
      "syssize" : 188,
      "sysdate" : 1655129451000,
      "haslayout" : "1",
      "topparent" : "3805260",
      "label_version" : "9.4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3805260,
      "content_description" : "This book is written for experienced hardware and software developers to enable you to use an MxScript file with a SoC Designer system.",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655129451000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101109/0904/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101109/0904/?lang=en",
      "modified" : 1636545854000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655129451561729111,
      "uri" : "https://developer.arm.com/documentation/101109/0904/en",
      "syscollection" : "default"
    },
    "Title" : "MxScript v3.3 for Cycle Models Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101109/0904/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101109/0904/en",
    "ClickUri" : "https://developer.arm.com/documentation/101109/0904/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101109/0904/en",
    "Excerpt" : "MxScript v3.3 for Cycle Models Reference Manual This document is only available in a PDF ... Click Download to view. MxScript v3.3 for Cycle Models Reference Manual Cycle Model Studio",
    "FirstSentences" : "MxScript v3.3 for Cycle Models Reference Manual This document is only available in a PDF version. Click Download to view. MxScript v3.3 for Cycle Models Reference Manual Cycle Model Studio"
  }, {
    "title" : "PrimeCell Color LCD Controller (PL111) Cycle Model User Guide",
    "uri" : "https://developer.arm.com/documentation/dui1065/a/en/pdf/cycle_models_PL111_User_Guide_v9_1_0_DUI1065A_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui1065/a/en/pdf/cycle_models_PL111_User_Guide_v9_1_0_DUI1065A_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed10df2ca06a95ce53f8d09",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui1065/a/en/pdf/cycle_models_PL111_User_Guide_v9_1_0_DUI1065A_en.pdf",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... In this document, where the term ARM is used to refer to the company it means “ARM or ...",
    "firstSentences" : "PrimeCell® Color LCD Controller (PL111) Cycle Model Copyright © 2016 ARM Limited. All rights reserved. ARM DUI 1065A (ID120216) Version 9.1.0 User Guide Non-Confidential ARM DUI 1065A ID120216",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2292,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Color LCD Controller (PL111) Cycle Model User Guide",
      "uri" : "https://developer.arm.com/documentation/dui1065/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui1065/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui1065/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui1065/a/en",
      "excerpt" : "PrimeCell Color LCD Controller (PL111) Cycle Model User Guide This document is only ... Click Download to view. PrimeCell Color LCD Controller (PL111) Cycle Model User Guide Peripheral ...",
      "firstSentences" : "PrimeCell Color LCD Controller (PL111) Cycle Model User Guide This document is only available in a PDF version. Click Download to view. PrimeCell Color LCD Controller (PL111) Cycle Model User ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Color LCD Controller (PL111) Cycle Model User Guide ",
        "document_number" : "dui1065",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "3686118",
        "sysurihash" : "YAJEcTIQKqðg2O77",
        "urihash" : "YAJEcTIQKqðg2O77",
        "sysuri" : "https://developer.arm.com/documentation/dui1065/a/en",
        "systransactionid" : 902554,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1488157261000,
        "topparentid" : 3686118,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590758898000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d", "5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655129440000,
        "permanentid" : "f83bf72de7ef7a52004cf041ef1fb1db8d5a726efc201fe7e38c7daacf72",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed10df2ca06a95ce53f8d07",
        "transactionid" : 902554,
        "title" : "PrimeCell Color LCD Controller (PL111) Cycle Model User Guide ",
        "products" : [ "Peripheral Controllers", "Cycle Model Studio", "Cycle Models", "SoC Designer" ],
        "date" : 1655129440000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui1065:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129440957666287,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 262,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui1065/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129326049,
        "syssize" : 262,
        "sysdate" : 1655129440000,
        "haslayout" : "1",
        "topparent" : "3686118",
        "label_version" : "9.1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686118,
        "content_description" : "This guide provides all the information needed to configure and use this Cycle Model in SoC Designer.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Simulation Models|SoC Designer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|SoC Designer" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129440000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui1065/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui1065/a/?lang=en",
        "modified" : 1642418084000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129440957666287,
        "uri" : "https://developer.arm.com/documentation/dui1065/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Color LCD Controller (PL111) Cycle Model User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui1065/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui1065/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui1065/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui1065/a/en",
      "Excerpt" : "PrimeCell Color LCD Controller (PL111) Cycle Model User Guide This document is only ... Click Download to view. PrimeCell Color LCD Controller (PL111) Cycle Model User Guide Peripheral ...",
      "FirstSentences" : "PrimeCell Color LCD Controller (PL111) Cycle Model User Guide This document is only available in a PDF version. Click Download to view. PrimeCell Color LCD Controller (PL111) Cycle Model User ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell Color LCD Controller (PL111) Cycle Model User Guide",
      "uri" : "https://developer.arm.com/documentation/dui1065/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui1065/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui1065/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui1065/a/en",
      "excerpt" : "PrimeCell Color LCD Controller (PL111) Cycle Model User Guide This document is only ... Click Download to view. PrimeCell Color LCD Controller (PL111) Cycle Model User Guide Peripheral ...",
      "firstSentences" : "PrimeCell Color LCD Controller (PL111) Cycle Model User Guide This document is only available in a PDF version. Click Download to view. PrimeCell Color LCD Controller (PL111) Cycle Model User ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Color LCD Controller (PL111) Cycle Model User Guide ",
        "document_number" : "dui1065",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "3686118",
        "sysurihash" : "YAJEcTIQKqðg2O77",
        "urihash" : "YAJEcTIQKqðg2O77",
        "sysuri" : "https://developer.arm.com/documentation/dui1065/a/en",
        "systransactionid" : 902554,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1488157261000,
        "topparentid" : 3686118,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590758898000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d", "5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655129440000,
        "permanentid" : "f83bf72de7ef7a52004cf041ef1fb1db8d5a726efc201fe7e38c7daacf72",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed10df2ca06a95ce53f8d07",
        "transactionid" : 902554,
        "title" : "PrimeCell Color LCD Controller (PL111) Cycle Model User Guide ",
        "products" : [ "Peripheral Controllers", "Cycle Model Studio", "Cycle Models", "SoC Designer" ],
        "date" : 1655129440000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui1065:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129440957666287,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 262,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui1065/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129326049,
        "syssize" : 262,
        "sysdate" : 1655129440000,
        "haslayout" : "1",
        "topparent" : "3686118",
        "label_version" : "9.1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686118,
        "content_description" : "This guide provides all the information needed to configure and use this Cycle Model in SoC Designer.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Simulation Models|SoC Designer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|SoC Designer" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129440000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui1065/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui1065/a/?lang=en",
        "modified" : 1642418084000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129440957666287,
        "uri" : "https://developer.arm.com/documentation/dui1065/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Color LCD Controller (PL111) Cycle Model User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui1065/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui1065/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui1065/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui1065/a/en",
      "Excerpt" : "PrimeCell Color LCD Controller (PL111) Cycle Model User Guide This document is only ... Click Download to view. PrimeCell Color LCD Controller (PL111) Cycle Model User Guide Peripheral ...",
      "FirstSentences" : "PrimeCell Color LCD Controller (PL111) Cycle Model User Guide This document is only available in a PDF version. Click Download to view. PrimeCell Color LCD Controller (PL111) Cycle Model User ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell Color LCD Controller (PL111) Cycle Model User Guide ",
      "document_number" : "dui1065",
      "document_version" : "a",
      "content_type" : "guide",
      "systopparent" : "3686118",
      "sysauthor" : "ARM",
      "sysurihash" : "jqsFGW2c05kohzJR",
      "urihash" : "jqsFGW2c05kohzJR",
      "sysuri" : "https://developer.arm.com/documentation/dui1065/a/en/pdf/cycle_models_PL111_User_Guide_v9_1_0_DUI1065A_en.pdf",
      "keywords" : "PL111 Cycle Model User Guide",
      "systransactionid" : 902554,
      "copyright" : "ARM Limited",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1488157261000,
      "topparentid" : 3686118,
      "numberofpages" : 20,
      "sysconcepts" : "Cycle Model ; release ; SoC Designer ; interface ; hardware ; runtime libraries ; bus protocol ; written agreement ; controllers ; optimizations ; implementations ; referencing ; communication ; interconnection ; transactors ; compo-nents",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d", "5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273d" ],
      "attachmentparentid" : 3686118,
      "parentitem" : "5ed10df2ca06a95ce53f8d07",
      "concepts" : "Cycle Model ; release ; SoC Designer ; interface ; hardware ; runtime libraries ; bus protocol ; written agreement ; controllers ; optimizations ; implementations ; referencing ; communication ; interconnection ; transactors ; compo-nents",
      "documenttype" : "pdf",
      "isattachment" : "3686118",
      "sysindexeddate" : 1655129441000,
      "permanentid" : "8fa5603fe61b1a76a421b993fe1e0c0e93d47b3052afc4e8e92f69703d87",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed10df2ca06a95ce53f8d09",
      "transactionid" : 902554,
      "title" : "PrimeCell Color LCD Controller (PL111) Cycle Model User Guide ",
      "subject" : "PL111 Cycle Model User Guide",
      "date" : 1655129441000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui1065:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655129441254234112,
      "sysisattachment" : "3686118",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 3686118,
      "size" : 261343,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed10df2ca06a95ce53f8d09",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655129364370,
      "syssubject" : "PL111 Cycle Model User Guide",
      "syssize" : 261343,
      "sysdate" : 1655129441000,
      "topparent" : "3686118",
      "author" : "ARM",
      "label_version" : "9.1.0",
      "systopparentid" : 3686118,
      "content_description" : "This guide provides all the information needed to configure and use this Cycle Model in SoC Designer.",
      "wordcount" : 923,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Simulation Models|SoC Designer" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|SoC Designer" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655129441000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed10df2ca06a95ce53f8d09",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655129441254234112,
      "uri" : "https://developer.arm.com/documentation/dui1065/a/en/pdf/cycle_models_PL111_User_Guide_v9_1_0_DUI1065A_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Color LCD Controller (PL111) Cycle Model User Guide",
    "Uri" : "https://developer.arm.com/documentation/dui1065/a/en/pdf/cycle_models_PL111_User_Guide_v9_1_0_DUI1065A_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui1065/a/en/pdf/cycle_models_PL111_User_Guide_v9_1_0_DUI1065A_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed10df2ca06a95ce53f8d09",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui1065/a/en/pdf/cycle_models_PL111_User_Guide_v9_1_0_DUI1065A_en.pdf",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... In this document, where the term ARM is used to refer to the company it means “ARM or ...",
    "FirstSentences" : "PrimeCell® Color LCD Controller (PL111) Cycle Model Copyright © 2016 ARM Limited. All rights reserved. ARM DUI 1065A (ID120216) Version 9.1.0 User Guide Non-Confidential ARM DUI 1065A ID120216"
  }, {
    "title" : "Cycle Model Studio Runtime Installation Guide",
    "uri" : "https://developer.arm.com/documentation/101105/0903/en/pdf/cms_runtime_installation_guide.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101105/0903/en/pdf/cms_runtime_installation_guide.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f19538020b7cf4bc524c657",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101105/0903/en/pdf/cms_runtime_installation_guide.pdf",
    "excerpt" : "You must follow the Arm trademark usage guidelines http://www.arm.com/about/ ... Company 02557590 registered in England. ... ARM 101105_0903_00 ID081517 ... Copyright © 2017 Arm Limited. ... 3",
    "firstSentences" : "Cycle Model Studio Version 9.3 Runtime Installation Guide Copyright © 2017 Arm Limited. All rights reserved. ARM 101105_0903_00 (ID081517) Non-Confidential Cycle Model Studio Runtime Installation ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2292,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cycle Model Studio Runtime Installation Guide",
      "uri" : "https://developer.arm.com/documentation/101105/0903/en",
      "printableUri" : "https://developer.arm.com/documentation/101105/0903/en",
      "clickUri" : "https://developer.arm.com/documentation/101105/0903/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101105/0903/en",
      "excerpt" : "Cycle Model Studio Runtime Installation Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Cycle Model Studio Runtime Installation Guide This document is only available in a PDF version. Click Download to view. Cycle Model Studio Runtime Installation Guide Cycle Model Studio",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cycle Model Studio Runtime Installation Guide ",
        "document_number" : "101105",
        "document_version" : "0903",
        "content_type" : "guide",
        "systopparent" : "3805255",
        "sysurihash" : "p5AqhV4WJjWYflFh",
        "urihash" : "p5AqhV4WJjWYflFh",
        "sysuri" : "https://developer.arm.com/documentation/101105/0903/en",
        "systransactionid" : 902554,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595494986000,
        "topparentid" : 3805255,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595495296000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655129437000,
        "permanentid" : "9ee33536190457a528e541607b192571c4ce2c4b90f0388a0998793ce917",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19538020b7cf4bc524c655",
        "transactionid" : 902554,
        "title" : "Cycle Model Studio Runtime Installation Guide ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129437000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101105:0903:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129437941353595,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 184,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101105/0903/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129398761,
        "syssize" : 184,
        "sysdate" : 1655129437000,
        "haslayout" : "1",
        "topparent" : "3805255",
        "label_version" : "9.3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3805255,
        "content_description" : "This document describes how to install the Cycle Model Studio Runtime software, which enables you to run Cycle Models on your system.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129437000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101105/0903/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101105/0903/?lang=en",
        "modified" : 1636545213000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129437941353595,
        "uri" : "https://developer.arm.com/documentation/101105/0903/en",
        "syscollection" : "default"
      },
      "Title" : "Cycle Model Studio Runtime Installation Guide",
      "Uri" : "https://developer.arm.com/documentation/101105/0903/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101105/0903/en",
      "ClickUri" : "https://developer.arm.com/documentation/101105/0903/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101105/0903/en",
      "Excerpt" : "Cycle Model Studio Runtime Installation Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Cycle Model Studio Runtime Installation Guide This document is only available in a PDF version. Click Download to view. Cycle Model Studio Runtime Installation Guide Cycle Model Studio"
    },
    "childResults" : [ {
      "title" : "Cycle Model Studio Runtime Installation Guide",
      "uri" : "https://developer.arm.com/documentation/101105/0903/en",
      "printableUri" : "https://developer.arm.com/documentation/101105/0903/en",
      "clickUri" : "https://developer.arm.com/documentation/101105/0903/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101105/0903/en",
      "excerpt" : "Cycle Model Studio Runtime Installation Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Cycle Model Studio Runtime Installation Guide This document is only available in a PDF version. Click Download to view. Cycle Model Studio Runtime Installation Guide Cycle Model Studio",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cycle Model Studio Runtime Installation Guide ",
        "document_number" : "101105",
        "document_version" : "0903",
        "content_type" : "guide",
        "systopparent" : "3805255",
        "sysurihash" : "p5AqhV4WJjWYflFh",
        "urihash" : "p5AqhV4WJjWYflFh",
        "sysuri" : "https://developer.arm.com/documentation/101105/0903/en",
        "systransactionid" : 902554,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595494986000,
        "topparentid" : 3805255,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595495296000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655129437000,
        "permanentid" : "9ee33536190457a528e541607b192571c4ce2c4b90f0388a0998793ce917",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19538020b7cf4bc524c655",
        "transactionid" : 902554,
        "title" : "Cycle Model Studio Runtime Installation Guide ",
        "products" : [ "Cycle Model Studio" ],
        "date" : 1655129437000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101105:0903:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129437941353595,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 184,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101105/0903/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129398761,
        "syssize" : 184,
        "sysdate" : 1655129437000,
        "haslayout" : "1",
        "topparent" : "3805255",
        "label_version" : "9.3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3805255,
        "content_description" : "This document describes how to install the Cycle Model Studio Runtime software, which enables you to run Cycle Models on your system.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129437000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101105/0903/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101105/0903/?lang=en",
        "modified" : 1636545213000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129437941353595,
        "uri" : "https://developer.arm.com/documentation/101105/0903/en",
        "syscollection" : "default"
      },
      "Title" : "Cycle Model Studio Runtime Installation Guide",
      "Uri" : "https://developer.arm.com/documentation/101105/0903/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101105/0903/en",
      "ClickUri" : "https://developer.arm.com/documentation/101105/0903/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101105/0903/en",
      "Excerpt" : "Cycle Model Studio Runtime Installation Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Cycle Model Studio Runtime Installation Guide This document is only available in a PDF version. Click Download to view. Cycle Model Studio Runtime Installation Guide Cycle Model Studio"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Cycle Model Studio Runtime Installation Guide ",
      "document_number" : "101105",
      "document_version" : "0903",
      "content_type" : "guide",
      "systopparent" : "3805255",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "JgwnN73KwfsZFHT9",
      "urihash" : "JgwnN73KwfsZFHT9",
      "sysuri" : "https://developer.arm.com/documentation/101105/0903/en/pdf/cms_runtime_installation_guide.pdf",
      "keywords" : "CMS Runtime Installation Guide",
      "systransactionid" : 902554,
      "copyright" : "Carbon Design Systems, Inc.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595494986000,
      "topparentid" : 3805255,
      "numberofpages" : 22,
      "sysconcepts" : "Linux ; Cycle Model Studio Runtime ; environment variables ; implementations ; arm ; installation ; standard FlexNet ; platform requirements ; written agreement ; export laws ; administrator ; conflicting ; Model Studio ; Arm Cycle ; server ; platform",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739" ],
      "attachmentparentid" : 3805255,
      "parentitem" : "5f19538020b7cf4bc524c655",
      "concepts" : "Linux ; Cycle Model Studio Runtime ; environment variables ; implementations ; arm ; installation ; standard FlexNet ; platform requirements ; written agreement ; export laws ; administrator ; conflicting ; Model Studio ; Arm Cycle ; server ; platform",
      "documenttype" : "pdf",
      "isattachment" : "3805255",
      "sysindexeddate" : 1655129440000,
      "permanentid" : "d037e178643be2d1cd5fdf08cbb00bd7d4e37b4e3fa92ed1e58ab715795e",
      "syslanguage" : [ "English" ],
      "itemid" : "5f19538020b7cf4bc524c657",
      "transactionid" : 902554,
      "title" : "Cycle Model Studio Runtime Installation Guide ",
      "subject" : "CMS Runtime Installation Guide",
      "date" : 1655129440000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101105:0903:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655129440624273727,
      "sysisattachment" : "3805255",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 3805255,
      "size" : 432304,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f19538020b7cf4bc524c657",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655129400095,
      "syssubject" : "CMS Runtime Installation Guide",
      "syssize" : 432304,
      "sysdate" : 1655129440000,
      "topparent" : "3805255",
      "author" : "Arm Limited",
      "label_version" : "9.3",
      "systopparentid" : 3805255,
      "content_description" : "This document describes how to install the Cycle Model Studio Runtime software, which enables you to run Cycle Models on your system.",
      "wordcount" : 646,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655129440000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f19538020b7cf4bc524c657",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655129440624273727,
      "uri" : "https://developer.arm.com/documentation/101105/0903/en/pdf/cms_runtime_installation_guide.pdf",
      "syscollection" : "default"
    },
    "Title" : "Cycle Model Studio Runtime Installation Guide",
    "Uri" : "https://developer.arm.com/documentation/101105/0903/en/pdf/cms_runtime_installation_guide.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101105/0903/en/pdf/cms_runtime_installation_guide.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f19538020b7cf4bc524c657",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101105/0903/en/pdf/cms_runtime_installation_guide.pdf",
    "Excerpt" : "You must follow the Arm trademark usage guidelines http://www.arm.com/about/ ... Company 02557590 registered in England. ... ARM 101105_0903_00 ID081517 ... Copyright © 2017 Arm Limited. ... 3",
    "FirstSentences" : "Cycle Model Studio Version 9.3 Runtime Installation Guide Copyright © 2017 Arm Limited. All rights reserved. ARM 101105_0903_00 (ID081517) Non-Confidential Cycle Model Studio Runtime Installation ..."
  }, {
    "title" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model User Guide",
    "uri" : "https://developer.arm.com/documentation/dui1076/a/en/pdf/cycle_models_PL350_SMC_User_Guide_v9_1_0_DUI1076A_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui1076/a/en/pdf/cycle_models_PL350_SMC_User_Guide_v9_1_0_DUI1076A_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed1023eca06a95ce53f872e",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui1076/a/en/pdf/cycle_models_PL350_SMC_User_Guide_v9_1_0_DUI1076A_en.pdf",
    "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... iii",
    "firstSentences" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model Copyright © 2016 ARM Limited. All rights reserved. ARM DUI 1076A (ID120816) Version 9.1.0 User Guide Non-Confidential ARM DUI 1076A",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2292,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model User Guide",
      "uri" : "https://developer.arm.com/documentation/dui1076/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui1076/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui1076/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui1076/a/en",
      "excerpt" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model User Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model User Guide This document is only available in a PDF version. Click Download to view. PrimeCell Static Memory Controller (PL350 series) ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model User Guide ",
        "document_number" : "dui1076",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "3686142",
        "sysurihash" : "6uXqs9CC1ð88uDYs",
        "urihash" : "6uXqs9CC1ð88uDYs",
        "sysuri" : "https://developer.arm.com/documentation/dui1076/a/en",
        "systransactionid" : 902554,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488157261000,
        "topparentid" : 3686142,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590755902000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d", "5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655129430000,
        "permanentid" : "6a3d7a69ba6b6dae4004824acbf418d4061a8b3f09f28455ba430457d8a2",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed1023eca06a95ce53f872c",
        "transactionid" : 902554,
        "title" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model User Guide ",
        "products" : [ "Static Memory Controllers", "Cycle Model Studio", "Cycle Models", "SoC Designer" ],
        "date" : 1655129430000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui1076:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129430590341964,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 287,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui1076/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129271327,
        "syssize" : 287,
        "sysdate" : 1655129430000,
        "haslayout" : "1",
        "topparent" : "3686142",
        "label_version" : "9.1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686142,
        "content_description" : "This guide provides all the information needed to configure and use this Cycle Model in SoC Designer.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Simulation Models|SoC Designer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|SoC Designer" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129430000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui1076/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui1076/a/?lang=en",
        "modified" : 1642419009000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129430590341964,
        "uri" : "https://developer.arm.com/documentation/dui1076/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui1076/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui1076/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui1076/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui1076/a/en",
      "Excerpt" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model User Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model User Guide This document is only available in a PDF version. Click Download to view. PrimeCell Static Memory Controller (PL350 series) ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model User Guide",
      "uri" : "https://developer.arm.com/documentation/dui1076/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui1076/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui1076/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui1076/a/en",
      "excerpt" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model User Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model User Guide This document is only available in a PDF version. Click Download to view. PrimeCell Static Memory Controller (PL350 series) ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2292,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model User Guide ",
        "document_number" : "dui1076",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "3686142",
        "sysurihash" : "6uXqs9CC1ð88uDYs",
        "urihash" : "6uXqs9CC1ð88uDYs",
        "sysuri" : "https://developer.arm.com/documentation/dui1076/a/en",
        "systransactionid" : 902554,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488157261000,
        "topparentid" : 3686142,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590755902000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d", "5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655129430000,
        "permanentid" : "6a3d7a69ba6b6dae4004824acbf418d4061a8b3f09f28455ba430457d8a2",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed1023eca06a95ce53f872c",
        "transactionid" : 902554,
        "title" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model User Guide ",
        "products" : [ "Static Memory Controllers", "Cycle Model Studio", "Cycle Models", "SoC Designer" ],
        "date" : 1655129430000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui1076:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129430590341964,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 287,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui1076/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129271327,
        "syssize" : 287,
        "sysdate" : 1655129430000,
        "haslayout" : "1",
        "topparent" : "3686142",
        "label_version" : "9.1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686142,
        "content_description" : "This guide provides all the information needed to configure and use this Cycle Model in SoC Designer.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Simulation Models|SoC Designer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|SoC Designer" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129430000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui1076/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui1076/a/?lang=en",
        "modified" : 1642419009000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129430590341964,
        "uri" : "https://developer.arm.com/documentation/dui1076/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui1076/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui1076/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui1076/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui1076/a/en",
      "Excerpt" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model User Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model User Guide This document is only available in a PDF version. Click Download to view. PrimeCell Static Memory Controller (PL350 series) ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model User Guide ",
      "document_number" : "dui1076",
      "document_version" : "a",
      "content_type" : "guide",
      "systopparent" : "3686142",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "1Xðwyñ2Zf0zDsiac",
      "urihash" : "1Xðwyñ2Zf0zDsiac",
      "sysuri" : "https://developer.arm.com/documentation/dui1076/a/en/pdf/cycle_models_PL350_SMC_User_Guide_v9_1_0_DUI1076A_en.pdf",
      "keywords" : "PL350 Series Model ARM PrimeCell Static Memory Controller PL350 series PL351 PL352 PL353 PL354",
      "systransactionid" : 902554,
      "copyright" : "ARM Limited",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1488157261000,
      "topparentid" : 3686142,
      "numberofpages" : 24,
      "sysconcepts" : "Cycle Model ; release ; SoC Designer ; ARM Limited ; interface ; hardware ; PL350 ; transactors ; clock ports ; bus protocol ; written agreement ; implementations ; optimizations ; controllers ; connections ; communication",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d", "5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273d" ],
      "attachmentparentid" : 3686142,
      "parentitem" : "5ed1023eca06a95ce53f872c",
      "concepts" : "Cycle Model ; release ; SoC Designer ; ARM Limited ; interface ; hardware ; PL350 ; transactors ; clock ports ; bus protocol ; written agreement ; implementations ; optimizations ; controllers ; connections ; communication",
      "documenttype" : "pdf",
      "isattachment" : "3686142",
      "sysindexeddate" : 1655129435000,
      "permanentid" : "5bf034e6795a4fc61f2b7e0fd99cd7234d80c65ec76fbb58ee2edd626ff0",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed1023eca06a95ce53f872e",
      "transactionid" : 902554,
      "title" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model User Guide ",
      "subject" : "SMC PL350 Series Model User Guide",
      "date" : 1655129435000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui1076:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655129435936648718,
      "sysisattachment" : "3686142",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 3686142,
      "size" : 302001,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed1023eca06a95ce53f872e",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655129329929,
      "syssubject" : "SMC PL350 Series Model User Guide",
      "syssize" : 302001,
      "sysdate" : 1655129435000,
      "topparent" : "3686142",
      "author" : "ARM Limited",
      "label_version" : "9.1.0",
      "systopparentid" : 3686142,
      "content_description" : "This guide provides all the information needed to configure and use this Cycle Model in SoC Designer.",
      "wordcount" : 1029,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Simulation Models|SoC Designer" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|SoC Designer" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655129435000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed1023eca06a95ce53f872e",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655129435936648718,
      "uri" : "https://developer.arm.com/documentation/dui1076/a/en/pdf/cycle_models_PL350_SMC_User_Guide_v9_1_0_DUI1076A_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model User Guide",
    "Uri" : "https://developer.arm.com/documentation/dui1076/a/en/pdf/cycle_models_PL350_SMC_User_Guide_v9_1_0_DUI1076A_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui1076/a/en/pdf/cycle_models_PL350_SMC_User_Guide_v9_1_0_DUI1076A_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed1023eca06a95ce53f872e",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui1076/a/en/pdf/cycle_models_PL350_SMC_User_Guide_v9_1_0_DUI1076A_en.pdf",
    "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... iii",
    "FirstSentences" : "PrimeCell Static Memory Controller (PL350 series) Cycle Model Copyright © 2016 ARM Limited. All rights reserved. ARM DUI 1076A (ID120816) Version 9.1.0 User Guide Non-Confidential ARM DUI 1076A"
  } ]
}