<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="31" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1195" height="741" x="16" y="248" />
 <generation
   greybox="0"
   simulation="NONE"
   synthesis="VHDL"
   testbench_simulation="VHDL"
   path="_PROJECT_NAME_" />
 <hdlexample language="VHDL" />
</preferences>
