// hssi_ss_1_alt_ehipc3_fm_xcvrnphy_fme_2440_oixbg2a.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module hssi_ss_1_alt_ehipc3_fm_xcvrnphy_fme_2440_oixbg2a #(
		parameter hssi_aib_ssm_silicon_rev                                         = "14nm5",
		parameter hssi_aibcr_rx_aib_datasel_gr0                                    = "aib_datasel0_setting0",
		parameter hssi_aibcr_rx_aib_datasel_gr1                                    = "aib_datasel1_setting0",
		parameter hssi_aibcr_rx_aib_datasel_gr2                                    = "aib_datasel2_setting1",
		parameter hssi_aibcr_rx_aib_ddrctrl_gr0                                    = "aib_ddr0_setting1",
		parameter hssi_aibcr_rx_aib_ddrctrl_gr1                                    = "aib_ddr1_setting1",
		parameter hssi_aibcr_rx_aib_iinasyncen                                     = "aib_inasyncen_setting2",
		parameter hssi_aibcr_rx_aib_iinclken                                       = "aib_inclken_setting3",
		parameter hssi_aibcr_rx_aib_outctrl_gr0                                    = "aib_outen0_setting1",
		parameter hssi_aibcr_rx_aib_outctrl_gr1                                    = "aib_outen1_setting1",
		parameter hssi_aibcr_rx_aib_outctrl_gr2                                    = "aib_outen2_setting1",
		parameter hssi_aibcr_rx_aib_outctrl_gr3                                    = "aib_outen3_setting1",
		parameter hssi_aibcr_rx_aib_outndrv_r12                                    = "aib_ndrv12_setting1",
		parameter hssi_aibcr_rx_aib_outndrv_r56                                    = "aib_ndrv56_setting1",
		parameter hssi_aibcr_rx_aib_outndrv_r78                                    = "aib_ndrv78_setting1",
		parameter hssi_aibcr_rx_aib_outpdrv_r12                                    = "aib_pdrv12_setting1",
		parameter hssi_aibcr_rx_aib_outpdrv_r56                                    = "aib_pdrv56_setting1",
		parameter hssi_aibcr_rx_aib_outpdrv_r78                                    = "aib_pdrv78_setting1",
		parameter hssi_aibcr_rx_aib_red_rx_shiften                                 = "aib_red_rx_shift_disable",
		parameter hssi_aibcr_rx_aib_rx_clkdiv                                      = "aib_rx_clkdiv_setting1",
		parameter hssi_aibcr_rx_aib_rx_dcc_byp                                     = "aib_rx_dcc_byp_enable",
		parameter hssi_aibcr_rx_aib_rx_dcc_byp_iocsr_unused                        = "aib_rx_dcc_byp_disable_iocsr_unused",
		parameter hssi_aibcr_rx_aib_rx_dcc_cont_cal                                = "aib_rx_dcc_cal_cont",
		parameter hssi_aibcr_rx_aib_rx_dcc_cont_cal_iocsr_unused                   = "aib_rx_dcc_cal_single_iocsr_unused",
		parameter hssi_aibcr_rx_aib_rx_dcc_dft                                     = "aib_rx_dcc_dft_disable",
		parameter hssi_aibcr_rx_aib_rx_dcc_dft_sel                                 = "aib_rx_dcc_dft_mode0",
		parameter hssi_aibcr_rx_aib_rx_dcc_dll_entest                              = "aib_rx_dcc_dll_test_disable",
		parameter hssi_aibcr_rx_aib_rx_dcc_dy_ctl_static                           = "aib_rx_dcc_dy_ctl_static_setting1",
		parameter hssi_aibcr_rx_aib_rx_dcc_dy_ctlsel                               = "aib_rx_dcc_dy_ctlsel_setting0",
		parameter hssi_aibcr_rx_aib_rx_dcc_en                                      = "aib_rx_dcc_disable",
		parameter hssi_aibcr_rx_aib_rx_dcc_en_iocsr_unused                         = "aib_rx_dcc_disable_iocsr_unused",
		parameter hssi_aibcr_rx_aib_rx_dcc_manual_dn                               = "aib_rx_dcc_manual_dn0",
		parameter hssi_aibcr_rx_aib_rx_dcc_manual_up                               = "aib_rx_dcc_manual_up0",
		parameter hssi_aibcr_rx_aib_rx_dcc_rst_prgmnvrt                            = "aib_rx_dcc_st_rst_prgmnvrt_setting0",
		parameter hssi_aibcr_rx_aib_rx_dcc_st_core_dn_prgmnvrt                     = "aib_rx_dcc_st_core_dn_prgmnvrt_setting0",
		parameter hssi_aibcr_rx_aib_rx_dcc_st_core_up_prgmnvrt                     = "aib_rx_dcc_st_core_up_prgmnvrt_setting0",
		parameter hssi_aibcr_rx_aib_rx_dcc_st_core_updnen                          = "aib_rx_dcc_st_core_updnen_setting0",
		parameter hssi_aibcr_rx_aib_rx_dcc_st_dftmuxsel                            = "aib_rx_dcc_st_dftmuxsel_setting0",
		parameter hssi_aibcr_rx_aib_rx_dcc_st_dly_pst                              = "aib_rx_dcc_st_dly_pst_setting0",
		parameter hssi_aibcr_rx_aib_rx_dcc_st_en                                   = "aib_rx_dcc_st_en_setting1",
		parameter hssi_aibcr_rx_aib_rx_dcc_st_lockreq_muxsel                       = "aib_rx_dcc_st_lockreq_muxsel_setting0",
		parameter hssi_aibcr_rx_aib_rx_dcc_st_new_dll                              = "aib_rx_dcc_new_dll_setting0",
		parameter hssi_aibcr_rx_aib_rx_dcc_st_new_dll2                             = "aib_rx_dcc_new_dll2_setting0",
		parameter hssi_aibcr_rx_aib_rx_dcc_st_rst                                  = "aib_rx_dcc_st_rst_setting0",
		parameter hssi_aibcr_rx_aib_rx_dcc_test_clk_pll_en_n                       = "aib_rx_dcc_test_clk_pll_en_n_disable",
		parameter hssi_aibcr_rx_aib_rx_halfcode                                    = "aib_rx_halfcode_enable",
		parameter hssi_aibcr_rx_aib_rx_selflock                                    = "aib_rx_selflock_enable",
		parameter hssi_aibcr_rx_dft_hssitestip_dll_dcc_en                          = "disable_dft",
		parameter hssi_aibcr_rx_op_mode                                            = "rx_dcc_disable",
		parameter hssi_aibcr_rx_powermode_ac                                       = "rxdatapath_low_speed_pwr",
		parameter hssi_aibcr_rx_powermode_dc                                       = "rxdatapath_powerup",
		parameter hssi_aibcr_rx_redundancy_en                                      = "disable",
		parameter hssi_aibcr_rx_rx_transfer_clk_duty_cycle                         = "rx_trsf_clk_dc_50_50",
		parameter hssi_aibcr_rx_rx_transfer_clk_freq                               = "322265625",
		parameter hssi_aibcr_rx_rx_transfer_clk_freq_hz                            = "322265625",
		parameter hssi_aibcr_rx_sup_mode                                           = "user_mode",
		parameter hssi_aibcr_rx_silicon_rev                                        = "10nm8acr3a",
		parameter hssi_aibcr_tx_aib_datasel_gr0                                    = "aib_datasel0_setting0",
		parameter hssi_aibcr_tx_aib_datasel_gr1                                    = "aib_datasel1_setting1",
		parameter hssi_aibcr_tx_aib_datasel_gr2                                    = "aib_datasel2_setting0",
		parameter hssi_aibcr_tx_aib_dllstr_align_clkdiv                            = "aib_dllstr_align_clkdiv_setting1",
		parameter hssi_aibcr_tx_aib_dllstr_align_dcc_dll_dft_sel                   = "aib_dllstr_align_dcc_dll_dft_sel_setting0",
		parameter hssi_aibcr_tx_aib_dllstr_align_dft_ch_muxsel                     = "aib_dllstr_align_dft_ch_muxsel_setting0",
		parameter hssi_aibcr_tx_aib_dllstr_align_dly_pst                           = "aib_dllstr_align_dly_pst_setting0",
		parameter hssi_aibcr_tx_aib_dllstr_align_dy_ctl_static                     = "aib_dllstr_align_dy_ctl_static_setting1",
		parameter hssi_aibcr_tx_aib_dllstr_align_dy_ctlsel                         = "aib_dllstr_align_dy_ctlsel_setting1",
		parameter hssi_aibcr_tx_aib_dllstr_align_entest                            = "aib_dllstr_align_test_disable",
		parameter hssi_aibcr_tx_aib_dllstr_align_halfcode                          = "aib_dllstr_align_halfcode_enable",
		parameter hssi_aibcr_tx_aib_dllstr_align_selflock                          = "aib_dllstr_align_selflock_enable",
		parameter hssi_aibcr_tx_aib_dllstr_align_st_core_dn_prgmnvrt               = "aib_dllstr_align_st_core_dn_prgmnvrt_setting0",
		parameter hssi_aibcr_tx_aib_dllstr_align_st_core_up_prgmnvrt               = "aib_dllstr_align_st_core_up_prgmnvrt_setting0",
		parameter hssi_aibcr_tx_aib_dllstr_align_st_core_updnen                    = "aib_dllstr_align_st_core_updnen_setting0",
		parameter hssi_aibcr_tx_aib_dllstr_align_st_dftmuxsel                      = "aib_dllstr_align_st_dftmuxsel_setting0",
		parameter hssi_aibcr_tx_aib_dllstr_align_st_en                             = "aib_dllstr_align_st_en_setting1",
		parameter hssi_aibcr_tx_aib_dllstr_align_st_lockreq_muxsel                 = "aib_dllstr_align_st_lockreq_muxsel_setting0",
		parameter hssi_aibcr_tx_aib_dllstr_align_st_new_dll                        = "aib_dllstr_align_new_dll_setting0",
		parameter hssi_aibcr_tx_aib_dllstr_align_st_new_dll2                       = "aib_dllstr_align_new_dll2_setting0",
		parameter hssi_aibcr_tx_aib_dllstr_align_st_rst                            = "aib_dllstr_align_st_rst_setting0",
		parameter hssi_aibcr_tx_aib_dllstr_align_st_rst_prgmnvrt                   = "aib_dllstr_align_st_rst_prgmnvrt_setting0",
		parameter hssi_aibcr_tx_aib_dllstr_align_test_clk_pll_en_n                 = "aib_dllstr_align_test_clk_pll_en_n_disable",
		parameter hssi_aibcr_tx_aib_inctrl_gr0                                     = "aib_inctrl0_setting1",
		parameter hssi_aibcr_tx_aib_inctrl_gr1                                     = "aib_inctrl1_setting3",
		parameter hssi_aibcr_tx_aib_inctrl_gr2                                     = "aib_inctrl2_setting2",
		parameter hssi_aibcr_tx_aib_inctrl_gr3                                     = "aib_inctrl3_setting2",
		parameter hssi_aibcr_tx_aib_outctrl_gr0                                    = "aib_outen0_setting1",
		parameter hssi_aibcr_tx_aib_outctrl_gr1                                    = "aib_outen1_setting1",
		parameter hssi_aibcr_tx_aib_outctrl_gr2                                    = "aib_outen2_setting1",
		parameter hssi_aibcr_tx_aib_outndrv_r12                                    = "aib_ndrv12_setting1",
		parameter hssi_aibcr_tx_aib_outndrv_r34                                    = "aib_ndrv34_setting1",
		parameter hssi_aibcr_tx_aib_outndrv_r56                                    = "aib_ndrv56_setting1",
		parameter hssi_aibcr_tx_aib_outndrv_r78                                    = "aib_ndrv78_setting1",
		parameter hssi_aibcr_tx_aib_outpdrv_r12                                    = "aib_pdrv12_setting1",
		parameter hssi_aibcr_tx_aib_outpdrv_r34                                    = "aib_pdrv34_setting1",
		parameter hssi_aibcr_tx_aib_outpdrv_r56                                    = "aib_pdrv56_setting1",
		parameter hssi_aibcr_tx_aib_outpdrv_r78                                    = "aib_pdrv78_setting1",
		parameter hssi_aibcr_tx_aib_red_dirclkn_shiften                            = "aib_red_dirclkn_shift_disable",
		parameter hssi_aibcr_tx_aib_red_dirclkp_shiften                            = "aib_red_dirclkp_shift_disable",
		parameter hssi_aibcr_tx_aib_red_drx_shiften                                = "aib_red_drx_shift_disable",
		parameter hssi_aibcr_tx_aib_red_dtx_shiften                                = "aib_red_dtx_shift_disable",
		parameter hssi_aibcr_tx_aib_red_pinp_shiften                               = "aib_red_pinp_shift_disable",
		parameter hssi_aibcr_tx_aib_red_rx_shiften                                 = "aib_red_rx_shift_disable",
		parameter hssi_aibcr_tx_aib_red_tx_shiften                                 = "aib_red_tx_shift_disable",
		parameter hssi_aibcr_tx_aib_red_txferclkout_shiften                        = "aib_red_txferclkout_shift_disable",
		parameter hssi_aibcr_tx_aib_red_txferclkoutn_shiften                       = "aib_red_txferclkoutn_shift_disable",
		parameter hssi_aibcr_tx_dfd_dll_dcc_en                                     = "disable_dfd",
		parameter hssi_aibcr_tx_dft_hssitestip_dll_dcc_en                          = "disable_dft",
		parameter hssi_aibcr_tx_op_mode                                            = "tx_dll_disable",
		parameter hssi_aibcr_tx_powermode_ac                                       = "txdatapath_low_speed_pwr",
		parameter hssi_aibcr_tx_powermode_dc                                       = "txdatapath_powerup",
		parameter hssi_aibcr_tx_redundancy_en                                      = "disable",
		parameter hssi_aibcr_tx_sup_mode                                           = "user_mode",
		parameter hssi_aibcr_tx_tx_transfer_clk_freq                               = "322265625",
		parameter hssi_aibcr_tx_tx_transfer_clk_freq_hz                            = "322265625",
		parameter hssi_aibcr_tx_silicon_rev                                        = "10nm8acr3a",
		parameter hssi_aibnd_rx_aib_ber_margining_ctrl                             = "aib_ber_margining_setting0",
		parameter hssi_aibnd_rx_aib_datasel_gr0                                    = "aib_datasel0_setting0",
		parameter hssi_aibnd_rx_aib_datasel_gr1                                    = "aib_datasel1_setting1",
		parameter hssi_aibnd_rx_aib_datasel_gr2                                    = "aib_datasel2_setting1",
		parameter hssi_aibnd_rx_aib_dllstr_align_clkdiv                            = "aib_dllstr_align_clkdiv_setting1",
		parameter hssi_aibnd_rx_aib_dllstr_align_dly_pst                           = "aib_dllstr_align_dly_pst_setting0",
		parameter hssi_aibnd_rx_aib_dllstr_align_dy_ctl_static                     = "aib_dllstr_align_dy_ctl_static_setting1",
		parameter hssi_aibnd_rx_aib_dllstr_align_dy_ctlsel                         = "aib_dllstr_align_dy_ctlsel_setting1",
		parameter hssi_aibnd_rx_aib_dllstr_align_entest                            = "aib_dllstr_align_test_disable",
		parameter hssi_aibnd_rx_aib_dllstr_align_halfcode                          = "aib_dllstr_align_halfcode_enable",
		parameter hssi_aibnd_rx_aib_dllstr_align_selflock                          = "aib_dllstr_align_selflock_enable",
		parameter hssi_aibnd_rx_aib_dllstr_align_st_core_dn_prgmnvrt               = "aib_dllstr_align_st_core_dn_prgmnvrt_setting0",
		parameter hssi_aibnd_rx_aib_dllstr_align_st_core_up_prgmnvrt               = "aib_dllstr_align_st_core_up_prgmnvrt_setting0",
		parameter hssi_aibnd_rx_aib_dllstr_align_st_core_updnen                    = "aib_dllstr_align_st_core_updnen_setting0",
		parameter hssi_aibnd_rx_aib_dllstr_align_st_dftmuxsel                      = "aib_dllstr_align_st_dftmuxsel_setting0",
		parameter hssi_aibnd_rx_aib_dllstr_align_st_en                             = "aib_dllstr_align_st_en_setting1",
		parameter hssi_aibnd_rx_aib_dllstr_align_st_hps_ctrl_en                    = "aib_dllstr_align_hps_ctrl_en_setting0",
		parameter hssi_aibnd_rx_aib_dllstr_align_st_lockreq_muxsel                 = "aib_dllstr_align_st_lockreq_muxsel_setting0",
		parameter hssi_aibnd_rx_aib_dllstr_align_st_new_dll                        = "aib_dllstr_align_new_dll_setting0",
		parameter hssi_aibnd_rx_aib_dllstr_align_st_rst                            = "aib_dllstr_align_st_rst_setting0",
		parameter hssi_aibnd_rx_aib_dllstr_align_st_rst_prgmnvrt                   = "aib_dllstr_align_st_rst_prgmnvrt_setting0",
		parameter hssi_aibnd_rx_aib_dllstr_align_test_clk_pll_en_n                 = "aib_dllstr_align_test_clk_pll_en_n_disable",
		parameter hssi_aibnd_rx_aib_inctrl_gr0                                     = "aib_inctrl0_setting1",
		parameter hssi_aibnd_rx_aib_inctrl_gr1                                     = "aib_inctrl1_setting3",
		parameter hssi_aibnd_rx_aib_inctrl_gr2                                     = "aib_inctrl2_setting2",
		parameter hssi_aibnd_rx_aib_inctrl_gr3                                     = "aib_inctrl3_setting3",
		parameter hssi_aibnd_rx_aib_outctrl_gr0                                    = "aib_outen0_setting1",
		parameter hssi_aibnd_rx_aib_outctrl_gr1                                    = "aib_outen1_setting1",
		parameter hssi_aibnd_rx_aib_outctrl_gr2                                    = "aib_outen2_setting1",
		parameter hssi_aibnd_rx_aib_outndrv_r12                                    = "aib_ndrv12_setting2",
		parameter hssi_aibnd_rx_aib_outndrv_r34                                    = "aib_ndrv34_setting2",
		parameter hssi_aibnd_rx_aib_outndrv_r56                                    = "aib_ndrv56_setting2",
		parameter hssi_aibnd_rx_aib_outndrv_r78                                    = "aib_ndrv78_setting2",
		parameter hssi_aibnd_rx_aib_outpdrv_r12                                    = "aib_pdrv12_setting2",
		parameter hssi_aibnd_rx_aib_outpdrv_r34                                    = "aib_pdrv34_setting2",
		parameter hssi_aibnd_rx_aib_outpdrv_r56                                    = "aib_pdrv56_setting2",
		parameter hssi_aibnd_rx_aib_outpdrv_r78                                    = "aib_pdrv78_setting2",
		parameter hssi_aibnd_rx_aib_red_shift_en                                   = "aib_red_shift_disable",
		parameter hssi_aibnd_rx_dft_hssitestip_dll_dcc_en                          = "disable_dft",
		parameter hssi_aibnd_rx_op_mode                                            = "rx_dll_disable",
		parameter hssi_aibnd_rx_powerdown_mode                                     = "false",
		parameter hssi_aibnd_rx_powermode_ac                                       = "rxdatapath_low_speed_pwr",
		parameter hssi_aibnd_rx_powermode_dc                                       = "powerup",
		parameter hssi_aibnd_rx_powermode_freq_hz_aib_hssi_rx_transfer_clk         = 322265625,
		parameter hssi_aibnd_rx_redundancy_en                                      = "disable",
		parameter hssi_aibnd_rx_sup_mode                                           = "user_mode",
		parameter hssi_aibnd_rx_silicon_rev                                        = "10nm8acr3a",
		parameter hssi_aibnd_tx_aib_datasel_gr0                                    = "aib_datasel0_setting0",
		parameter hssi_aibnd_tx_aib_datasel_gr1                                    = "aib_datasel1_setting0",
		parameter hssi_aibnd_tx_aib_datasel_gr2                                    = "aib_datasel2_setting1",
		parameter hssi_aibnd_tx_aib_datasel_gr3                                    = "aib_datasel3_setting1",
		parameter hssi_aibnd_tx_aib_ddrctrl_gr0                                    = "aib_ddr0_setting1",
		parameter hssi_aibnd_tx_aib_iinasyncen                                     = "aib_inasyncen_setting2",
		parameter hssi_aibnd_tx_aib_iinclken                                       = "aib_inclken_setting3",
		parameter hssi_aibnd_tx_aib_outctrl_gr0                                    = "aib_outen0_setting1",
		parameter hssi_aibnd_tx_aib_outctrl_gr1                                    = "aib_outen1_setting1",
		parameter hssi_aibnd_tx_aib_outctrl_gr2                                    = "aib_outen2_setting1",
		parameter hssi_aibnd_tx_aib_outctrl_gr3                                    = "aib_outen3_setting1",
		parameter hssi_aibnd_tx_aib_outndrv_r34                                    = "aib_ndrv34_setting2",
		parameter hssi_aibnd_tx_aib_outndrv_r56                                    = "aib_ndrv56_setting2",
		parameter hssi_aibnd_tx_aib_outpdrv_r34                                    = "aib_pdrv34_setting2",
		parameter hssi_aibnd_tx_aib_outpdrv_r56                                    = "aib_pdrv56_setting2",
		parameter hssi_aibnd_tx_aib_red_dirclkn_shiften                            = "aib_red_dirclkn_shift_disable",
		parameter hssi_aibnd_tx_aib_red_dirclkp_shiften                            = "aib_red_dirclkp_shift_disable",
		parameter hssi_aibnd_tx_aib_red_drx_shiften                                = "aib_red_drx_shift_disable",
		parameter hssi_aibnd_tx_aib_red_dtx_shiften                                = "aib_red_dtx_shift_disable",
		parameter hssi_aibnd_tx_aib_red_pout_shiften                               = "aib_red_pout_shift_disable",
		parameter hssi_aibnd_tx_aib_red_rx_shiften                                 = "aib_red_rx_shift_disable",
		parameter hssi_aibnd_tx_aib_red_tx_shiften                                 = "aib_red_tx_shift_disable",
		parameter hssi_aibnd_tx_aib_red_txferclkout_shiften                        = "aib_red_txferclkout_shift_disable",
		parameter hssi_aibnd_tx_aib_red_txferclkoutn_shiften                       = "aib_red_txferclkoutn_shift_disable",
		parameter hssi_aibnd_tx_aib_tx_clkdiv                                      = "aib_tx_clkdiv_setting1",
		parameter hssi_aibnd_tx_aib_tx_dcc_byp                                     = "aib_tx_dcc_byp_enable",
		parameter hssi_aibnd_tx_aib_tx_dcc_byp_iocsr_unused                        = "aib_tx_dcc_byp_disable_iocsr_unused",
		parameter hssi_aibnd_tx_aib_tx_dcc_cont_cal                                = "aib_tx_dcc_cal_cont",
		parameter hssi_aibnd_tx_aib_tx_dcc_cont_cal_iocsr_unused                   = "aib_tx_dcc_cal_single_iocsr_unused",
		parameter hssi_aibnd_tx_aib_tx_dcc_dft                                     = "aib_tx_dcc_dft_disable",
		parameter hssi_aibnd_tx_aib_tx_dcc_dft_sel                                 = "aib_tx_dcc_dft_mode0",
		parameter hssi_aibnd_tx_aib_tx_dcc_dll_dft_sel                             = "aib_tx_dcc_dll_dft_sel_setting0",
		parameter hssi_aibnd_tx_aib_tx_dcc_dll_entest                              = "aib_tx_dcc_dll_test_disable",
		parameter hssi_aibnd_tx_aib_tx_dcc_dy_ctl_static                           = "aib_tx_dcc_dy_ctl_static_setting1",
		parameter hssi_aibnd_tx_aib_tx_dcc_dy_ctlsel                               = "aib_tx_dcc_dy_ctlsel_setting0",
		parameter hssi_aibnd_tx_aib_tx_dcc_en                                      = "aib_tx_dcc_disable",
		parameter hssi_aibnd_tx_aib_tx_dcc_en_iocsr_unused                         = "aib_tx_dcc_disable_iocsr_unused",
		parameter hssi_aibnd_tx_aib_tx_dcc_manual_dn                               = "aib_tx_dcc_manual_dn0",
		parameter hssi_aibnd_tx_aib_tx_dcc_manual_up                               = "aib_tx_dcc_manual_up0",
		parameter hssi_aibnd_tx_aib_tx_dcc_rst_prgmnvrt                            = "aib_tx_dcc_st_rst_prgmnvrt_setting0",
		parameter hssi_aibnd_tx_aib_tx_dcc_st_core_dn_prgmnvrt                     = "aib_tx_dcc_st_core_dn_prgmnvrt_setting0",
		parameter hssi_aibnd_tx_aib_tx_dcc_st_core_up_prgmnvrt                     = "aib_tx_dcc_st_core_up_prgmnvrt_setting0",
		parameter hssi_aibnd_tx_aib_tx_dcc_st_core_updnen                          = "aib_tx_dcc_st_core_updnen_setting0",
		parameter hssi_aibnd_tx_aib_tx_dcc_st_dftmuxsel                            = "aib_tx_dcc_st_dftmuxsel_setting0",
		parameter hssi_aibnd_tx_aib_tx_dcc_st_dly_pst                              = "aib_tx_dcc_st_dly_pst_setting0",
		parameter hssi_aibnd_tx_aib_tx_dcc_st_en                                   = "aib_tx_dcc_st_en_setting1",
		parameter hssi_aibnd_tx_aib_tx_dcc_st_hps_ctrl_en                          = "aib_tx_dcc_hps_ctrl_en_setting0",
		parameter hssi_aibnd_tx_aib_tx_dcc_st_lockreq_muxsel                       = "aib_tx_dcc_st_lockreq_muxsel_setting0",
		parameter hssi_aibnd_tx_aib_tx_dcc_st_new_dll                              = "aib_tx_dcc_new_dll_setting0",
		parameter hssi_aibnd_tx_aib_tx_dcc_st_rst                                  = "aib_tx_dcc_st_rst_setting0",
		parameter hssi_aibnd_tx_aib_tx_dcc_test_clk_pll_en_n                       = "aib_tx_dcc_test_clk_pll_en_n_disable",
		parameter hssi_aibnd_tx_aib_tx_halfcode                                    = "aib_tx_halfcode_enable",
		parameter hssi_aibnd_tx_aib_tx_selflock                                    = "aib_tx_selflock_enable",
		parameter hssi_aibnd_tx_dfd_dll_dcc_en                                     = "disable_dfd",
		parameter hssi_aibnd_tx_dft_hssitestip_dll_dcc_en                          = "disable_dft",
		parameter hssi_aibnd_tx_op_mode                                            = "tx_dcc_disable",
		parameter hssi_aibnd_tx_powerdown_mode                                     = "false",
		parameter hssi_aibnd_tx_powermode_ac                                       = "txdatapath_low_speed_pwr",
		parameter hssi_aibnd_tx_powermode_dc                                       = "powerup",
		parameter hssi_aibnd_tx_powermode_freq_hz_aib_hssi_tx_transfer_clk         = 322265625,
		parameter hssi_aibnd_tx_redundancy_en                                      = "disable",
		parameter hssi_aibnd_tx_sup_mode                                           = "user_mode",
		parameter hssi_aibnd_tx_silicon_rev                                        = "10nm8acr3a",
		parameter hssi_avmm1_if_pcs_arbiter_ctrl                                   = "avmm1_arbiter_uc_sel",
		parameter hssi_avmm1_if_pcs_cal_done                                       = "avmm1_cal_done_assert",
		parameter hssi_avmm1_if_pcs_cal_reserved                                   = 0,
		parameter hssi_avmm1_if_pcs_calibration_feature_en                         = "avmm1_pcs_calibration_dis",
		parameter hssi_avmm1_if_pldadapt_gate_dis                                  = "disable",
		parameter hssi_avmm1_if_pcs_hip_cal_en                                     = "disable",
		parameter hssi_avmm1_if_hssiadapt_nfhssi_calibratio_feature_en             = "disable",
		parameter hssi_avmm1_if_pldadapt_nfhssi_calibratio_feature_en              = "disable",
		parameter hssi_avmm1_if_hssiadapt_read_blocking_enable                     = "enable",
		parameter hssi_avmm1_if_pldadapt_read_blocking_enable                      = "enable",
		parameter hssi_avmm1_if_hssiadapt_uc_blocking_enable                       = "enable",
		parameter hssi_avmm1_if_pldadapt_uc_blocking_enable                        = "enable",
		parameter hssi_avmm1_if_hssiadapt_avmm_osc_clock_setting                   = "osc_clk_div_by1",
		parameter hssi_avmm1_if_pldadapt_avmm_osc_clock_setting                    = "osc_clk_div_by1",
		parameter hssi_avmm1_if_hssiadapt_avmm_testbus_sel                         = "avmm1_transfer_testbus",
		parameter hssi_avmm1_if_pldadapt_avmm_testbus_sel                          = "avmm1_transfer_testbus",
		parameter hssi_avmm1_if_hssiadapt_hip_mode                                 = "user_chnl",
		parameter hssi_avmm1_if_pldadapt_hip_mode                                  = "user_chnl",
		parameter hssi_avmm1_if_silicon_rev                                        = "10nm8acr3a",
		parameter hssi_avmm1_if_calibration_type                                   = "one_time",
		parameter hssi_avmm2_if_pcs_arbiter_ctrl                                   = "avmm2_arbiter_uc_sel",
		parameter hssi_avmm2_if_pcs_cal_done                                       = "avmm2_cal_done_assert",
		parameter hssi_avmm2_if_pcs_cal_reserved                                   = 0,
		parameter hssi_avmm2_if_pcs_calibration_feature_en                         = "avmm2_pcs_calibration_dis",
		parameter hssi_avmm2_if_pldadapt_gate_dis                                  = "disable",
		parameter hssi_avmm2_if_pcs_hip_cal_en                                     = "disable",
		parameter hssi_avmm2_if_hssiadapt_avmm_osc_clock_setting                   = "osc_clk_div_by1",
		parameter hssi_avmm2_if_pldadapt_avmm_osc_clock_setting                    = "osc_clk_div_by1",
		parameter hssi_avmm2_if_hssiadapt_avmm_testbus_sel                         = "avmm1_transfer_testbus",
		parameter hssi_avmm2_if_pldadapt_avmm_testbus_sel                          = "avmm1_transfer_testbus",
		parameter hssi_avmm2_if_hssiadapt_hip_mode                                 = "user_chnl",
		parameter hssi_avmm2_if_pldadapt_hip_mode                                  = "user_chnl",
		parameter hssi_avmm2_if_silicon_rev                                        = "10nm8acr3a",
		parameter hssi_avmm2_if_calibration_type                                   = "one_time",
		parameter hssi_adapt_rx_adapter_lpbk_mode                                  = "loopback_disabled",
		parameter hssi_adapt_rx_c3aibadapt_aib_hssi_pld_sclk_hz                    = 0,
		parameter hssi_adapt_rx_c3aibadapt_aib_hssi_rx_sr_clk_in_hz                = 900000000,
		parameter hssi_adapt_rx_c3aibadapt_aib_hssi_rx_transfer_clk_hz             = 322265625,
		parameter hssi_adapt_rx_aib_lpbk_mode                                      = "disable",
		parameter hssi_adapt_rx_async_direct_hip_en                                = "disable",
		parameter hssi_adapt_rx_clock_del_measure_enable                           = "disable",
		parameter hssi_adapt_rx_c3aibadapt_csr_clk_hz                              = 0,
		parameter hssi_adapt_rx_datapath_mapping_mode                              = "map_rx_elane_mode",
		parameter hssi_adapt_rx_fifo_double_write                                  = "fifo_double_write_en",
		parameter hssi_adapt_rx_fifo_mode                                          = "phase_comp",
		parameter hssi_adapt_rx_fifo_rd_clk_scg_en                                 = "disable",
		parameter hssi_adapt_rx_fifo_rd_clk_sel                                    = "fifo_rd_tx_pma_clk",
		parameter hssi_adapt_rx_fifo_stop_rd                                       = "rd_empty",
		parameter hssi_adapt_rx_fifo_stop_wr                                       = "n_wr_full",
		parameter hssi_adapt_rx_fifo_width                                         = "fifo_double_width",
		parameter hssi_adapt_rx_fifo_wr_clk_scg_en                                 = "disable",
		parameter hssi_adapt_rx_fifo_wr_clk_sel                                    = "fifo_wr_rx_elane_clk",
		parameter hssi_adapt_rx_free_run_div_clk                                   = "out_of_reset_sync",
		parameter hssi_adapt_rx_fsr_pld_10g_rx_crc32_err_rst_val                   = "reset_to_zero_crc32",
		parameter hssi_adapt_rx_fsr_pld_8g_sigdet_out_rst_val                      = "reset_to_zero_sigdet",
		parameter hssi_adapt_rx_fsr_pld_ltd_b_rst_val                              = "reset_to_one_ltdb",
		parameter hssi_adapt_rx_fsr_pld_ltr_rst_val                                = "reset_to_zero_ltr",
		parameter hssi_adapt_rx_fsr_pld_rx_fifo_align_clr_rst_val                  = "reset_to_zero_alignclr",
		parameter hssi_adapt_rx_func_mode                                          = "c3adpt_elane_pcs_rc",
		parameter hssi_adapt_rx_c3aibadapt_hip_aib_clk_2x_hz                       = 0,
		parameter hssi_adapt_rx_hrdrst_dcd_cal_done_bypass                         = "disable",
		parameter hssi_adapt_rx_hrdrst_rst_sm_dis                                  = "enable_rx_rst_sm",
		parameter hssi_adapt_rx_hrdrst_rx_osc_clk_scg_en                           = "disable",
		parameter hssi_adapt_rx_hrdrst_user_ctl_en                                 = "disable",
		parameter hssi_adapt_rx_c3aibadapt_icm                                     = 0,
		parameter hssi_adapt_rx_internal_clk1_sel                                  = "feedthru_clk0_clk1",
		parameter hssi_adapt_rx_internal_clk1_sel0                                 = "feedthru_clks_or_txfifowr_post_ct_or_txfiford_pre_or_post_ct_mux_clk1_mux0",
		parameter hssi_adapt_rx_internal_clk1_sel1                                 = "feedthru_clks_or_txfiford_pre_or_post_ct_mux_clk1_mux1",
		parameter hssi_adapt_rx_internal_clk1_sel2                                 = "pma_clks_or_txfiford_pre_ct_mux_clk1_mux2",
		parameter hssi_adapt_rx_internal_clk1_sel3                                 = "pma_clks_clk1_mux3",
		parameter hssi_adapt_rx_internal_clk2_sel                                  = "feedthru_clk0_clk2",
		parameter hssi_adapt_rx_internal_clk2_sel0                                 = "pma_clks_or_rxfiford_post_ct_or_rxfifowr_pre_or_post_ct_mux_clk2_mux0",
		parameter hssi_adapt_rx_internal_clk2_sel1                                 = "pma_clks_or_rxfifowr_pre_or_post_ct_mux_clk2_mux1",
		parameter hssi_adapt_rx_internal_clk2_sel2                                 = "pma_clks_or_rxfifowr_pre_ct_mux_clk2_mux2",
		parameter hssi_adapt_rx_internal_clk2_sel3                                 = "pma_clks_clk2_mux3",
		parameter hssi_adapt_rx_loopback_mode                                      = "loopback_disable",
		parameter hssi_adapt_rx_msb_pipeline_byp                                   = "msb_pipe_byp_enable",
		parameter hssi_adapt_rx_osc_clk_scg_en                                     = "disable",
		parameter hssi_adapt_rx_phcomp_rd_del                                      = "phcomp_rd_del3",
		parameter hssi_adapt_rx_c3aibadapt_pld_pcs_rx_clk_out_hz                   = 0,
		parameter hssi_adapt_rx_c3aibadapt_pld_pma_hclk_hz                         = 0,
		parameter hssi_adapt_rx_pma_aib_rx_clk_expected_setting                    = "not_used",
		parameter hssi_adapt_rx_c3aibadapt_pma_aib_rx_clk_hz                       = 0,
		parameter hssi_adapt_rx_pma_coreclkin_sel                                  = "pma_coreclkin_pld_sel",
		parameter hssi_adapt_rx_powerdown_mode                                     = "powerup",
		parameter hssi_adapt_rx_c3aibadapt_powermode_ac_avmm1                      = "avmm1_on",
		parameter hssi_adapt_rx_c3aibadapt_powermode_ac_avmm2                      = "avmm2_on",
		parameter hssi_adapt_rx_c3aibadapt_powermode_ac_rx_datapath                = "rx_datapath_hip_full_fifo",
		parameter hssi_adapt_rx_c3aibadapt_powermode_ac_sr                         = "sr_hip",
		parameter hssi_adapt_rx_c3aibadapt_powermode_dc                            = "powerdown_dc",
		parameter hssi_adapt_rx_rx_10g_krfec_rx_diag_data_status_polling_bypass    = "disable",
		parameter hssi_adapt_rx_rx_datapath_tb_sel                                 = "aib_dcc_dll_tb",
		parameter hssi_adapt_rx_rx_fifo_power_mode                                 = "full_width_full_depth",
		parameter hssi_adapt_rx_rx_fifo_read_latency_adjust                        = "disable",
		parameter hssi_adapt_rx_rx_fifo_write_latency_adjust                       = "disable",
		parameter hssi_adapt_rx_rx_osc_clock_setting                               = "osc_clk_div_by1",
		parameter hssi_adapt_rx_rx_parity_sel                                      = "func_sel",
		parameter hssi_adapt_rx_rx_pcs_testbus_sel                                 = "direct_tr_tb_bit0_sel",
		parameter hssi_adapt_rx_rx_pcspma_testbus_sel                              = "enable",
		parameter hssi_adapt_rx_rx_pld_8g_a1a2_k1k2_flag_polling_bypass            = "disable",
		parameter hssi_adapt_rx_rx_pld_8g_wa_boundary_polling_bypass               = "disable",
		parameter hssi_adapt_rx_rx_pld_pma_pcie_sw_done_polling_bypass             = "disable",
		parameter hssi_adapt_rx_rx_pld_pma_reser_in_polling_bypass                 = "disable",
		parameter hssi_adapt_rx_rx_pld_pma_testbus_polling_bypass                  = "disable",
		parameter hssi_adapt_rx_rx_pld_test_data_polling_bypass                    = "disable",
		parameter hssi_adapt_rx_rx_rmfflag_stretch_enable                          = "enable",
		parameter hssi_adapt_rx_rx_rmfflag_stretch_num_stages                      = "rmfflag_two_stage",
		parameter hssi_adapt_rx_rx_usertest_sel                                    = "direct_tr_usertest3_sel",
		parameter hssi_adapt_rx_rxfifo_empty                                       = "empty_default",
		parameter hssi_adapt_rx_rxfifo_full                                        = "full_dw",
		parameter hssi_adapt_rx_rxfifo_mode                                        = "rxphase_comp",
		parameter hssi_adapt_rx_rxfifo_pempty                                      = 2,
		parameter hssi_adapt_rx_rxfifo_pfull                                       = 5,
		parameter hssi_adapt_rx_rxfiford_post_ct_sel                               = "rxfiford_sclk_post_ct",
		parameter hssi_adapt_rx_rxfiford_to_aib_sel                                = "rxfiford_sclk_to_aib",
		parameter hssi_adapt_rx_rxfifowr_post_ct_sel                               = "rxfifowr_sclk_post_ct",
		parameter hssi_adapt_rx_rxfifowr_pre_ct_sel                                = "rxfifowr_sclk_pre_ct",
		parameter hssi_adapt_rx_c3aibadapt_speed_grade                             = "dash_1",
		parameter hssi_adapt_rx_stretch_num_stages                                 = "seven_stage",
		parameter hssi_adapt_rx_sup_mode                                           = "user_mode",
		parameter hssi_adapt_rx_topology                                           = "elane_1ch",
		parameter hssi_adapt_rx_txfiford_post_ct_sel                               = "txfiford_sclk_post_ct",
		parameter hssi_adapt_rx_txfiford_pre_ct_sel                                = "txfiford_sclk_pre_ct",
		parameter hssi_adapt_rx_txfifowr_from_aib_sel                              = "txfifowr_sclk_from_aib",
		parameter hssi_adapt_rx_txfifowr_post_ct_sel                               = "txfifowr_sclk_post_ct",
		parameter hssi_adapt_rx_word_align_enable                                  = "enable",
		parameter hssi_adapt_rx_word_mark                                          = "wm_en",
		parameter hssi_adapt_rx_silicon_rev                                        = "10nm8acr3a",
		parameter hssi_adapt_tx_c3aibadapt_aib_hssi_pld_sclk_hz                    = 0,
		parameter hssi_adapt_tx_c3aibadapt_aib_hssi_tx_sr_clk_in_hz                = 900000000,
		parameter hssi_adapt_tx_c3aibadapt_aib_hssi_tx_transfer_clk_hz             = 322265625,
		parameter hssi_adapt_tx_c3aibadapt_csr_clk_hz                              = 0,
		parameter hssi_adapt_tx_datapath_mapping_mode                              = "map_tx_elane",
		parameter hssi_adapt_tx_duplex_mode                                        = "enable",
		parameter hssi_adapt_tx_dv_gating                                          = "disable",
		parameter hssi_adapt_tx_fifo_double_read                                   = "fifo_double_read_en",
		parameter hssi_adapt_tx_fifo_mode                                          = "phase_comp",
		parameter hssi_adapt_tx_fifo_rd_clk_scg_en                                 = "disable",
		parameter hssi_adapt_tx_fifo_rd_clk_sel                                    = "fifo_rd_elane_tx_clk",
		parameter hssi_adapt_tx_fifo_stop_rd                                       = "rd_empty",
		parameter hssi_adapt_tx_fifo_stop_wr                                       = "wr_full",
		parameter hssi_adapt_tx_fifo_width                                         = "fifo_double_width",
		parameter hssi_adapt_tx_fifo_wr_clk_scg_en                                 = "disable",
		parameter hssi_adapt_tx_free_run_div_clk                                   = "out_of_reset_sync",
		parameter hssi_adapt_tx_fsr_hip_fsr_in_bit0_rst_val                        = "reset_to_one_hfsrin0",
		parameter hssi_adapt_tx_fsr_hip_fsr_in_bit1_rst_val                        = "reset_to_one_hfsrin1",
		parameter hssi_adapt_tx_fsr_hip_fsr_in_bit2_rst_val                        = "reset_to_one_hfsrin2",
		parameter hssi_adapt_tx_fsr_hip_fsr_in_bit3_rst_val                        = "reset_to_zero_hfsrin3",
		parameter hssi_adapt_tx_fsr_hip_fsr_out_bit0_rst_val                       = "reset_to_one_hfsrout0",
		parameter hssi_adapt_tx_fsr_hip_fsr_out_bit1_rst_val                       = "reset_to_one_hfsrout1",
		parameter hssi_adapt_tx_fsr_hip_fsr_out_bit2_rst_val                       = "reset_to_zero_hfsrout2",
		parameter hssi_adapt_tx_fsr_hip_fsr_out_bit3_rst_val                       = "reset_to_zero_hfsrout3",
		parameter hssi_adapt_tx_fsr_mask_tx_pll_rst_val                            = "reset_to_zero_maskpll",
		parameter hssi_adapt_tx_fsr_pld_txelecidle_rst_val                         = "reset_to_zero_txelec",
		parameter hssi_adapt_tx_func_mode                                          = "c3adpt_elane_pcs_rc",
		parameter hssi_adapt_tx_c3aibadapt_hip_aib_clk_2x_hz                       = 0,
		parameter hssi_adapt_tx_c3aibadapt_hip_aib_txeq_clk_out_hz                 = 0,
		parameter hssi_adapt_tx_hip_osc_clk_scg_en                                 = "disable",
		parameter hssi_adapt_tx_hrdrst_align_bypass                                = "disable",
		parameter hssi_adapt_tx_hrdrst_dcd_cal_done_bypass                         = "disable",
		parameter hssi_adapt_tx_hrdrst_dll_lock_bypass                             = "disable",
		parameter hssi_adapt_tx_hrdrst_rst_sm_dis                                  = "enable_tx_rst_sm",
		parameter hssi_adapt_tx_hrdrst_rx_osc_clk_scg_en                           = "disable",
		parameter hssi_adapt_tx_hrdrst_user_ctl_en                                 = "disable",
		parameter hssi_adapt_tx_c3aibadapt_icm                                     = 0,
		parameter hssi_adapt_tx_loopback_mode                                      = "loopback_disable",
		parameter hssi_adapt_tx_osc_clk_scg_en                                     = "disable",
		parameter hssi_adapt_tx_phcomp_rd_del                                      = "phcomp_rd_del2",
		parameter hssi_adapt_tx_c3aibadapt_pld_pcs_tx_clk_out_hz                   = 0,
		parameter hssi_adapt_tx_c3aibadapt_pld_pma_hclk_hz                         = 0,
		parameter hssi_adapt_tx_c3aibadapt_pma_aib_tx_clk_hz                       = 0,
		parameter hssi_adapt_tx_powerdown_mode                                     = "powerup",
		parameter hssi_adapt_tx_c3aibadapt_powermode_ac_avmm1                      = "avmm1_on",
		parameter hssi_adapt_tx_c3aibadapt_powermode_ac_avmm2                      = "avmm2_on",
		parameter hssi_adapt_tx_c3aibadapt_powermode_ac_sr                         = "sr_hip",
		parameter hssi_adapt_tx_c3aibadapt_powermode_ac_tx_datapath                = "tx_datapath_hip_full_fifo",
		parameter hssi_adapt_tx_c3aibadapt_powermode_dc                            = "powerdown_dc",
		parameter hssi_adapt_tx_c3aibadapt_speed_grade                             = "dash_1",
		parameter hssi_adapt_tx_stretch_num_stages                                 = "seven_stage",
		parameter hssi_adapt_tx_sup_mode                                           = "user_mode",
		parameter hssi_adapt_tx_topology                                           = "elane_1ch",
		parameter hssi_adapt_tx_tx_datapath_tb_sel                                 = "cp_bond",
		parameter hssi_adapt_tx_tx_fifo_power_mode                                 = "full_width_full_depth",
		parameter hssi_adapt_tx_tx_fifo_read_latency_adjust                        = "disable",
		parameter hssi_adapt_tx_tx_fifo_write_latency_adjust                       = "disable",
		parameter hssi_adapt_tx_tx_osc_clock_setting                               = "osc_clk_div_by1",
		parameter hssi_adapt_tx_tx_rev_lpbk                                        = "disable",
		parameter hssi_adapt_tx_tx_usertest_sel                                    = "enable",
		parameter hssi_adapt_tx_txfifo_empty                                       = "empty_default",
		parameter hssi_adapt_tx_txfifo_full                                        = "full_dw",
		parameter hssi_adapt_tx_txfifo_pempty                                      = 2,
		parameter hssi_adapt_tx_txfifo_pfull                                       = 5,
		parameter hssi_adapt_tx_word_align                                         = "wa_en",
		parameter hssi_adapt_tx_word_align_enable                                  = "enable",
		parameter hssi_adapt_tx_silicon_rev                                        = "10nm8acr3a",
		parameter hssi_ehip_lane_am_encoding40g_0                                  = 9467463,
		parameter hssi_ehip_lane_am_encoding40g_1                                  = 15779046,
		parameter hssi_ehip_lane_am_encoding40g_2                                  = 12936603,
		parameter hssi_ehip_lane_am_encoding40g_3                                  = 10647869,
		parameter hssi_ehip_lane_ber_invalid_count                                 = 16,
		parameter hssi_ehip_lane_cfgonly_bypass_select                             = 0,
		parameter hssi_ehip_lane_check_random_idles                                = "disable",
		parameter hssi_ehip_lane_crete_type                                        = "crete3",
		parameter hssi_ehip_lane_deskew_clear                                      = "disable",
		parameter hssi_ehip_lane_disable_link_fault_rf                             = "disable",
		parameter hssi_ehip_lane_ehip_clk_hz                                       = 161132812,
		parameter hssi_ehip_lane_ehip_clk_sel                                      = "datapath_clock",
		parameter hssi_ehip_lane_ehip_dist_clk_sel                                 = 0,
		parameter hssi_ehip_lane_ehip_mode                                         = "ehip_mac_no_fec",
		parameter hssi_ehip_lane_ehip_rate                                         = "rate_10gx1",
		parameter hssi_ehip_lane_ehip_type                                         = "single_lane",
		parameter hssi_ehip_lane_enable_rx_stats_snapshot                          = "disable",
		parameter hssi_ehip_lane_enable_serialliteiv                               = "false",
		parameter hssi_ehip_lane_enable_tx_stats_snapshot                          = "disable",
		parameter hssi_ehip_lane_enforce_max_frame_size                            = "disable",
		parameter hssi_ehip_lane_fec_dist_clk_sel                                  = 0,
		parameter hssi_ehip_lane_flow_control                                      = "both_no_xoff",
		parameter hssi_ehip_lane_flow_control_holdoff_mode                         = "per_queue",
		parameter hssi_ehip_lane_force_deskew_done                                 = "disable",
		parameter hssi_ehip_lane_force_hip_ready                                   = "disable",
		parameter hssi_ehip_lane_force_link_fault_rf                               = "disable",
		parameter hssi_ehip_lane_forward_rx_pause_requests                         = "disable",
		parameter hssi_ehip_lane_func_mode                                         = "enable",
		parameter hssi_ehip_lane_hi_ber_monitor                                    = "enable",
		parameter hssi_ehip_lane_holdoff_quanta                                    = 65535,
		parameter hssi_ehip_lane_ipg_removed_per_am_period                         = 0,
		parameter hssi_ehip_lane_is_usr_avmm                                       = "true",
		parameter hssi_ehip_lane_keep_rx_crc                                       = "disable",
		parameter hssi_ehip_lane_link_fault_mode                                   = "lf_bidir",
		parameter hssi_ehip_lane_pause_quanta                                      = 65535,
		parameter hssi_ehip_lane_pfc_holdoff_quanta_0                              = 65535,
		parameter hssi_ehip_lane_pfc_holdoff_quanta_1                              = 65535,
		parameter hssi_ehip_lane_pfc_holdoff_quanta_2                              = 65535,
		parameter hssi_ehip_lane_pfc_holdoff_quanta_3                              = 65535,
		parameter hssi_ehip_lane_pfc_holdoff_quanta_4                              = 65535,
		parameter hssi_ehip_lane_pfc_holdoff_quanta_5                              = 65535,
		parameter hssi_ehip_lane_pfc_holdoff_quanta_6                              = 65535,
		parameter hssi_ehip_lane_pfc_holdoff_quanta_7                              = 65535,
		parameter hssi_ehip_lane_pfc_pause_quanta_0                                = 65535,
		parameter hssi_ehip_lane_pfc_pause_quanta_1                                = 65535,
		parameter hssi_ehip_lane_pfc_pause_quanta_2                                = 65535,
		parameter hssi_ehip_lane_pfc_pause_quanta_3                                = 65535,
		parameter hssi_ehip_lane_pfc_pause_quanta_4                                = 65535,
		parameter hssi_ehip_lane_pfc_pause_quanta_5                                = 65535,
		parameter hssi_ehip_lane_pfc_pause_quanta_6                                = 65535,
		parameter hssi_ehip_lane_pfc_pause_quanta_7                                = 65535,
		parameter hssi_ehip_lane_powerdown_mode                                    = "powerup",
		parameter hssi_ehip_lane_powermode_ac_mac                                  = "mac_on_1_lane_noptp",
		parameter hssi_ehip_lane_powermode_ac_misc                                 = "misc_on",
		parameter hssi_ehip_lane_powermode_ac_pcs                                  = "pcs_on_1_lane_norsfec",
		parameter hssi_ehip_lane_powermode_ac_pld                                  = "pld_on_1_lane_noptp",
		parameter hssi_ehip_lane_powermode_dc                                      = "powerup_dc",
		parameter hssi_ehip_lane_ptp_debug                                         = "0",
		parameter hssi_ehip_lane_ptp_timestamp_format                              = "v2",
		parameter hssi_ehip_lane_ptp_tx_timestamp_method                           = "ptp_2step",
		parameter hssi_ehip_lane_remove_pads                                       = "disable",
		parameter hssi_ehip_lane_request_tx_pause                                  = 0,
		parameter hssi_ehip_lane_reset_rx_stats                                    = "disable",
		parameter hssi_ehip_lane_reset_rx_stats_parity_error                       = "disable",
		parameter hssi_ehip_lane_reset_tx_stats                                    = "disable",
		parameter hssi_ehip_lane_reset_tx_stats_parity_error                       = "disable",
		parameter hssi_ehip_lane_rx_aib_dp_latency                                 = "0",
		parameter hssi_ehip_lane_rx_am_interval                                    = "standard_25g_fec_am_interval",
		parameter hssi_ehip_lane_rx_clock_period                                   = 162689,
		parameter hssi_ehip_lane_rx_datapath_soft_rst                              = "disable",
		parameter hssi_ehip_lane_rx_length_checking                                = "enable",
		parameter hssi_ehip_lane_rx_mac_soft_rst                                   = "disable",
		parameter hssi_ehip_lane_rx_max_frame_size                                 = 1518,
		parameter hssi_ehip_lane_rx_pause_daddr                                    = "1652522221569",
		parameter hssi_ehip_lane_rx_pcs_max_skew                                   = 47,
		parameter hssi_ehip_lane_rx_pcs_soft_rst                                   = "disable",
		parameter hssi_ehip_lane_rx_preamble_passthrough                           = "disable",
		parameter hssi_ehip_lane_rx_ptp_dp_latency                                 = "0",
		parameter hssi_ehip_lane_rx_ptp_extra_latency                              = "0",
		parameter hssi_ehip_lane_rx_vlan_detection                                 = "enable",
		parameter hssi_ehip_lane_rxcrc_covers_preamble                             = "disable",
		parameter hssi_ehip_lane_sim_mode                                          = "disable",
		parameter hssi_ehip_lane_source_address_insertion                          = "disable",
		parameter hssi_ehip_lane_strict_preamble_checking                          = "disable",
		parameter hssi_ehip_lane_strict_sfd_checking                               = "disable",
		parameter hssi_ehip_lane_sup_mode                                          = "user_mode",
		parameter hssi_ehip_lane_topology                                          = "elane_1ch",
		parameter hssi_ehip_lane_tx_aib_dp_latency                                 = "0",
		parameter hssi_ehip_lane_tx_am_period                                      = "standard_25g_am_period",
		parameter hssi_ehip_lane_tx_clock_period                                   = 162689,
		parameter hssi_ehip_lane_tx_datapath_soft_rst                              = "disable",
		parameter hssi_ehip_lane_tx_ipg_size                                       = "ipg_12",
		parameter hssi_ehip_lane_tx_mac_data_flow                                  = "enable",
		parameter hssi_ehip_lane_tx_mac_soft_rst                                   = "disable",
		parameter hssi_ehip_lane_tx_max_frame_size                                 = 1518,
		parameter hssi_ehip_lane_tx_pause_daddr                                    = "1652522221569",
		parameter hssi_ehip_lane_tx_pause_saddr                                    = "247393538562781",
		parameter hssi_ehip_lane_tx_pcs_soft_rst                                   = "disable",
		parameter hssi_ehip_lane_tx_pld_fifo_almost_full_level                     = 16,
		parameter hssi_ehip_lane_tx_preamble_passthrough                           = "disable",
		parameter hssi_ehip_lane_tx_ptp_asym_latency                               = "0",
		parameter hssi_ehip_lane_tx_ptp_dp_latency                                 = "0",
		parameter hssi_ehip_lane_tx_ptp_extra_latency                              = "0",
		parameter hssi_ehip_lane_tx_vlan_detection                                 = "enable",
		parameter hssi_ehip_lane_txcrc_covers_preamble                             = "disable",
		parameter hssi_ehip_lane_txmac_saddr                                       = "73588229205",
		parameter hssi_ehip_lane_uniform_holdoff_quanta                            = 65535,
		parameter hssi_ehip_lane_use_am_insert                                     = "disable",
		parameter hssi_ehip_lane_use_factory_settings                              = "true",
		parameter hssi_ehip_lane_use_lane_ptp                                      = "disable",
		parameter hssi_ehip_lane_use_testbus                                       = "disable",
		parameter hssi_ehip_lane_xus_timer_window                                  = 20141,
		parameter hssi_ehip_lane_silicon_rev                                       = "10nm8acr3a",
		parameter hssi_pldadapt_rx_aib_clk1_sel                                    = "aib_clk1_pld_pcs_rx_clk_out",
		parameter hssi_pldadapt_rx_aib_clk2_sel                                    = "aib_clk2_pld_pma_clkdiv_rx_user",
		parameter hssi_pldadapt_rx_hdpldadapt_aib_fabric_pld_pma_hclk_hz           = 0,
		parameter hssi_pldadapt_rx_hdpldadapt_aib_fabric_rx_sr_clk_in_hz           = 0,
		parameter hssi_pldadapt_rx_hdpldadapt_aib_fabric_rx_transfer_clk_hz        = 322265625,
		parameter hssi_pldadapt_rx_asn_bypass_pma_pcie_sw_done                     = "disable",
		parameter hssi_pldadapt_rx_asn_en                                          = "disable",
		parameter hssi_pldadapt_rx_asn_wait_for_dll_reset_cnt                      = 64,
		parameter hssi_pldadapt_rx_asn_wait_for_fifo_flush_cnt                     = 64,
		parameter hssi_pldadapt_rx_asn_wait_for_pma_pcie_sw_done_cnt               = 64,
		parameter hssi_pldadapt_rx_bonding_dft_en                                  = "dft_dis",
		parameter hssi_pldadapt_rx_bonding_dft_val                                 = "dft_0",
		parameter hssi_pldadapt_rx_chnl_bonding                                    = "disable",
		parameter hssi_pldadapt_rx_clock_del_measure_enable                        = "disable",
		parameter hssi_pldadapt_rx_comp_cnt                                        = 0,
		parameter hssi_pldadapt_rx_compin_sel                                      = "compin_master",
		parameter hssi_pldadapt_rx_hdpldadapt_csr_clk_hz                           = 0,
		parameter hssi_pldadapt_rx_ctrl_plane_bonding                              = "individual",
		parameter hssi_pldadapt_rx_ds_bypass_pipeln                                = "ds_bypass_pipeln_dis",
		parameter hssi_pldadapt_rx_ds_last_chnl                                    = "ds_last_chnl",
		parameter hssi_pldadapt_rx_ds_master                                       = "ds_master_en",
		parameter hssi_pldadapt_rx_duplex_mode                                     = "enable",
		parameter hssi_pldadapt_rx_dv_mode                                         = "dv_mode_dis",
		parameter hssi_pldadapt_rx_fifo_double_read                                = "fifo_double_read_en",
		parameter hssi_pldadapt_rx_fifo_mode                                       = "phase_comp",
		parameter hssi_pldadapt_rx_fifo_rd_clk_ins_sm_scg_en                       = "enable",
		parameter hssi_pldadapt_rx_fifo_rd_clk_scg_en                              = "disable",
		parameter hssi_pldadapt_rx_fifo_rd_clk_sel                                 = "fifo_rd_clk_pld_rx_clk1",
		parameter hssi_pldadapt_rx_fifo_stop_rd                                    = "rd_empty",
		parameter hssi_pldadapt_rx_fifo_stop_wr                                    = "n_wr_full",
		parameter hssi_pldadapt_rx_fifo_width                                      = "fifo_double_width",
		parameter hssi_pldadapt_rx_fifo_wr_clk_del_sm_scg_en                       = "enable",
		parameter hssi_pldadapt_rx_fifo_wr_clk_scg_en                              = "disable",
		parameter hssi_pldadapt_rx_fifo_wr_clk_sel                                 = "fifo_wr_clk_rx_transfer_clk",
		parameter hssi_pldadapt_rx_free_run_div_clk                                = "out_of_reset_sync",
		parameter hssi_pldadapt_rx_fsr_pld_10g_rx_crc32_err_rst_val                = "reset_to_zero_crc32",
		parameter hssi_pldadapt_rx_fsr_pld_8g_sigdet_out_rst_val                   = "reset_to_zero_sigdet",
		parameter hssi_pldadapt_rx_fsr_pld_ltd_b_rst_val                           = "reset_to_one_ltdb",
		parameter hssi_pldadapt_rx_fsr_pld_ltr_rst_val                             = "reset_to_zero_ltr",
		parameter hssi_pldadapt_rx_fsr_pld_rx_fifo_align_clr_rst_val               = "reset_to_zero_alignclr",
		parameter hssi_pldadapt_rx_gb_rx_idwidth                                   = "idwidth_64",
		parameter hssi_pldadapt_rx_gb_rx_odwidth                                   = "odwidth_64",
		parameter hssi_pldadapt_rx_hip_mode                                        = "disable_hip",
		parameter hssi_pldadapt_rx_hrdrst_align_bypass                             = "enable",
		parameter hssi_pldadapt_rx_hrdrst_dll_lock_bypass                          = "disable",
		parameter hssi_pldadapt_rx_hrdrst_rst_sm_dis                               = "enable_rx_rst_sm",
		parameter hssi_pldadapt_rx_hrdrst_rx_osc_clk_scg_en                        = "disable",
		parameter hssi_pldadapt_rx_hrdrst_user_ctl_en                              = "disable",
		parameter hssi_pldadapt_rx_indv                                            = "indv_en",
		parameter hssi_pldadapt_rx_internal_clk1_sel1                              = "pma_clks_or_txfiford_post_ct_mux_clk1_mux1",
		parameter hssi_pldadapt_rx_internal_clk1_sel2                              = "pma_clks_clk1_mux2",
		parameter hssi_pldadapt_rx_internal_clk2_sel1                              = "pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1",
		parameter hssi_pldadapt_rx_internal_clk2_sel2                              = "pma_clks_clk2_mux2",
		parameter hssi_pldadapt_rx_loopback_mode                                   = "disable",
		parameter hssi_pldadapt_rx_low_latency_en                                  = "disable",
		parameter hssi_pldadapt_rx_lpbk_mode                                       = "disable",
		parameter hssi_pldadapt_rx_osc_clk_scg_en                                  = "disable",
		parameter hssi_pldadapt_rx_phcomp_rd_del                                   = "phcomp_rd_del2",
		parameter hssi_pldadapt_rx_pipe_enable                                     = "disable",
		parameter hssi_pldadapt_rx_pipe_mode                                       = "disable_pipe",
		parameter hssi_pldadapt_rx_hdpldadapt_pld_avmm1_clk_rowclk_hz              = 0,
		parameter hssi_pldadapt_rx_hdpldadapt_pld_avmm2_clk_rowclk_hz              = 0,
		parameter hssi_pldadapt_rx_pld_clk1_delay_en                               = "enable",
		parameter hssi_pldadapt_rx_pld_clk1_delay_sel                              = "delay_path3",
		parameter hssi_pldadapt_rx_pld_clk1_inv_en                                 = "disable",
		parameter hssi_pldadapt_rx_pld_clk1_sel                                    = "pld_clk1_dcm",
		parameter hssi_pldadapt_rx_hdpldadapt_pld_rx_clk1_dcm_hz                   = 161132812,
		parameter hssi_pldadapt_rx_hdpldadapt_pld_rx_clk1_rowclk_hz                = 161132812,
		parameter hssi_pldadapt_rx_hdpldadapt_pld_sclk1_rowclk_hz                  = 0,
		parameter hssi_pldadapt_rx_hdpldadapt_pld_sclk2_rowclk_hz                  = 0,
		parameter hssi_pldadapt_rx_pma_hclk_scg_en                                 = "enable",
		parameter hssi_pldadapt_rx_powerdown_mode                                  = "false",
		parameter hssi_pldadapt_rx_powermode_dc                                    = "powerup",
		parameter hssi_pldadapt_rx_powermode_freq_hz_aib_fabric_rx_sr_clk_in       = 900000000,
		parameter hssi_pldadapt_rx_powermode_freq_hz_pld_rx_clk1_dcm               = 161132812,
		parameter hssi_pldadapt_rx_rx_datapath_tb_sel                              = "cp_bond",
		parameter hssi_pldadapt_rx_rx_fastbond_rden                                = "rden_ds_fast_us_fast",
		parameter hssi_pldadapt_rx_rx_fastbond_wren                                = "wren_ds_del_us_del",
		parameter hssi_pldadapt_rx_rx_fifo_power_mode                              = "full_width_ps_dw",
		parameter hssi_pldadapt_rx_rx_fifo_read_latency_adjust                     = "disable",
		parameter hssi_pldadapt_rx_rx_fifo_write_ctrl                              = "blklock_ignore",
		parameter hssi_pldadapt_rx_rx_fifo_write_latency_adjust                    = "disable",
		parameter hssi_pldadapt_rx_rx_osc_clock_setting                            = "osc_clk_div_by1",
		parameter hssi_pldadapt_rx_rx_pld_8g_eidleinfersel_polling_bypass          = "disable",
		parameter hssi_pldadapt_rx_rx_pld_pma_eye_monitor_polling_bypass           = "disable",
		parameter hssi_pldadapt_rx_rx_pld_pma_pcie_switch_polling_bypass           = "disable",
		parameter hssi_pldadapt_rx_rx_pld_pma_reser_out_polling_bypass             = "disable",
		parameter hssi_pldadapt_rx_rx_prbs_flags_sr_enable                         = "disable",
		parameter hssi_pldadapt_rx_rx_true_b2b                                     = "b2b",
		parameter hssi_pldadapt_rx_rx_usertest_sel                                 = "enable",
		parameter hssi_pldadapt_rx_rxfifo_empty                                    = "empty_dw",
		parameter hssi_pldadapt_rx_rxfifo_full                                     = "full_pc_dw",
		parameter hssi_pldadapt_rx_rxfifo_mode                                     = "rxphase_comp",
		parameter hssi_pldadapt_rx_rxfifo_pempty                                   = 2,
		parameter hssi_pldadapt_rx_rxfifo_pfull                                    = 10,
		parameter hssi_pldadapt_rx_rxfiford_post_ct_sel                            = "rxfiford_sclk_post_ct",
		parameter hssi_pldadapt_rx_rxfifowr_post_ct_sel                            = "rxfifowr_sclk_post_ct",
		parameter hssi_pldadapt_rx_sclk_sel                                        = "sclk1_rowclk",
		parameter hssi_pldadapt_rx_hdpldadapt_speed_grade                          = "dash_2",
		parameter hssi_pldadapt_rx_stretch_num_stages                              = "two_stage",
		parameter hssi_pldadapt_rx_sup_mode                                        = "user_mode",
		parameter hssi_pldadapt_rx_txfiford_post_ct_sel                            = "txfiford_sclk_post_ct",
		parameter hssi_pldadapt_rx_txfifowr_post_ct_sel                            = "txfifowr_sclk_post_ct",
		parameter hssi_pldadapt_rx_us_bypass_pipeln                                = "us_bypass_pipeln_dis",
		parameter hssi_pldadapt_rx_us_last_chnl                                    = "us_last_chnl",
		parameter hssi_pldadapt_rx_us_master                                       = "us_master_en",
		parameter hssi_pldadapt_rx_word_align                                      = "wa_en",
		parameter hssi_pldadapt_rx_word_align_enable                               = "enable",
		parameter hssi_pldadapt_rx_silicon_rev                                     = "10nm8acr3a",
		parameter hssi_pldadapt_rx_reconfig_settings                               = "{}",
		parameter hssi_pldadapt_tx_aib_clk1_sel                                    = "aib_clk1_pld_pcs_tx_clk_out",
		parameter hssi_pldadapt_tx_aib_clk2_sel                                    = "aib_clk2_pld_pma_clkdiv_tx_user",
		parameter hssi_pldadapt_tx_hdpldadapt_aib_fabric_pld_pma_hclk_hz           = 0,
		parameter hssi_pldadapt_tx_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz         = 322265625,
		parameter hssi_pldadapt_tx_hdpldadapt_aib_fabric_tx_sr_clk_in_hz           = 0,
		parameter hssi_pldadapt_tx_bonding_dft_en                                  = "dft_dis",
		parameter hssi_pldadapt_tx_bonding_dft_val                                 = "dft_0",
		parameter hssi_pldadapt_tx_chnl_bonding                                    = "disable",
		parameter hssi_pldadapt_tx_comp_cnt                                        = 0,
		parameter hssi_pldadapt_tx_compin_sel                                      = "compin_master",
		parameter hssi_pldadapt_tx_hdpldadapt_csr_clk_hz                           = 0,
		parameter hssi_pldadapt_tx_ctrl_plane_bonding                              = "individual",
		parameter hssi_pldadapt_tx_ds_bypass_pipeln                                = "ds_bypass_pipeln_dis",
		parameter hssi_pldadapt_tx_ds_last_chnl                                    = "ds_last_chnl",
		parameter hssi_pldadapt_tx_ds_master                                       = "ds_master_en",
		parameter hssi_pldadapt_tx_duplex_mode                                     = "enable",
		parameter hssi_pldadapt_tx_dv_bond                                         = "dv_bond_dis",
		parameter hssi_pldadapt_tx_dv_gen                                          = "dv_gen_dis",
		parameter hssi_pldadapt_tx_fifo_double_write                               = "fifo_double_write_en",
		parameter hssi_pldadapt_tx_fifo_mode                                       = "phase_comp",
		parameter hssi_pldadapt_tx_fifo_rd_clk_frm_gen_scg_en                      = "enable",
		parameter hssi_pldadapt_tx_fifo_rd_clk_scg_en                              = "disable",
		parameter hssi_pldadapt_tx_fifo_rd_clk_sel                                 = "fifo_rd_pma_aib_tx_clk",
		parameter hssi_pldadapt_tx_fifo_stop_rd                                    = "rd_empty",
		parameter hssi_pldadapt_tx_fifo_stop_wr                                    = "wr_full",
		parameter hssi_pldadapt_tx_fifo_width                                      = "fifo_double_width",
		parameter hssi_pldadapt_tx_fifo_wr_clk_scg_en                              = "disable",
		parameter hssi_pldadapt_tx_fpll_shared_direct_async_in_sel                 = "fpll_shared_direct_async_in_rowclk",
		parameter hssi_pldadapt_tx_frmgen_burst                                    = "frmgen_burst_dis",
		parameter hssi_pldadapt_tx_frmgen_bypass                                   = "frmgen_bypass_en",
		parameter hssi_pldadapt_tx_frmgen_mfrm_length                              = 2048,
		parameter hssi_pldadapt_tx_frmgen_pipeln                                   = "frmgen_pipeln_en",
		parameter hssi_pldadapt_tx_frmgen_pyld_ins                                 = "frmgen_pyld_ins_dis",
		parameter hssi_pldadapt_tx_frmgen_wordslip                                 = "frmgen_wordslip_dis",
		parameter hssi_pldadapt_tx_fsr_hip_fsr_in_bit0_rst_val                     = "reset_to_one_hfsrin0",
		parameter hssi_pldadapt_tx_fsr_hip_fsr_in_bit1_rst_val                     = "reset_to_one_hfsrin1",
		parameter hssi_pldadapt_tx_fsr_hip_fsr_in_bit2_rst_val                     = "reset_to_one_hfsrin2",
		parameter hssi_pldadapt_tx_fsr_hip_fsr_in_bit3_rst_val                     = "reset_to_zero_hfsrin3",
		parameter hssi_pldadapt_tx_fsr_hip_fsr_out_bit0_rst_val                    = "reset_to_one_hfsrout0",
		parameter hssi_pldadapt_tx_fsr_hip_fsr_out_bit1_rst_val                    = "reset_to_one_hfsrout1",
		parameter hssi_pldadapt_tx_fsr_hip_fsr_out_bit2_rst_val                    = "reset_to_zero_hfsrout2",
		parameter hssi_pldadapt_tx_fsr_hip_fsr_out_bit3_rst_val                    = "reset_to_zero_hfsrout3",
		parameter hssi_pldadapt_tx_fsr_mask_tx_pll_rst_val                         = "reset_to_zero_maskpll",
		parameter hssi_pldadapt_tx_fsr_pld_txelecidle_rst_val                      = "reset_to_zero_txelec",
		parameter hssi_pldadapt_tx_gb_tx_idwidth                                   = "idwidth_64",
		parameter hssi_pldadapt_tx_gb_tx_odwidth                                   = "odwidth_64",
		parameter hssi_pldadapt_tx_hip_mode                                        = "disable_hip",
		parameter hssi_pldadapt_tx_hip_osc_clk_scg_en                              = "disable",
		parameter hssi_pldadapt_tx_hrdrst_dcd_cal_done_bypass                      = "disable",
		parameter hssi_pldadapt_tx_hrdrst_rst_sm_dis                               = "enable_tx_rst_sm",
		parameter hssi_pldadapt_tx_hrdrst_rx_osc_clk_scg_en                        = "disable",
		parameter hssi_pldadapt_tx_hrdrst_user_ctl_en                              = "disable",
		parameter hssi_pldadapt_tx_indv                                            = "indv_en",
		parameter hssi_pldadapt_tx_loopback_mode                                   = "disable",
		parameter hssi_pldadapt_tx_low_latency_en                                  = "disable",
		parameter hssi_pldadapt_tx_osc_clk_scg_en                                  = "disable",
		parameter hssi_pldadapt_tx_phcomp_rd_del                                   = "phcomp_rd_del3",
		parameter hssi_pldadapt_tx_pipe_mode                                       = "disable_pipe",
		parameter hssi_pldadapt_tx_hdpldadapt_pld_avmm1_clk_rowclk_hz              = 0,
		parameter hssi_pldadapt_tx_hdpldadapt_pld_avmm2_clk_rowclk_hz              = 0,
		parameter hssi_pldadapt_tx_pld_clk1_delay_en                               = "enable",
		parameter hssi_pldadapt_tx_pld_clk1_delay_sel                              = "delay_path3",
		parameter hssi_pldadapt_tx_pld_clk1_inv_en                                 = "disable",
		parameter hssi_pldadapt_tx_pld_clk1_sel                                    = "pld_clk1_dcm",
		parameter hssi_pldadapt_tx_pld_clk2_sel                                    = "pld_clk2_dcm",
		parameter hssi_pldadapt_tx_hdpldadapt_pld_sclk1_rowclk_hz                  = 0,
		parameter hssi_pldadapt_tx_hdpldadapt_pld_sclk2_rowclk_hz                  = 0,
		parameter hssi_pldadapt_tx_hdpldadapt_pld_tx_clk1_dcm_hz                   = 161132812,
		parameter hssi_pldadapt_tx_hdpldadapt_pld_tx_clk1_rowclk_hz                = 161132812,
		parameter hssi_pldadapt_tx_hdpldadapt_pld_tx_clk2_dcm_hz                   = 0,
		parameter hssi_pldadapt_tx_hdpldadapt_pld_tx_clk2_rowclk_hz                = 0,
		parameter hssi_pldadapt_tx_pma_aib_tx_clk_expected_setting                 = "x2",
		parameter hssi_pldadapt_tx_powerdown_mode                                  = "false",
		parameter hssi_pldadapt_tx_powermode_dc                                    = "powerup",
		parameter hssi_pldadapt_tx_powermode_freq_hz_aib_fabric_rx_sr_clk_in       = 900000000,
		parameter hssi_pldadapt_tx_powermode_freq_hz_pld_tx_clk1_dcm               = 161132812,
		parameter hssi_pldadapt_tx_sh_err                                          = "sh_err_dis",
		parameter hssi_pldadapt_tx_hdpldadapt_speed_grade                          = "dash_2",
		parameter hssi_pldadapt_tx_stretch_num_stages                              = "two_stage",
		parameter hssi_pldadapt_tx_sup_mode                                        = "user_mode",
		parameter hssi_pldadapt_tx_tx_datapath_tb_sel                              = "cp_bond",
		parameter hssi_pldadapt_tx_tx_fastbond_rden                                = "rden_ds_fast_us_fast",
		parameter hssi_pldadapt_tx_tx_fastbond_wren                                = "wren_ds_fast_us_fast",
		parameter hssi_pldadapt_tx_tx_fifo_power_mode                              = "full_width_ps_dw",
		parameter hssi_pldadapt_tx_tx_fifo_read_latency_adjust                     = "disable",
		parameter hssi_pldadapt_tx_tx_fifo_write_latency_adjust                    = "disable",
		parameter hssi_pldadapt_tx_tx_hip_aib_ssr_in_polling_bypass                = "disable",
		parameter hssi_pldadapt_tx_tx_osc_clock_setting                            = "osc_clk_div_by1",
		parameter hssi_pldadapt_tx_tx_pld_10g_tx_bitslip_polling_bypass            = "disable",
		parameter hssi_pldadapt_tx_tx_pld_8g_tx_boundary_sel_polling_bypass        = "disable",
		parameter hssi_pldadapt_tx_tx_pld_pma_fpll_cnt_sel_polling_bypass          = "disable",
		parameter hssi_pldadapt_tx_tx_pld_pma_fpll_num_phase_shifts_polling_bypass = "disable",
		parameter hssi_pldadapt_tx_tx_usertest_sel                                 = "enable",
		parameter hssi_pldadapt_tx_txfifo_empty                                    = "empty_default",
		parameter hssi_pldadapt_tx_txfifo_full                                     = "full_pc_dw",
		parameter hssi_pldadapt_tx_txfifo_mode                                     = "txphase_comp",
		parameter hssi_pldadapt_tx_txfifo_pempty                                   = 2,
		parameter hssi_pldadapt_tx_txfifo_pfull                                    = 10,
		parameter hssi_pldadapt_tx_us_bypass_pipeln                                = "us_bypass_pipeln_dis",
		parameter hssi_pldadapt_tx_us_last_chnl                                    = "us_last_chnl",
		parameter hssi_pldadapt_tx_us_master                                       = "us_master_en",
		parameter hssi_pldadapt_tx_word_align_enable                               = "enable",
		parameter hssi_pldadapt_tx_word_mark                                       = "wm_en",
		parameter hssi_pldadapt_tx_silicon_rev                                     = "10nm8acr3a",
		parameter hssi_pldadapt_tx_reconfig_settings                               = "{}",
		parameter hssi_rsfec_clocking_mode                                         = "no_clk",
		parameter hssi_rsfec_core_eng_2lane_ena                                    = "false",
		parameter hssi_rsfec_core_eng_am_5bad_dis                                  = 0,
		parameter hssi_rsfec_core_eng_blk_chk_dis                                  = 0,
		parameter hssi_rsfec_core_eng_cons_25g                                     = 0,
		parameter hssi_rsfec_core_eng_cust_am_1st_0                                = 0,
		parameter hssi_rsfec_core_eng_cust_am_1st_1                                = 0,
		parameter hssi_rsfec_core_eng_cust_am_1st_2                                = 0,
		parameter hssi_rsfec_core_eng_cust_am_1st_3                                = 0,
		parameter hssi_rsfec_core_eng_cust_am_2nd_0                                = 0,
		parameter hssi_rsfec_core_eng_cust_am_2nd_1                                = 0,
		parameter hssi_rsfec_core_eng_cust_am_2nd_2                                = 0,
		parameter hssi_rsfec_core_eng_cust_am_2nd_3                                = 0,
		parameter hssi_rsfec_core_eng_cust_am_en                                   = 0,
		parameter hssi_rsfec_core_eng_cust_log2_mrk                                = 0,
		parameter hssi_rsfec_core_eng_enter_align                                  = 0,
		parameter hssi_rsfec_core_eng_exit_align                                   = 0,
		parameter hssi_rsfec_core_eng_fec_3bad_dis                                 = 0,
		parameter hssi_rsfec_core_eng_sf_dis                                       = 0,
		parameter hssi_rsfec_core_eng_swaps                                        = 0,
		parameter hssi_rsfec_core_eng_test                                         = 0,
		parameter hssi_rsfec_core_eng_trans_byp                                    = 0,
		parameter hssi_rsfec_core_fibre_channel0                                   = "false",
		parameter hssi_rsfec_core_fibre_channel1                                   = "false",
		parameter hssi_rsfec_core_fibre_channel2                                   = "false",
		parameter hssi_rsfec_core_fibre_channel3                                   = "false",
		parameter hssi_rsfec_core_indic_byp                                        = 0,
		parameter hssi_rsfec_core_rs544_0                                          = "false",
		parameter hssi_rsfec_core_rs544_1                                          = "false",
		parameter hssi_rsfec_core_rs544_2                                          = "false",
		parameter hssi_rsfec_core_rs544_3                                          = "false",
		parameter hssi_rsfec_core_scrambling0                                      = "false",
		parameter hssi_rsfec_core_scrambling1                                      = "false",
		parameter hssi_rsfec_core_scrambling2                                      = "false",
		parameter hssi_rsfec_core_scrambling3                                      = "false",
		parameter hssi_rsfec_core_tx_pcs_bypass0                                   = "false",
		parameter hssi_rsfec_core_tx_pcs_bypass1                                   = "false",
		parameter hssi_rsfec_core_tx_pcs_bypass2                                   = "false",
		parameter hssi_rsfec_core_tx_pcs_bypass3                                   = "false",
		parameter hssi_rsfec_deskew_channels_active                                = "dsk_ln_none",
		parameter hssi_rsfec_deskew_channels_clear                                 = "false",
		parameter hssi_rsfec_fec_tx2rx_loopback0                                   = "tx_rx_loopback_none0",
		parameter hssi_rsfec_fec_tx2rx_loopback1                                   = "tx_rx_loopback_none1",
		parameter hssi_rsfec_fec_tx2rx_loopback2                                   = "tx_rx_loopback_none2",
		parameter hssi_rsfec_fec_tx2rx_loopback3                                   = "tx_rx_loopback_none3",
		parameter hssi_rsfec_first_lane_sel                                        = "first_lane0",
		parameter hssi_rsfec_force_deskew_done                                     = "false",
		parameter hssi_rsfec_force_fec_ready                                       = "false",
		parameter hssi_rsfec_func_mode                                             = "disabled",
		parameter hssi_rsfec_hwcfg_ena                                             = "false",
		parameter hssi_rsfec_hwcfg_mode                                            = 0,
		parameter hssi_rsfec_lane_func_mode0                                       = "lane_mode_disable0",
		parameter hssi_rsfec_lane_func_mode1                                       = "lane_mode_disable1",
		parameter hssi_rsfec_lane_func_mode2                                       = "lane_mode_disable2",
		parameter hssi_rsfec_lane_func_mode3                                       = "lane_mode_disable3",
		parameter hssi_rsfec_operation_mode                                        = "oper_aggr",
		parameter hssi_rsfec_powerdown_mode                                        = "true",
		parameter hssi_rsfec_source_clk_sel                                        = "adp0_clk",
		parameter hssi_rsfec_source_lane_ena0                                      = "false",
		parameter hssi_rsfec_source_lane_ena1                                      = "false",
		parameter hssi_rsfec_source_lane_ena2                                      = "false",
		parameter hssi_rsfec_source_lane_ena3                                      = "false",
		parameter hssi_rsfec_spare_bits                                            = 0,
		parameter hssi_rsfec_sup_mode                                              = "user_mode",
		parameter hssi_rsfec_topology                                              = "elane_1ch",
		parameter hssi_rsfec_tx_data_source_sel0                                   = "fec_tx_lane_off0",
		parameter hssi_rsfec_tx_data_source_sel1                                   = "fec_tx_lane_off1",
		parameter hssi_rsfec_tx_data_source_sel2                                   = "fec_tx_lane_off2",
		parameter hssi_rsfec_tx_data_source_sel3                                   = "fec_tx_lane_off3",
		parameter hssi_rsfec_silicon_rev                                           = "10nm8acr3a",
		parameter hssi_rsfec_u_rsfec_rx_mux0_rx_data_source                        = "xcvr_rx_data",
		parameter hssi_rsfec_u_rsfec_rx_mux1_rx_data_source                        = "xcvr_rx_data",
		parameter hssi_rsfec_u_rsfec_rx_mux2_rx_data_source                        = "xcvr_rx_data",
		parameter hssi_rsfec_u_rsfec_rx_mux3_rx_data_source                        = "xcvr_rx_data",
		parameter hssi_rsfecrx_mux_rx_data_source                                  = "xcvr_rx_data",
		parameter hssi_rsfecrx_mux_silicon_rev                                     = "10nm8acr3a",
		parameter hssi_xcvr_an_mode                                                = "an_mode_dis",
		parameter hssi_xcvr_bonding_mode                                           = "nonbonded",
		parameter hssi_xcvr_cfg_c_revbitorder                                      = "rev_bit_order_false",
		parameter hssi_xcvr_cfg_clk_en_div66_tx                                    = "tx_clk_en_div66_en",
		parameter hssi_xcvr_cfg_clk_en_sclk_rx                                     = "det_lat_en_sclk_rx",
		parameter hssi_xcvr_cfg_clk_en_sclk_tx                                     = "det_lat_tx_sclk_en",
		parameter hssi_xcvr_cfg_core_int_request                                   = "core_int_req_dis",
		parameter hssi_xcvr_cfg_dcc_csr_core_rst_en                                = "dcc_core_rst_dis",
		parameter hssi_xcvr_cfg_dcc_csr_dft_msel                                   = 0,
		parameter hssi_xcvr_cfg_dcc_csr_dll_sel                                    = "dcc_dll_follow_fsm",
		parameter hssi_xcvr_cfg_dcc_csr_dly_ovr                                    = 0,
		parameter hssi_xcvr_cfg_dcc_csr_dly_ovr_10                                 = "dcc_dly_ovr_msb_0",
		parameter hssi_xcvr_cfg_dcc_csr_dn_invert                                  = "dcc_no_invert_dn",
		parameter hssi_xcvr_cfg_dcc_csr_en_fsm                                     = "dcc_dis_fsm",
		parameter hssi_xcvr_cfg_dcc_csr_mux_sel                                    = "dcc_req_sel_adapter",
		parameter hssi_xcvr_cfg_dcc_csr_resv                                       = 0,
		parameter hssi_xcvr_cfg_dcc_csr_resv_10                                    = "dcc_resv_msb_0",
		parameter hssi_xcvr_cfg_dcc_csr_rst_invert                                 = "dcc_no_invert_rst",
		parameter hssi_xcvr_cfg_dcc_csr_up_invert                                  = "dcc_no_invert_up",
		parameter hssi_xcvr_cfg_dcc_csr_updn_en                                    = "dcc_updn_dis",
		parameter hssi_xcvr_cfg_idll_entest                                        = "dcc_test_dis",
		parameter hssi_xcvr_cfg_mem_pbist                                          = 0,
		parameter hssi_xcvr_cfg_mem_ulp_tmg_mode                                   = 726,
		parameter hssi_xcvr_cfg_rb_clkdiv                                          = "dcc_ckdiv_16",
		parameter hssi_xcvr_cfg_rb_cont_cal                                        = "dcc_cont_cal_dis",
		parameter hssi_xcvr_cfg_rb_dcc_byp                                         = "dcc_byp_en",
		parameter hssi_xcvr_cfg_rb_dcc_dft                                         = "dcc_dft_dis",
		parameter hssi_xcvr_cfg_rb_dcc_dft_sel                                     = "dcc_dft_mode0",
		parameter hssi_xcvr_cfg_rb_dcc_en                                          = "dcc_mast_dis",
		parameter hssi_xcvr_cfg_rb_dcc_manual_dn                                   = 0,
		parameter hssi_xcvr_cfg_rb_dcc_manual_up                                   = 0,
		parameter hssi_xcvr_cfg_rb_dcc_req                                         = "dcc_req_dis",
		parameter hssi_xcvr_cfg_rb_dcc_req_ovr                                     = "dcc_req_no_ovr",
		parameter hssi_xcvr_cfg_rb_half_code                                       = "dcc_en_half_code",
		parameter hssi_xcvr_cfg_rb_nfrzdrv                                         = "dcc_freeze",
		parameter hssi_xcvr_cfg_rb_selflock                                        = "dcc_en_cntr_lock",
		parameter hssi_xcvr_cfg_reset_rx_bit_counter                               = "noreset_rxbit_cnt",
		parameter hssi_xcvr_cfg_restart_seq_sm                                     = "seq_sm_idle",
		parameter hssi_xcvr_cfg_revbitorder                                        = "rev_bit_order_dis",
		parameter hssi_xcvr_cfg_rx_bit_counter_rollover                            = 6304,
		parameter hssi_xcvr_cfg_rx_fifo_lat_en                                     = 0,
		parameter hssi_xcvr_cfg_rx_pcs_data_sel                                    = "sel_rx_fifo_data",
		parameter hssi_xcvr_cfg_rxbit_cntr_pma                                     = "sel_async_cnt_fec",
		parameter hssi_xcvr_cfg_sel_bit_counter_adder                              = "ser_fact_32",
		parameter hssi_xcvr_cfg_sel_hw_decode_mode                                 = "hwdec_disable",
		parameter hssi_xcvr_cfg_tbus_sel                                           = "tbus_sel_zero",
		parameter hssi_xcvr_cfg_test_clk_pll_en_n                                  = "dcc_tclk_pll_dis",
		parameter hssi_xcvr_cfg_tx_fifo_lat_en                                     = 0,
		parameter hssi_xcvr_channel_mode                                           = "xcvr_duplex",
		parameter hssi_xcvr_clk_en_direct_tx                                       = "dis_tx_direct_clk",
		parameter hssi_xcvr_clk_en_div66_rx                                        = "en_rx_div66_clk",
		parameter hssi_xcvr_clk_en_ehip_d2_tx                                      = "dis_tx_ehip_clk",
		parameter hssi_xcvr_clk_en_fec_d2_tx                                       = "dis_tx_fec_clk",
		parameter hssi_xcvr_clk_en_fifo_rd_rx                                      = "en_rx_fifo_rd_clk",
		parameter hssi_xcvr_clk_en_fifo_rx                                         = "en_fifo_clk_rx",
		parameter hssi_xcvr_clk_en_full_rx                                         = "en_rx_full_clk",
		parameter hssi_xcvr_clk_en_full_tx                                         = "en_tx_full_clk",
		parameter hssi_xcvr_clk_en_half_rx                                         = "en_rx_half_clk",
		parameter hssi_xcvr_clk_en_pcs_d2_tx                                       = "en_tx_pcs_clk",
		parameter hssi_xcvr_clk_en_rx                                              = "en_rx_clk",
		parameter hssi_xcvr_clk_en_rx_adapt                                        = "en_rx_adapt_clk",
		parameter hssi_xcvr_clk_en_tx                                              = "en_tx_clk",
		parameter hssi_xcvr_clk_en_tx_datapath                                     = "en_tx_datapath_clk",
		parameter hssi_xcvr_clk_en_tx_gbx                                          = "en_tx_gb_clk",
		parameter hssi_xcvr_int_core_to_cntl                                       = 0,
		parameter hssi_xcvr_int_if_code                                            = 0,
		parameter hssi_xcvr_int_if_data                                            = 0,
		parameter hssi_xcvr_int_seq10_txeq_amp                                     = 0,
		parameter hssi_xcvr_int_seq11_txeq_post                                    = 238,
		parameter hssi_xcvr_int_seq12_txeq_broadcast                               = 241,
		parameter hssi_xcvr_int_seq13_rx_pll_recal                                 = "rx_pll_recal_en",
		parameter hssi_xcvr_int_seq13_tx_pll_recal                                 = "tx_pll_recal_en",
		parameter hssi_xcvr_int_seq1_tx_clk_slip_cnt                               = 0,
		parameter hssi_xcvr_int_seq1_tx_phase_load_cnt                             = 0,
		parameter hssi_xcvr_int_seq1_tx_slip_always_on                             = "dis_tx_always_on",
		parameter hssi_xcvr_int_seq2_rx_clk_slip_cnt                               = 28,
		parameter hssi_xcvr_int_seq2_rx_phase_load_cnt                             = 0,
		parameter hssi_xcvr_int_seq2_rx_slip_always_on                             = "en_rx_always_on",
		parameter hssi_xcvr_int_seq3_refclk_cfg_both                               = "refclk_cfg_tx",
		parameter hssi_xcvr_int_seq3_tx_bit_rate                                   = "tx_full_rate",
		parameter hssi_xcvr_int_seq3_tx_refclk_ratio                               = 66,
		parameter hssi_xcvr_int_seq3_txpll_refclk_sel                              = "tx_refclk_sel_rck0",
		parameter hssi_xcvr_int_seq4_refclk_cfg_both                               = "refclk_cfg_rx",
		parameter hssi_xcvr_int_seq4_rx_bit_rate                                   = "rx_full_rate",
		parameter hssi_xcvr_int_seq4_rx_refclk_ratio                               = 66,
		parameter hssi_xcvr_int_seq4_rxpll_refclk_sel                              = "rx_refclk_sel_rck0",
		parameter hssi_xcvr_int_seq5_ph_opt                                        = "dis_phase_opt",
		parameter hssi_xcvr_int_seq6_rx_sr_enc                                     = "rx_enc_is_nrz",
		parameter hssi_xcvr_int_seq6_rx_width                                      = "rx_width_32b",
		parameter hssi_xcvr_int_seq6_tx_sr_enc                                     = "tx_enc_is_nrz",
		parameter hssi_xcvr_int_seq6_tx_width                                      = "tx_width_32b",
		parameter hssi_xcvr_int_seq7_txeq_pre1                                     = 246,
		parameter hssi_xcvr_int_seq8_txeq_slew                                     = 255,
		parameter hssi_xcvr_int_seq9_txeq_atten                                    = 0,
		parameter hssi_xcvr_interrupt_cntl_ovr_en                                  = "aib_ovr_if_cntl",
		parameter hssi_xcvr_interrupt_core_stat_sel_msw                            = "sel_core_stat_msw",
		parameter hssi_xcvr_interrupt_in_prog_assert                               = "dis_int_in_prog_assert",
		parameter hssi_xcvr_is_dyn_reconfigurable                                  = "false",
		parameter hssi_xcvr_lpbk_mode                                              = "lpbk_disable",
		parameter hssi_xcvr_powerdown_mode                                         = "false",
		parameter hssi_xcvr_powermode_ac_avmm_freq_hz                              = "150000000",
		parameter hssi_xcvr_powermode_ac_csr                                       = "ac_xcvr_csr_on",
		parameter hssi_xcvr_powermode_ac_serdes_rx_par_freq_hz                     = "161132812",
		parameter hssi_xcvr_powermode_ac_serdes_tx_par_freq_hz                     = "161132812",
		parameter hssi_xcvr_powermode_ac_xcvrif_rx                                 = "ac_rxif_hip",
		parameter hssi_xcvr_powermode_ac_xcvrif_tx                                 = "ac_txif_hip",
		parameter hssi_xcvr_powermode_dc_csr                                       = "dc_xcvr_csr_on",
		parameter hssi_xcvr_powermode_dc_xcvrif_rx                                 = "dc_rxif_on",
		parameter hssi_xcvr_powermode_dc_xcvrif_tx                                 = "dc_txif_on",
		parameter hssi_xcvr_rst_en_rx                                              = "rx_dis_ehip_fec_pcs",
		parameter hssi_xcvr_rx_adapt_order_sel                                     = "rx_adapt_order_sel_0",
		parameter hssi_xcvr_rx_bitslip                                             = "en_rx_user_bitslip",
		parameter hssi_xcvr_rx_c_revbitorder                                       = "dis_rx_c_revbitorder",
		parameter hssi_xcvr_rx_datarate_bps                                        = "10312500000",
		parameter hssi_xcvr_rx_det_latency_en                                      = "rx_det_en",
		parameter hssi_xcvr_rx_fifo_clk_sel                                        = "fifo_clk_sel2",
		parameter hssi_xcvr_rx_gb_idwidth                                          = "rx_gb_idwidth_64b",
		parameter hssi_xcvr_rx_gb_mode                                             = "rx_gb_66_64",
		parameter hssi_xcvr_rx_gb_odwidth                                          = "rx_gb_odwidth_66b",
		parameter hssi_xcvr_rx_interleave_mode                                     = "rx_il_disable",
		parameter hssi_xcvr_rx_pma_width                                           = "rx_width_32",
		parameter hssi_xcvr_rx_pma_width_sd                                        = "32",
		parameter hssi_xcvr_rx_rden_sel                                            = "rden_frm_fifo",
		parameter hssi_xcvr_rx_refclk_freq                                         = "156250000",
		parameter hssi_xcvr_rx_revbitorder                                         = "dis_rx_revbitorder",
		parameter hssi_xcvr_rx_sh_location                                         = "rx_sh_location_65_64",
		parameter hssi_xcvr_rx_tag_sel                                             = "rx_tag_sel_lat_tag",
		parameter hssi_xcvr_rx_width_adapt                                         = "rx_width_adp_en",
		parameter hssi_xcvr_rxfifo_ae_thld                                         = 4,
		parameter hssi_xcvr_rxfifo_af_thld                                         = 20,
		parameter hssi_xcvr_rxfifo_e_thld                                          = 1,
		parameter hssi_xcvr_rxfifo_f_thld                                          = 31,
		parameter hssi_xcvr_rxfifo_rd_empty                                        = "prevent_rd_rx_fifo_empty",
		parameter hssi_xcvr_rxfifo_wr_full                                         = "prevent_wr_rx_fifo_full",
		parameter hssi_xcvr_seq_en_phaseopt                                        = "dis_ph_opt_seq",
		parameter hssi_xcvr_seq_en_reserved1                                       = "dis_reserved1_seq",
		parameter hssi_xcvr_seq_en_reserved2                                       = "dis_reserved2_seq",
		parameter hssi_xcvr_seq_en_reserved3                                       = "dis_reserved3_seq",
		parameter hssi_xcvr_seq_en_reserved4                                       = "dis_reserved4_seq",
		parameter hssi_xcvr_seq_en_reserved5                                       = "dis_reserved5_seq",
		parameter hssi_xcvr_seq_en_reserved6                                       = "dis_reserved6_seq",
		parameter hssi_xcvr_seq_en_reserved7                                       = "dis_reserved7_seq",
		parameter hssi_xcvr_seq_en_rx_phase_slip                                   = "en_rx_phase_slip_seq",
		parameter hssi_xcvr_seq_en_tx_phase_slip                                   = "dis_tx_phase_slip_seq",
		parameter hssi_xcvr_serdes_rx_enc                                          = "rx_nrz",
		parameter hssi_xcvr_serdes_tx_enc                                          = "tx_nrz",
		parameter hssi_xcvr_set_int_seq0                                           = "set_int_seq0",
		parameter hssi_xcvr_set_int_seq1                                           = "set_int_seq1",
		parameter hssi_xcvr_set_int_seq10                                          = "set_int_seq10",
		parameter hssi_xcvr_set_int_seq11                                          = "set_int_seq11",
		parameter hssi_xcvr_set_int_seq12                                          = "set_int_seq12",
		parameter hssi_xcvr_set_int_seq13                                          = "set_int_seq13",
		parameter hssi_xcvr_set_int_seq14_code                                     = 0,
		parameter hssi_xcvr_set_int_seq14_data                                     = 0,
		parameter hssi_xcvr_set_int_seq15_code                                     = 0,
		parameter hssi_xcvr_set_int_seq15_data                                     = 0,
		parameter hssi_xcvr_set_int_seq16_code                                     = 0,
		parameter hssi_xcvr_set_int_seq16_data                                     = 0,
		parameter hssi_xcvr_set_int_seq17_code                                     = 0,
		parameter hssi_xcvr_set_int_seq17_data                                     = 0,
		parameter hssi_xcvr_set_int_seq18_code                                     = 0,
		parameter hssi_xcvr_set_int_seq18_data                                     = 0,
		parameter hssi_xcvr_set_int_seq19_code                                     = 0,
		parameter hssi_xcvr_set_int_seq19_data                                     = 0,
		parameter hssi_xcvr_set_int_seq2                                           = "set_int_seq2",
		parameter hssi_xcvr_set_int_seq3                                           = "set_int_seq3",
		parameter hssi_xcvr_set_int_seq4                                           = "set_int_seq4",
		parameter hssi_xcvr_set_int_seq5                                           = "set_int_seq5",
		parameter hssi_xcvr_set_int_seq6                                           = "set_int_seq6",
		parameter hssi_xcvr_set_int_seq7                                           = "set_int_seq7",
		parameter hssi_xcvr_set_int_seq8                                           = "set_int_seq8",
		parameter hssi_xcvr_set_int_seq9                                           = "set_int_seq9",
		parameter hssi_xcvr_set_refclk_scratch0                                    = "i_refclk0",
		parameter hssi_xcvr_set_refclk_scratch1                                    = "i_refclk1",
		parameter hssi_xcvr_set_refclk_scratch2                                    = "i_refclk2",
		parameter hssi_xcvr_set_refclk_scratch3                                    = "i_refclk3",
		parameter hssi_xcvr_sh_location                                            = "tx_sh_location_65_64",
		parameter hssi_xcvr_soft_reset_rx                                          = "dis_sft_rst_rx",
		parameter hssi_xcvr_soft_reset_tx                                          = "dis_sft_rst_tx",
		parameter hssi_xcvr_sup_mode                                               = "user_mode",
		parameter hssi_xcvr_topology                                               = "elane_1ch",
		parameter hssi_xcvr_tx_adapt_order_sel                                     = "tx_adapt_order_sel_1",
		parameter hssi_xcvr_tx_bitslip                                             = "dis_tx_user_bitslip",
		parameter hssi_xcvr_tx_clk_dp_sel                                          = "tx_clk_dp_sel_1",
		parameter hssi_xcvr_tx_data_in_sel                                         = "tx_data_in_sel_0",
		parameter hssi_xcvr_tx_datarate_bps                                        = "10312500000",
		parameter hssi_xcvr_tx_det_latency_en                                      = "tx_det_en",
		parameter hssi_xcvr_tx_gb_idwidth                                          = "tx_gb_idwidth_66b",
		parameter hssi_xcvr_tx_gb_mode                                             = "tx_gb_66_64",
		parameter hssi_xcvr_tx_gb_odwidth                                          = "tx_gb_odwidth_64b",
		parameter hssi_xcvr_tx_interleave_mode                                     = "tx_il_disable",
		parameter hssi_xcvr_tx_pma_width                                           = "tx_width_32",
		parameter hssi_xcvr_tx_pma_width_sd                                        = "32",
		parameter hssi_xcvr_tx_refclk_freq                                         = "156250000",
		parameter hssi_xcvr_tx_reset_val_31_0                                      = "0",
		parameter hssi_xcvr_tx_reset_val_63_32                                     = "0",
		parameter hssi_xcvr_tx_reset_val_66_64                                     = 0,
		parameter hssi_xcvr_tx_width_adapt                                         = "tx_width_adp_en",
		parameter hssi_xcvr_txfifo_ae_thld                                         = 7,
		parameter hssi_xcvr_txfifo_af_thld                                         = 20,
		parameter hssi_xcvr_txfifo_e_thld                                          = 0,
		parameter hssi_xcvr_txfifo_f_thld                                          = 31,
		parameter hssi_xcvr_txfifo_ph_comp                                         = "dis_ph_comp",
		parameter hssi_xcvr_txfifo_rd_empty                                        = "allow_rd_tx_fifo_empty",
		parameter hssi_xcvr_txfifo_wr_full                                         = "allow_wr_tx_fifo_full",
		parameter hssi_xcvr_xcvr_spare_ctrl0                                       = "0",
		parameter hssi_xcvr_xcvr_spare_ctrl1                                       = "0",
		parameter hssi_xcvr_silicon_rev                                            = "10nm8acr3a",
		parameter hssi_xcvr_set_refclk_scratch4                                    = "i_refclk4",
		parameter hssi_xcvr_refclk_mux_powerdown_mode                              = "false",
		parameter hssi_xcvr_refclk_mux_topology                                    = "disabled_block",
		parameter hssi_xcvr_refclk_mux_silicon_rev                                 = "10nm8acr3a",
		parameter enable_deskew_ini                                                = 0,
		parameter device_revision                                                  = "10nm8acr3a",
		parameter silicon_revision                                                 = "10nm8acr3a",
		parameter deskew_pma_only_enable                                           = 0,
		parameter bti_channels_hssi_xcvr_bti_protected                             = 0,
		parameter bti_channels_hssi_xcvr_bti_ref_clock_sel                         = "i_refclk0",
		parameter bti_channels_hssi_xcvr_bti_ref_clock_freq_mhz                    = "100",
		parameter bti_channels_hssi_xcvr_bti_ref_clock_freq_hz                     = "100000000",
		parameter l_xcvr_native_mode                                               = "mode_duplex",
		parameter l_is_for_ptp_channels                                            = 0,
		parameter enable_manual_reset                                              = 0,
		parameter reset_separation_ns                                              = 200,
		parameter space_ns                                                         = 100,
		parameter reduced_sim_time                                                 = 1,
		parameter reduced_reset_sim_time                                           = 0,
		parameter enable_ind_txrx                                                  = 0,
		parameter l_enable_ind_channel                                             = 0,
		parameter enable_seq                                                       = 0,
		parameter t_tx_reset                                                       = 100,
		parameter t_rx_reset                                                       = 100,
		parameter l_num_channels                                                   = 1,
		parameter enable_pma_reset                                                 = 0,
		parameter enable_spico_reset                                               = 0,
		parameter pma_rx_dedicated_refclk_select                                   = 0,
		parameter l_pma_ical_enable                                                = 0,
		parameter l_pma_ical_poweron_enable                                        = 0,
		parameter l_pma_rx_dedicated_refclk_enable                                 = 0,
		parameter l_channels                                                       = 1,
		parameter l_tx_enable                                                      = 1,
		parameter l_rx_enable                                                      = 1,
		parameter l_enable_direct_reset_control                                    = 1,
		parameter l_rsfec_enable                                                   = 0,
		parameter l_pma_func_mode                                                  = "elane",
		parameter l_pma_txrx_pll_refclk0_div_en                                    = 0,
		parameter l_pma_txrx_pll_refclk1_div_en                                    = 0,
		parameter l_pma_txrx_pll_refclk2_div_en                                    = 0,
		parameter l_pma_txrx_pll_refclk3_div_en                                    = 0,
		parameter l_pma_txrx_pll_refclk4_div_en                                    = 0,
		parameter pldif_tx_fast_pipeln_reg_enable                                  = 0,
		parameter pldif_rx_fast_pipeln_reg_enable                                  = 0,
		parameter pldif_rx_double_width_transfer_enable                            = 0,
		parameter pldif_tx_coreclkin_clock_network                                 = "dedicated",
		parameter enable_port_tx_clkin2                                            = 1,
		parameter pldif_tx_coreclkin2_clock_network                                = "dedicated",
		parameter pldif_rx_coreclkin_clock_network                                 = "dedicated",
		parameter l_hssi_xcvr_set_refclk_sel                                       = "i_refclk0",
		parameter l_hssi_xcvr_tx_deskew                                            = "tx_dsk_dis",
		parameter l_hssi_xcvr_powermode_ac_serdes_rx                               = "ac_rx_serdes_on",
		parameter l_hssi_xcvr_powermode_ac_serdes_tx                               = "ac_tx_serdes_on",
		parameter l_hssi_xcvr_cfg_hw_mode_sel                                      = "hwdec_disabled_block",
		parameter l_hssi_xcvr_seq_en_tx_post1                                      = "dis_tx_post1_seq",
		parameter l_hssi_xcvr_seq_en_tx_pre1                                       = "dis_tx_pre1_seq",
		parameter l_hssi_xcvr_seq_en_tx_slew                                       = "dis_tx_slew_seq",
		parameter l_hssi_xcvr_serdes_en_seq                                        = "en_serdes_seq",
		parameter l_hssi_xcvr_set_int_seq_serd_en                                  = "seq_en_all",
		parameter l_hssi_xcvr_tx_clk_out_sel                                       = "tx_clk_out_sel_0",
		parameter l_hssi_xcvr_rx_ml_sel                                            = "rx_ml_sel_0",
		parameter l_hssi_xcvr_tx_dskew_ml_sel                                      = "ml_dsk_sel_ckb_above_ckb_below",
		parameter l_hssi_xcvr_func_mode                                            = "elane",
		parameter l_hssi_xcvr_seq_en_bitwidth                                      = "en_bitwidth_seq",
		parameter l_hssi_xcvr_seq_en_crc                                           = "dis_crc_seq",
		parameter l_hssi_xcvr_seq_en_rx_bitrate                                    = "en_rx_bitrate_seq",
		parameter l_hssi_xcvr_seq_en_tx_amp                                        = "dis_tx_amp_seq",
		parameter l_hssi_xcvr_seq_en_tx_atten                                      = "dis_tx_atten_seq",
		parameter l_hssi_xcvr_seq_en_tx_bitrate                                    = "en_tx_bitrate_seq",
		parameter l_hssi_xcvr_seq_en_tx_broadcast                                  = "dis_tx_broadcast_seq",
		parameter l_hssi_xcvr_rx_adapter_sel                                       = "rx_adapter_sel_data_reg",
		parameter l_hssi_xcvr_interrupt_window_enable                              = "en_window_logic",
		parameter l_hssi_xcvr_tx_ml_sel                                            = "tx_ml_sel_0",
		parameter l_hssi_xcvr_en_tx_deskew                                         = "dis_tx_deskew",
		parameter l_hssi_xcvr_int_seq3_refclk_sync_master                          = "refclk_sync_master",
		parameter l_hssi_xcvr_powermode_ac_serdes_rx_enc_par_freq_hz               = "161132812",
		parameter l_hssi_xcvr_powermode_ac_serdes_rx_ui_freq_hz                    = "10312500000",
		parameter l_hssi_xcvr_powermode_ac_serdes_tx_enc_par_freq_hz               = "161132812",
		parameter l_hssi_xcvr_powermode_ac_serdes_tx_ui_freq_hz                    = "10312500000",
		parameter l_hssi_xcvr_powermode_dc_serdes_tx                               = "dc_tx_serdes_on",
		parameter l_hssi_xcvr_powermode_dc_serdes_rx                               = "dc_rx_serdes_on",
		parameter l_rcfg_ifaces                                                    = 1,
		parameter bti_use_tx_refclk                                                = 1,
		parameter bti_hssi_xcvr_tx_data_rate_bps                                   = "2500000000",
		parameter bti_hssi_xcvr_rx_data_rate_bps                                   = "2500000000",
		parameter bti_hssi_xcvr_cfg_rb_dcc_byp                                     = "dcc_byp_en",
		parameter bti_hssi_xcvr_cfg_rb_dcc_en                                      = "dcc_mast_dis",
		parameter bti_hssi_xcvr_int_seq3_tx_refclk_ratio                           = "20",
		parameter bti_hssi_xcvr_int_seq4_rx_refclk_ratio                           = "20",
		parameter bti_powermode_ac_serdes_tx_par_freq_hz                           = "39062500",
		parameter bti_powermode_ac_serdes_rx_par_freq_hz                           = "39062500",
		parameter bti_hssi_xcvr_passed_phony_tx_data_rate_bps                      = "2500000000",
		parameter bti_hssi_xcvr_passed_phony_tx_data_rate_mbps                     = "2500.0",
		parameter l_hssi_xcvr_tx_if_slv_bonding_config                             = "dis_tx_if_slv_bonding_config",
		parameter bti_hssi_xcvr_powermode_ac_serdes_tx                             = "ac_tx_serdes_on",
		parameter bti_hssi_xcvr_powermode_ac_serdes_rx                             = "ac_rx_serdes_on",
		parameter bti_hssi_xcvr_powermode_ac_serdes_tx_ui_freq_hz                  = "2500000000",
		parameter bti_hssi_xcvr_powermode_ac_serdes_rx_ui_freq_hz                  = "2500000000",
		parameter bti_hssi_xcvr_powermode_ac_serdes_tx_enc_par_freq_hz             = "39062500",
		parameter bti_hssi_xcvr_powermode_ac_serdes_rx_enc_par_freq_hz             = "39062500",
		parameter bti_hssi_xcvr_powermode_dc_serdes_tx                             = "dc_tx_serdes_on",
		parameter bti_hssi_xcvr_powermode_dc_serdes_rx                             = "dc_rx_serdes_on",
		parameter DR_NRZ_PAM4                                                      = 0,
		parameter rcfg_shared                                                      = 0,
		parameter adme_prot_mode                                                   = "teng",
		parameter adme_data_rate                                                   = "10312500000",
		parameter rcp_load_enable                                                  = 0,
		parameter rcfg_enable                                                      = 1,
		parameter rcfg_jtag_enable                                                 = 1,
		parameter rcfg_separate_avmm_busy                                          = 0,
		parameter dbg_embedded_debug_enable                                        = 1,
		parameter dbg_capability_reg_enable                                        = 1,
		parameter dbg_user_identifier                                              = 0,
		parameter dbg_stat_soft_logic_enable                                       = 1,
		parameter dbg_ctrl_soft_logic_enable                                       = 1,
		parameter rcfg_emb_strm_enable                                             = 0,
		parameter rcfg_profile_cnt                                                 = 2,
		parameter l_hssi_rsfec_is_ehip_mode                                        = 0,
		parameter l_hssi_rsfec_is_elane_mode                                       = 0,
		parameter l_hssi_rsfec_is_direct_fec_mode                                  = 0,
		parameter l_hssi_rsfec_avmm2_func_mode                                     = "c3adpt_disable",
		parameter l_hssi_rsfec_pldadapt_avmm_clk_scg_en                            = "disable",
		parameter l_hssi_rsfec_hssiadapt_avmm_clk_scg_en                           = "disable",
		parameter l_hssi_rsfec_hssiadapt_osc_clk_scg_en                            = "disable",
		parameter l_hssi_rsfec_pldadapt_osc_clk_scg_en                             = "disable",
		parameter l_hssi_rsfec_hssiadapt_avmm_clk_dcg_en                           = "disable"
	) (
		input  wire [l_channels-1:0]         tx_pmaif_reset,                             //                             tx_pmaif_reset.reset
		input  wire [l_channels-1:0]         rx_pmaif_reset,                             //                             rx_pmaif_reset.reset
		input  wire [l_channels-1:0]         enh_reset,                                  //                                  enh_reset.reset
		output wire [l_channels-1:0]         enh_reset_stat,                             //                             enh_reset_stat.enh_reset_stat
		output wire [l_channels-1:0]         enh_ready,                                  //                                  enh_ready.enh_ready
		input  wire [l_channels-1:0]         enh_pld_ready,                              //                              enh_pld_ready.enh_pld_ready
		input  wire [l_channels-1:0]         tx_enh_reset,                               //                               tx_enh_reset.reset
		output wire [l_channels-1:0]         tx_enh_reset_stat,                          //                          tx_enh_reset_stat.tx_enh_reset_stat
		input  wire [l_channels-1:0]         rx_enh_reset,                               //                               rx_enh_reset.reset
		output wire [l_channels-1:0]         rx_enh_reset_stat,                          //                          rx_enh_reset_stat.rx_enh_reset_stat
		input  wire [l_channels-1:0]         tx_aib_reset,                               //                               tx_aib_reset.reset
		input  wire [l_channels-1:0]         rx_aib_reset,                               //                               rx_aib_reset.reset
		output wire [l_channels-1:0]         tx_transfer_ready,                          //                          tx_transfer_ready.tx_transfer_ready
		output wire [l_channels-1:0]         rx_transfer_ready,                          //                          rx_transfer_ready.rx_transfer_ready
		output wire [l_channels-1:0]         osc_transfer_en,                            //                            osc_transfer_en.osc_transfer_en
		output wire [l_channels-1:0]         tx_fifo_ready,                              //                              tx_fifo_ready.tx_fifo_ready
		output wire [l_channels-1:0]         rx_fifo_ready,                              //                              rx_fifo_ready.rx_fifo_ready
		output wire [l_channels-1:0]         tx_dll_lock,                                //                                tx_dll_lock.tx_dll_lock
		output wire [l_channels-1:0]         tx_pma_ready,                               //                               tx_pma_ready.tx_pma_ready
		output wire [l_channels-1:0]         rx_pma_ready,                               //                               rx_pma_ready.rx_pma_ready
		output wire [l_channels-1:0]         tx_serial_data,                             //                             tx_serial_data.tx_serial_data
		output wire [l_channels-1:0]         tx_serial_data_n,                           //                           tx_serial_data_n.tx_serial_data_n
		input  wire [l_channels-1:0]         rx_serial_data,                             //                             rx_serial_data.rx_serial_data
		input  wire [l_channels-1:0]         rx_serial_data_n,                           //                           rx_serial_data_n.rx_serial_data_n
		input  wire                          pll_refclk0,                                //                                pll_refclk0.clk
		input  wire                          pll_refclk1,                                //                                pll_refclk1.clk
		input  wire                          pll_refclk2,                                //                                pll_refclk2.clk
		input  wire                          pll_refclk3,                                //                                pll_refclk3.clk
		input  wire                          pll_refclk4,                                //                                pll_refclk4.clk
		output wire [l_channels-1:0]         rx_is_lockedtodata,                         //                         rx_is_lockedtodata.rx_is_lockedtodata
		input  wire [(l_channels*80)-1:0]    tx_parallel_data,                           //                           tx_parallel_data.tx_parallel_data
		output wire [(l_channels*80)-1:0]    rx_parallel_data,                           //                           rx_parallel_data.rx_parallel_data
		input  wire [l_channels-1:0]         tx_coreclkin,                               //                               tx_coreclkin.clk
		input  wire [l_channels-1:0]         rx_coreclkin,                               //                               rx_coreclkin.clk
		input  wire [l_channels-1:0]         tx_coreclkin2,                              //                              tx_coreclkin2.clk
		output wire [l_channels-1:0]         tx_clkout,                                  //                                  tx_clkout.clk
		output wire [l_channels-1:0]         tx_clkout2,                                 //                                 tx_clkout2.clk
		output wire [l_channels-1:0]         rx_clkout,                                  //                                  rx_clkout.clk
		output wire [l_channels-1:0]         rx_clkout2,                                 //                                 rx_clkout2.clk
		output wire [l_channels-1:0]         tx_dl_async_pulse,                          //                          tx_dl_async_pulse.tx_dl_async_pulse
		output wire [l_channels-1:0]         rx_dl_async_pulse,                          //                          rx_dl_async_pulse.rx_dl_async_pulse
		input  wire [l_channels-1:0]         latency_sclk,                               //                               latency_sclk.latency_sclk
		input  wire [l_channels-1:0]         tx_dl_measure_sel,                          //                          tx_dl_measure_sel.tx_dl_measure_sel
		input  wire [l_channels-1:0]         rx_dl_measure_sel,                          //                          rx_dl_measure_sel.rx_dl_measure_sel
		input  wire [l_channels-1:0]         rx_fifo_latency_adj_ena,                    //                    rx_fifo_latency_adj_ena.rx_fifo_latency_adj_ena
		output wire [l_channels-1:0]         tx_fifo_full,                               //                               tx_fifo_full.tx_fifo_full
		output wire [l_channels-1:0]         tx_fifo_empty,                              //                              tx_fifo_empty.tx_fifo_empty
		output wire [l_channels-1:0]         tx_fifo_pfull,                              //                              tx_fifo_pfull.tx_fifo_pfull
		output wire [l_channels-1:0]         tx_fifo_pempty,                             //                             tx_fifo_pempty.tx_fifo_pempty
		output wire [l_channels-1:0]         rx_fifo_full,                               //                               rx_fifo_full.rx_fifo_full
		output wire [l_channels-1:0]         rx_fifo_empty,                              //                              rx_fifo_empty.rx_fifo_empty
		output wire [l_channels-1:0]         rx_fifo_pfull,                              //                              rx_fifo_pfull.rx_fifo_pfull
		output wire [l_channels-1:0]         rx_fifo_pempty,                             //                             rx_fifo_pempty.rx_fifo_pempty
		input  wire [l_channels-1:0]         rx_fifo_rd_en,                              //                              rx_fifo_rd_en.rx_fifo_rd_en
		input  wire [l_channels-1:0]         enh_force_rcfg_reset,                       //                       enh_force_rcfg_reset.reset
		output wire [l_channels-1:0]         enh_initialized,                            //                            enh_initialized.enh_initialized
		input  wire [l_channels-1:0]         enh_clear_internal_error,                   //                   enh_clear_internal_error.enh_clear_internal_error
		output wire [l_channels-1:0]         enh_internal_error,                         //                         enh_internal_error.enh_internal_error
		input  wire [(l_channels*8)-1:0]     tx_enh_pfc,                                 //                                 tx_enh_pfc.tx_enh_pfc
		input  wire [l_channels-1:0]         tx_enh_pause,                               //                               tx_enh_pause.tx_enh_pause
		output wire [l_channels-1:0]         tx_enh_pmaif_fifo_almost_full,              //              tx_enh_pmaif_fifo_almost_full.tx_enh_pmaif_fifo_almost_full
		output wire [l_channels-1:0]         tx_enh_pmaif_fifo_almost_empty,             //             tx_enh_pmaif_fifo_almost_empty.tx_enh_pmaif_fifo_almost_empty
		output wire [l_channels-1:0]         tx_enh_pmaif_fifo_overflow,                 //                 tx_enh_pmaif_fifo_overflow.tx_enh_pmaif_fifo_overflow
		output wire [l_channels-1:0]         tx_enh_pmaif_fifo_underflow,                //                tx_enh_pmaif_fifo_underflow.tx_enh_pmaif_fifo_underflow
		output wire [l_channels-1:0]         rx_enh_aligned,                             //                             rx_enh_aligned.rx_enh_aligned
		output wire [l_channels-1:0]         rx_enh_blk_lock,                            //                            rx_enh_blk_lock.rx_enh_blk_lock
		output wire [l_channels-1:0]         rx_enh_highber,                             //                             rx_enh_highber.rx_enh_highber
		input  wire [l_channels-1:0]         rx_enh_signal_ok,                           //                           rx_enh_signal_ok.rx_enh_signal_ok
		output wire [l_channels-1:0]         rx_enh_local_fault,                         //                         rx_enh_local_fault.rx_enh_local_fault
		output wire [l_channels-1:0]         rx_enh_remote_fault,                        //                        rx_enh_remote_fault.rx_enh_remote_fault
		output wire [(l_channels*8)-1:0]     rx_enh_pfc,                                 //                                 rx_enh_pfc.rx_enh_pfc
		output wire [l_channels-1:0]         rx_enh_pause,                               //                               rx_enh_pause.rx_enh_pause
		output wire [l_channels-1:0]         rx_enh_pmaif_fifo_overflow,                 //                 rx_enh_pmaif_fifo_overflow.rx_enh_pmaif_fifo_overflow
		input  wire [l_rcfg_ifaces-1:0]      reconfig_clk,                               //                               reconfig_clk.clk
		input  wire [l_rcfg_ifaces-1:0]      reconfig_reset,                             //                             reconfig_reset.reset
		input  wire [l_rcfg_ifaces-1:0]      reconfig_write,                             //                              reconfig_avmm.write
		input  wire [l_rcfg_ifaces-1:0]      reconfig_read,                              //                                           .read
		input  wire [(l_rcfg_ifaces*19)-1:0] reconfig_address,                           //                                           .address
		input  wire [(l_rcfg_ifaces*8)-1:0]  reconfig_writedata,                         //                                           .writedata
		output wire [(l_rcfg_ifaces*8)-1:0]  reconfig_readdata,                          //                                           .readdata
		output wire [l_rcfg_ifaces-1:0]      reconfig_waitrequest,                       //                                           .waitrequest
		output wire [l_channels-1:0]         ehip_aib_tx_transfer_div2_clk,              //              ehip_aib_tx_transfer_div2_clk.ehip_aib_tx_transfer_div2_clk
		output wire [(l_channels*78)-1:0]    ehip_aib_tx_sync_data,                      //                      ehip_aib_tx_sync_data.ehip_aib_tx_sync_data
		output wire [(l_channels*3)-1:0]     ehip_aib_aib_status,                        //                        ehip_aib_aib_status.ehip_aib_aib_status
		input  wire [l_channels-1:0]         aib_ehip_rx_ehip_fr_clk,                    //                    aib_ehip_rx_ehip_fr_clk.aib_ehip_rx_ehip_fr_clk
		input  wire [l_channels-1:0]         aib_ehip_rx_fec_fr_clk,                     //                     aib_ehip_rx_fec_fr_clk.aib_ehip_rx_fec_fr_clk
		input  wire [l_channels-1:0]         aib_ehip_tx_ehip_clk,                       //                       aib_ehip_tx_ehip_clk.aib_ehip_tx_ehip_clk
		input  wire [l_channels-1:0]         aib_ehip_rx_ehip_clk,                       //                       aib_ehip_rx_ehip_clk.aib_ehip_rx_ehip_clk
		input  wire [(l_channels*78)-1:0]    aib_ehip_rx_sync_data,                      //                      aib_ehip_rx_sync_data.aib_ehip_rx_sync_data
		output wire [l_channels-1:0]         ehip_pma_tx_pma_clk,                        //                        ehip_pma_tx_pma_clk.ehip_pma_tx_pma_clk
		input  wire [l_channels-1:0]         pma_ehip_rx_ehip_fifo_rst_n,                //                pma_ehip_rx_ehip_fifo_rst_n.pma_ehip_rx_ehip_fifo_rst_n
		input  wire [l_channels-1:0]         pma_ehip_tx_ehip_clk_div2,                  //                  pma_ehip_tx_ehip_clk_div2.pma_ehip_tx_ehip_clk_div2
		input  wire [l_channels-1:0]         pma_ehip_rx_ehip_clk_div2,                  //                  pma_ehip_rx_ehip_clk_div2.pma_ehip_rx_ehip_clk_div2
		input  wire [l_channels-1:0]         elane_ehip_shared_clk,                      //                      elane_ehip_shared_clk.elane_ehip_shared_clk
		input  wire [(l_channels*2)-1:0]     elane_ehip_ptp_mac_tx_fp,                   //                   elane_ehip_ptp_mac_tx_fp.elane_ehip_ptp_mac_tx_fp
		input  wire [(l_channels*24)-1:0]    elane_ehip_ptp_mac_ts,                      //                      elane_ehip_ptp_mac_ts.elane_ehip_ptp_mac_ts
		input  wire [(l_channels*3)-1:0]     elane_ehip_ptp_mac_ins_type,                //                elane_ehip_ptp_mac_ins_type.elane_ehip_ptp_mac_ins_type
		input  wire [(l_channels*3)-1:0]     elane_ehip_ptp_mac_byte_offset,             //             elane_ehip_ptp_mac_byte_offset.elane_ehip_ptp_mac_byte_offset
		input  wire [(l_channels*2)-1:0]     elane_ehip_ptp_deskewed_tx_fp,              //              elane_ehip_ptp_deskewed_tx_fp.elane_ehip_ptp_deskewed_tx_fp
		input  wire [(l_channels*24)-1:0]    elane_ehip_ptp_deskewed_ts,                 //                 elane_ehip_ptp_deskewed_ts.elane_ehip_ptp_deskewed_ts
		input  wire [(l_channels*3)-1:0]     elane_ehip_ptp_deskewed_ins_type,           //           elane_ehip_ptp_deskewed_ins_type.elane_ehip_ptp_deskewed_ins_type
		input  wire [(l_channels*3)-1:0]     elane_ehip_ptp_deskewed_byte_offset,        //        elane_ehip_ptp_deskewed_byte_offset.elane_ehip_ptp_deskewed_byte_offset
		input  wire [l_channels-1:0]         elane_ehip_ptp_lane_deskew_got_marker,      //      elane_ehip_ptp_lane_deskew_got_marker.elane_ehip_ptp_lane_deskew_got_marker
		input  wire [(l_channels*6)-1:0]     elane_ehip_ptp_lane_deskew_tap_sel_one_hot, // elane_ehip_ptp_lane_deskew_tap_sel_one_hot.elane_ehip_ptp_lane_deskew_tap_sel_one_hot
		input  wire [l_channels-1:0]         elane_ehip_ptp_lane_deskew_deskew_marker,   //   elane_ehip_ptp_lane_deskew_deskew_marker.elane_ehip_ptp_lane_deskew_deskew_marker
		output wire [l_channels-1:0]         ehip_elane_ptp_tx_ts_valid,                 //                 ehip_elane_ptp_tx_ts_valid.ehip_elane_ptp_tx_ts_valid
		output wire [(l_channels*12)-1:0]    ehip_elane_ptp_tx_ts,                       //                       ehip_elane_ptp_tx_ts.ehip_elane_ptp_tx_ts
		output wire [(l_channels*2)-1:0]     ehip_elane_ptp_tx_ts_fp,                    //                    ehip_elane_ptp_tx_ts_fp.ehip_elane_ptp_tx_ts_fp
		output wire [(l_channels*23)-1:0]    ehip_elane_rx_ptp_ts,                       //                       ehip_elane_rx_ptp_ts.ehip_elane_rx_ptp_ts
		output wire [l_channels-1:0]         ehip_elane_ptp_fifo_share_wr_en,            //            ehip_elane_ptp_fifo_share_wr_en.ehip_elane_ptp_fifo_share_wr_en
		output wire [l_channels-1:0]         ehip_elane_ptp_fifo_share_rd_en,            //            ehip_elane_ptp_fifo_share_rd_en.ehip_elane_ptp_fifo_share_rd_en
		output wire [l_channels-1:0]         ehip_elane_shared_dsk_done,                 //                 ehip_elane_shared_dsk_done.ehip_elane_shared_dsk_done
		output wire [l_channels-1:0]         ehip_elane_shared_clear,                    //                    ehip_elane_shared_clear.ehip_elane_shared_clear
		output wire [l_channels-1:0]         ehip_elane_am_insert,                       //                       ehip_elane_am_insert.ehip_elane_am_insert
		output wire [l_channels-1:0]         ehip_elane_am_detect,                       //                       ehip_elane_am_detect.ehip_elane_am_detect
		output wire [(l_channels*66)-1:0]    ehip_pmaRsfec_fec_rx_data,                  //                  ehip_pmaRsfec_fec_rx_data.ehip_pmaRsfec_fec_rx_data
		output wire [l_channels-1:0]         ehip_pmaRsfec_fec_rx_data_valid,            //            ehip_pmaRsfec_fec_rx_data_valid.ehip_pmaRsfec_fec_rx_data_valid
		output wire [l_channels-1:0]         ehip_pmaRsfec_fec_rx_data_am_valid,         //         ehip_pmaRsfec_fec_rx_data_am_valid.ehip_pmaRsfec_fec_rx_data_am_valid
		input  wire [(l_channels*66)-1:0]    pmaRsfec_ehip_tx_ehip_data,                 //                 pmaRsfec_ehip_tx_ehip_data.pmaRsfec_ehip_tx_ehip_data
		input  wire [l_channels-1:0]         pmaRsfec_ehip_tx_ehip_dv,                   //                   pmaRsfec_ehip_tx_ehip_dv.pmaRsfec_ehip_tx_ehip_dv
		input  wire [l_channels-1:0]         pmaRsfec_ehip_tx_ehip_fifo_rst_n,           //           pmaRsfec_ehip_tx_ehip_fifo_rst_n.pmaRsfec_ehip_tx_ehip_fifo_rst_n
		input  wire [l_channels-1:0]         pmaRsfec_ehip_tx_ehip_data_am_valid_in,     //     pmaRsfec_ehip_tx_ehip_data_am_valid_in.pmaRsfec_ehip_tx_ehip_data_am_valid_in
		input  wire [l_channels-1:0]         RSFEC_ehip_tx_adpt_clock,                   //                   RSFEC_ehip_tx_adpt_clock.RSFEC_ehip_tx_adpt_clock
		input  wire                          RSFEC_ehip_clock,                           //                           RSFEC_ehip_clock.RSFEC_ehip_clock
		input  wire [(l_channels*4)-1:0]     hip_aib_fsr_in,                             //                             hip_aib_fsr_in.hip_aib_fsr_in
		input  wire [(l_channels*40)-1:0]    hip_aib_ssr_in,                             //                             hip_aib_ssr_in.hip_aib_ssr_in
		output wire [l_channels-1:0]         EHIP_out_o_xcvrif_aib_fsr_out               //              EHIP_out_o_xcvrif_aib_fsr_out.EHIP_out_o_xcvrif_aib_fsr_out
	);

	generate
		// If any of the display statements (or deliberately broken
		// instantiations) within this generate block triggers then this module
		// has been instantiated this module with a set of parameters different
		// from those it was generated for.  This will usually result in a
		// non-functioning system.
		if (hssi_aib_ssm_silicon_rev != "14nm5")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aib_ssm_silicon_rev_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_datasel_gr0 != "aib_datasel0_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_datasel_gr0_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_datasel_gr1 != "aib_datasel1_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_datasel_gr1_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_datasel_gr2 != "aib_datasel2_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_datasel_gr2_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_ddrctrl_gr0 != "aib_ddr0_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_ddrctrl_gr0_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_ddrctrl_gr1 != "aib_ddr1_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_ddrctrl_gr1_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_iinasyncen != "aib_inasyncen_setting2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_iinasyncen_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_iinclken != "aib_inclken_setting3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_iinclken_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_outctrl_gr0 != "aib_outen0_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_outctrl_gr0_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_outctrl_gr1 != "aib_outen1_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_outctrl_gr1_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_outctrl_gr2 != "aib_outen2_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_outctrl_gr2_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_outctrl_gr3 != "aib_outen3_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_outctrl_gr3_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_outndrv_r12 != "aib_ndrv12_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_outndrv_r12_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_outndrv_r56 != "aib_ndrv56_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_outndrv_r56_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_outndrv_r78 != "aib_ndrv78_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_outndrv_r78_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_outpdrv_r12 != "aib_pdrv12_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_outpdrv_r12_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_outpdrv_r56 != "aib_pdrv56_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_outpdrv_r56_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_outpdrv_r78 != "aib_pdrv78_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_outpdrv_r78_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_red_rx_shiften != "aib_red_rx_shift_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_red_rx_shiften_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_clkdiv != "aib_rx_clkdiv_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_clkdiv_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_byp != "aib_rx_dcc_byp_enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_byp_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_byp_iocsr_unused != "aib_rx_dcc_byp_disable_iocsr_unused")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_byp_iocsr_unused_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_cont_cal != "aib_rx_dcc_cal_cont")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_cont_cal_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_cont_cal_iocsr_unused != "aib_rx_dcc_cal_single_iocsr_unused")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_cont_cal_iocsr_unused_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_dft != "aib_rx_dcc_dft_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_dft_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_dft_sel != "aib_rx_dcc_dft_mode0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_dft_sel_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_dll_entest != "aib_rx_dcc_dll_test_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_dll_entest_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_dy_ctl_static != "aib_rx_dcc_dy_ctl_static_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_dy_ctl_static_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_dy_ctlsel != "aib_rx_dcc_dy_ctlsel_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_dy_ctlsel_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_en != "aib_rx_dcc_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_en_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_en_iocsr_unused != "aib_rx_dcc_disable_iocsr_unused")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_en_iocsr_unused_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_manual_dn != "aib_rx_dcc_manual_dn0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_manual_dn_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_manual_up != "aib_rx_dcc_manual_up0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_manual_up_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_rst_prgmnvrt != "aib_rx_dcc_st_rst_prgmnvrt_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_rst_prgmnvrt_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_st_core_dn_prgmnvrt != "aib_rx_dcc_st_core_dn_prgmnvrt_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_st_core_dn_prgmnvrt_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_st_core_up_prgmnvrt != "aib_rx_dcc_st_core_up_prgmnvrt_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_st_core_up_prgmnvrt_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_st_core_updnen != "aib_rx_dcc_st_core_updnen_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_st_core_updnen_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_st_dftmuxsel != "aib_rx_dcc_st_dftmuxsel_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_st_dftmuxsel_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_st_dly_pst != "aib_rx_dcc_st_dly_pst_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_st_dly_pst_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_st_en != "aib_rx_dcc_st_en_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_st_en_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_st_lockreq_muxsel != "aib_rx_dcc_st_lockreq_muxsel_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_st_lockreq_muxsel_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_st_new_dll != "aib_rx_dcc_new_dll_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_st_new_dll_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_st_new_dll2 != "aib_rx_dcc_new_dll2_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_st_new_dll2_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_st_rst != "aib_rx_dcc_st_rst_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_st_rst_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_dcc_test_clk_pll_en_n != "aib_rx_dcc_test_clk_pll_en_n_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_dcc_test_clk_pll_en_n_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_halfcode != "aib_rx_halfcode_enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_halfcode_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_aib_rx_selflock != "aib_rx_selflock_enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_aib_rx_selflock_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_dft_hssitestip_dll_dcc_en != "disable_dft")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_dft_hssitestip_dll_dcc_en_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_op_mode != "rx_dcc_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_op_mode_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_powermode_ac != "rxdatapath_low_speed_pwr")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_powermode_ac_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_powermode_dc != "rxdatapath_powerup")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_powermode_dc_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_redundancy_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_redundancy_en_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_rx_transfer_clk_duty_cycle != "rx_trsf_clk_dc_50_50")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_rx_transfer_clk_duty_cycle_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_rx_transfer_clk_freq != "322265625")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_rx_transfer_clk_freq_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_rx_transfer_clk_freq_hz != "322265625")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_rx_transfer_clk_freq_hz_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_sup_mode != "user_mode")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_sup_mode_check ( .error(1'b1) );
		end
		if (hssi_aibcr_rx_silicon_rev != "10nm8acr3a")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_rx_silicon_rev_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_datasel_gr0 != "aib_datasel0_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_datasel_gr0_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_datasel_gr1 != "aib_datasel1_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_datasel_gr1_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_datasel_gr2 != "aib_datasel2_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_datasel_gr2_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_dllstr_align_clkdiv != "aib_dllstr_align_clkdiv_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_dllstr_align_clkdiv_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_dllstr_align_dcc_dll_dft_sel != "aib_dllstr_align_dcc_dll_dft_sel_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_dllstr_align_dcc_dll_dft_sel_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_dllstr_align_dft_ch_muxsel != "aib_dllstr_align_dft_ch_muxsel_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_dllstr_align_dft_ch_muxsel_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_dllstr_align_dly_pst != "aib_dllstr_align_dly_pst_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_dllstr_align_dly_pst_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_dllstr_align_dy_ctl_static != "aib_dllstr_align_dy_ctl_static_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_dllstr_align_dy_ctl_static_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_dllstr_align_dy_ctlsel != "aib_dllstr_align_dy_ctlsel_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_dllstr_align_dy_ctlsel_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_dllstr_align_entest != "aib_dllstr_align_test_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_dllstr_align_entest_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_dllstr_align_halfcode != "aib_dllstr_align_halfcode_enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_dllstr_align_halfcode_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_dllstr_align_selflock != "aib_dllstr_align_selflock_enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_dllstr_align_selflock_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_dllstr_align_st_core_dn_prgmnvrt != "aib_dllstr_align_st_core_dn_prgmnvrt_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_dllstr_align_st_core_dn_prgmnvrt_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_dllstr_align_st_core_up_prgmnvrt != "aib_dllstr_align_st_core_up_prgmnvrt_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_dllstr_align_st_core_up_prgmnvrt_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_dllstr_align_st_core_updnen != "aib_dllstr_align_st_core_updnen_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_dllstr_align_st_core_updnen_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_dllstr_align_st_dftmuxsel != "aib_dllstr_align_st_dftmuxsel_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_dllstr_align_st_dftmuxsel_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_dllstr_align_st_en != "aib_dllstr_align_st_en_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_dllstr_align_st_en_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_dllstr_align_st_lockreq_muxsel != "aib_dllstr_align_st_lockreq_muxsel_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_dllstr_align_st_lockreq_muxsel_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_dllstr_align_st_new_dll != "aib_dllstr_align_new_dll_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_dllstr_align_st_new_dll_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_dllstr_align_st_new_dll2 != "aib_dllstr_align_new_dll2_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_dllstr_align_st_new_dll2_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_dllstr_align_st_rst != "aib_dllstr_align_st_rst_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_dllstr_align_st_rst_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_dllstr_align_st_rst_prgmnvrt != "aib_dllstr_align_st_rst_prgmnvrt_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_dllstr_align_st_rst_prgmnvrt_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_dllstr_align_test_clk_pll_en_n != "aib_dllstr_align_test_clk_pll_en_n_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_dllstr_align_test_clk_pll_en_n_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_inctrl_gr0 != "aib_inctrl0_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_inctrl_gr0_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_inctrl_gr1 != "aib_inctrl1_setting3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_inctrl_gr1_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_inctrl_gr2 != "aib_inctrl2_setting2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_inctrl_gr2_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_inctrl_gr3 != "aib_inctrl3_setting2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_inctrl_gr3_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_outctrl_gr0 != "aib_outen0_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_outctrl_gr0_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_outctrl_gr1 != "aib_outen1_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_outctrl_gr1_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_outctrl_gr2 != "aib_outen2_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_outctrl_gr2_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_outndrv_r12 != "aib_ndrv12_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_outndrv_r12_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_outndrv_r34 != "aib_ndrv34_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_outndrv_r34_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_outndrv_r56 != "aib_ndrv56_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_outndrv_r56_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_outndrv_r78 != "aib_ndrv78_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_outndrv_r78_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_outpdrv_r12 != "aib_pdrv12_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_outpdrv_r12_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_outpdrv_r34 != "aib_pdrv34_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_outpdrv_r34_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_outpdrv_r56 != "aib_pdrv56_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_outpdrv_r56_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_outpdrv_r78 != "aib_pdrv78_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_outpdrv_r78_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_red_dirclkn_shiften != "aib_red_dirclkn_shift_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_red_dirclkn_shiften_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_red_dirclkp_shiften != "aib_red_dirclkp_shift_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_red_dirclkp_shiften_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_red_drx_shiften != "aib_red_drx_shift_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_red_drx_shiften_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_red_dtx_shiften != "aib_red_dtx_shift_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_red_dtx_shiften_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_red_pinp_shiften != "aib_red_pinp_shift_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_red_pinp_shiften_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_red_rx_shiften != "aib_red_rx_shift_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_red_rx_shiften_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_red_tx_shiften != "aib_red_tx_shift_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_red_tx_shiften_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_red_txferclkout_shiften != "aib_red_txferclkout_shift_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_red_txferclkout_shiften_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_aib_red_txferclkoutn_shiften != "aib_red_txferclkoutn_shift_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_aib_red_txferclkoutn_shiften_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_dfd_dll_dcc_en != "disable_dfd")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_dfd_dll_dcc_en_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_dft_hssitestip_dll_dcc_en != "disable_dft")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_dft_hssitestip_dll_dcc_en_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_op_mode != "tx_dll_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_op_mode_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_powermode_ac != "txdatapath_low_speed_pwr")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_powermode_ac_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_powermode_dc != "txdatapath_powerup")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_powermode_dc_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_redundancy_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_redundancy_en_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_sup_mode != "user_mode")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_sup_mode_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_tx_transfer_clk_freq != "322265625")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_tx_transfer_clk_freq_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_tx_transfer_clk_freq_hz != "322265625")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_tx_transfer_clk_freq_hz_check ( .error(1'b1) );
		end
		if (hssi_aibcr_tx_silicon_rev != "10nm8acr3a")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibcr_tx_silicon_rev_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_ber_margining_ctrl != "aib_ber_margining_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_ber_margining_ctrl_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_datasel_gr0 != "aib_datasel0_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_datasel_gr0_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_datasel_gr1 != "aib_datasel1_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_datasel_gr1_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_datasel_gr2 != "aib_datasel2_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_datasel_gr2_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_dllstr_align_clkdiv != "aib_dllstr_align_clkdiv_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_dllstr_align_clkdiv_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_dllstr_align_dly_pst != "aib_dllstr_align_dly_pst_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_dllstr_align_dly_pst_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_dllstr_align_dy_ctl_static != "aib_dllstr_align_dy_ctl_static_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_dllstr_align_dy_ctl_static_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_dllstr_align_dy_ctlsel != "aib_dllstr_align_dy_ctlsel_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_dllstr_align_dy_ctlsel_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_dllstr_align_entest != "aib_dllstr_align_test_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_dllstr_align_entest_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_dllstr_align_halfcode != "aib_dllstr_align_halfcode_enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_dllstr_align_halfcode_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_dllstr_align_selflock != "aib_dllstr_align_selflock_enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_dllstr_align_selflock_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_dllstr_align_st_core_dn_prgmnvrt != "aib_dllstr_align_st_core_dn_prgmnvrt_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_dllstr_align_st_core_dn_prgmnvrt_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_dllstr_align_st_core_up_prgmnvrt != "aib_dllstr_align_st_core_up_prgmnvrt_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_dllstr_align_st_core_up_prgmnvrt_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_dllstr_align_st_core_updnen != "aib_dllstr_align_st_core_updnen_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_dllstr_align_st_core_updnen_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_dllstr_align_st_dftmuxsel != "aib_dllstr_align_st_dftmuxsel_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_dllstr_align_st_dftmuxsel_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_dllstr_align_st_en != "aib_dllstr_align_st_en_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_dllstr_align_st_en_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_dllstr_align_st_hps_ctrl_en != "aib_dllstr_align_hps_ctrl_en_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_dllstr_align_st_hps_ctrl_en_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_dllstr_align_st_lockreq_muxsel != "aib_dllstr_align_st_lockreq_muxsel_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_dllstr_align_st_lockreq_muxsel_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_dllstr_align_st_new_dll != "aib_dllstr_align_new_dll_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_dllstr_align_st_new_dll_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_dllstr_align_st_rst != "aib_dllstr_align_st_rst_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_dllstr_align_st_rst_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_dllstr_align_st_rst_prgmnvrt != "aib_dllstr_align_st_rst_prgmnvrt_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_dllstr_align_st_rst_prgmnvrt_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_dllstr_align_test_clk_pll_en_n != "aib_dllstr_align_test_clk_pll_en_n_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_dllstr_align_test_clk_pll_en_n_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_inctrl_gr0 != "aib_inctrl0_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_inctrl_gr0_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_inctrl_gr1 != "aib_inctrl1_setting3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_inctrl_gr1_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_inctrl_gr2 != "aib_inctrl2_setting2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_inctrl_gr2_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_inctrl_gr3 != "aib_inctrl3_setting3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_inctrl_gr3_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_outctrl_gr0 != "aib_outen0_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_outctrl_gr0_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_outctrl_gr1 != "aib_outen1_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_outctrl_gr1_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_outctrl_gr2 != "aib_outen2_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_outctrl_gr2_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_outndrv_r12 != "aib_ndrv12_setting2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_outndrv_r12_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_outndrv_r34 != "aib_ndrv34_setting2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_outndrv_r34_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_outndrv_r56 != "aib_ndrv56_setting2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_outndrv_r56_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_outndrv_r78 != "aib_ndrv78_setting2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_outndrv_r78_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_outpdrv_r12 != "aib_pdrv12_setting2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_outpdrv_r12_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_outpdrv_r34 != "aib_pdrv34_setting2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_outpdrv_r34_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_outpdrv_r56 != "aib_pdrv56_setting2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_outpdrv_r56_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_outpdrv_r78 != "aib_pdrv78_setting2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_outpdrv_r78_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_aib_red_shift_en != "aib_red_shift_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_aib_red_shift_en_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_dft_hssitestip_dll_dcc_en != "disable_dft")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_dft_hssitestip_dll_dcc_en_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_op_mode != "rx_dll_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_op_mode_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_powerdown_mode != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_powerdown_mode_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_powermode_ac != "rxdatapath_low_speed_pwr")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_powermode_ac_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_powermode_dc != "powerup")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_powermode_dc_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_powermode_freq_hz_aib_hssi_rx_transfer_clk != 322265625)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_powermode_freq_hz_aib_hssi_rx_transfer_clk_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_redundancy_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_redundancy_en_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_sup_mode != "user_mode")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_sup_mode_check ( .error(1'b1) );
		end
		if (hssi_aibnd_rx_silicon_rev != "10nm8acr3a")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_rx_silicon_rev_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_datasel_gr0 != "aib_datasel0_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_datasel_gr0_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_datasel_gr1 != "aib_datasel1_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_datasel_gr1_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_datasel_gr2 != "aib_datasel2_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_datasel_gr2_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_datasel_gr3 != "aib_datasel3_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_datasel_gr3_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_ddrctrl_gr0 != "aib_ddr0_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_ddrctrl_gr0_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_iinasyncen != "aib_inasyncen_setting2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_iinasyncen_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_iinclken != "aib_inclken_setting3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_iinclken_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_outctrl_gr0 != "aib_outen0_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_outctrl_gr0_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_outctrl_gr1 != "aib_outen1_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_outctrl_gr1_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_outctrl_gr2 != "aib_outen2_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_outctrl_gr2_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_outctrl_gr3 != "aib_outen3_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_outctrl_gr3_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_outndrv_r34 != "aib_ndrv34_setting2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_outndrv_r34_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_outndrv_r56 != "aib_ndrv56_setting2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_outndrv_r56_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_outpdrv_r34 != "aib_pdrv34_setting2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_outpdrv_r34_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_outpdrv_r56 != "aib_pdrv56_setting2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_outpdrv_r56_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_red_dirclkn_shiften != "aib_red_dirclkn_shift_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_red_dirclkn_shiften_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_red_dirclkp_shiften != "aib_red_dirclkp_shift_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_red_dirclkp_shiften_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_red_drx_shiften != "aib_red_drx_shift_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_red_drx_shiften_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_red_dtx_shiften != "aib_red_dtx_shift_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_red_dtx_shiften_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_red_pout_shiften != "aib_red_pout_shift_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_red_pout_shiften_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_red_rx_shiften != "aib_red_rx_shift_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_red_rx_shiften_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_red_tx_shiften != "aib_red_tx_shift_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_red_tx_shiften_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_red_txferclkout_shiften != "aib_red_txferclkout_shift_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_red_txferclkout_shiften_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_red_txferclkoutn_shiften != "aib_red_txferclkoutn_shift_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_red_txferclkoutn_shiften_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_clkdiv != "aib_tx_clkdiv_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_clkdiv_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_byp != "aib_tx_dcc_byp_enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_byp_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_byp_iocsr_unused != "aib_tx_dcc_byp_disable_iocsr_unused")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_byp_iocsr_unused_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_cont_cal != "aib_tx_dcc_cal_cont")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_cont_cal_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_cont_cal_iocsr_unused != "aib_tx_dcc_cal_single_iocsr_unused")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_cont_cal_iocsr_unused_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_dft != "aib_tx_dcc_dft_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_dft_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_dft_sel != "aib_tx_dcc_dft_mode0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_dft_sel_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_dll_dft_sel != "aib_tx_dcc_dll_dft_sel_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_dll_dft_sel_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_dll_entest != "aib_tx_dcc_dll_test_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_dll_entest_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_dy_ctl_static != "aib_tx_dcc_dy_ctl_static_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_dy_ctl_static_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_dy_ctlsel != "aib_tx_dcc_dy_ctlsel_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_dy_ctlsel_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_en != "aib_tx_dcc_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_en_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_en_iocsr_unused != "aib_tx_dcc_disable_iocsr_unused")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_en_iocsr_unused_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_manual_dn != "aib_tx_dcc_manual_dn0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_manual_dn_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_manual_up != "aib_tx_dcc_manual_up0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_manual_up_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_rst_prgmnvrt != "aib_tx_dcc_st_rst_prgmnvrt_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_rst_prgmnvrt_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_st_core_dn_prgmnvrt != "aib_tx_dcc_st_core_dn_prgmnvrt_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_st_core_dn_prgmnvrt_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_st_core_up_prgmnvrt != "aib_tx_dcc_st_core_up_prgmnvrt_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_st_core_up_prgmnvrt_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_st_core_updnen != "aib_tx_dcc_st_core_updnen_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_st_core_updnen_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_st_dftmuxsel != "aib_tx_dcc_st_dftmuxsel_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_st_dftmuxsel_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_st_dly_pst != "aib_tx_dcc_st_dly_pst_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_st_dly_pst_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_st_en != "aib_tx_dcc_st_en_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_st_en_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_st_hps_ctrl_en != "aib_tx_dcc_hps_ctrl_en_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_st_hps_ctrl_en_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_st_lockreq_muxsel != "aib_tx_dcc_st_lockreq_muxsel_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_st_lockreq_muxsel_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_st_new_dll != "aib_tx_dcc_new_dll_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_st_new_dll_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_st_rst != "aib_tx_dcc_st_rst_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_st_rst_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_dcc_test_clk_pll_en_n != "aib_tx_dcc_test_clk_pll_en_n_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_dcc_test_clk_pll_en_n_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_halfcode != "aib_tx_halfcode_enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_halfcode_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_aib_tx_selflock != "aib_tx_selflock_enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_aib_tx_selflock_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_dfd_dll_dcc_en != "disable_dfd")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_dfd_dll_dcc_en_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_dft_hssitestip_dll_dcc_en != "disable_dft")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_dft_hssitestip_dll_dcc_en_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_op_mode != "tx_dcc_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_op_mode_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_powerdown_mode != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_powerdown_mode_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_powermode_ac != "txdatapath_low_speed_pwr")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_powermode_ac_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_powermode_dc != "powerup")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_powermode_dc_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_powermode_freq_hz_aib_hssi_tx_transfer_clk != 322265625)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_powermode_freq_hz_aib_hssi_tx_transfer_clk_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_redundancy_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_redundancy_en_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_sup_mode != "user_mode")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_sup_mode_check ( .error(1'b1) );
		end
		if (hssi_aibnd_tx_silicon_rev != "10nm8acr3a")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_aibnd_tx_silicon_rev_check ( .error(1'b1) );
		end
		if (hssi_avmm1_if_pcs_arbiter_ctrl != "avmm1_arbiter_uc_sel")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm1_if_pcs_arbiter_ctrl_check ( .error(1'b1) );
		end
		if (hssi_avmm1_if_pcs_cal_done != "avmm1_cal_done_assert")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm1_if_pcs_cal_done_check ( .error(1'b1) );
		end
		if (hssi_avmm1_if_pcs_cal_reserved != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm1_if_pcs_cal_reserved_check ( .error(1'b1) );
		end
		if (hssi_avmm1_if_pcs_calibration_feature_en != "avmm1_pcs_calibration_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm1_if_pcs_calibration_feature_en_check ( .error(1'b1) );
		end
		if (hssi_avmm1_if_pldadapt_gate_dis != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm1_if_pldadapt_gate_dis_check ( .error(1'b1) );
		end
		if (hssi_avmm1_if_pcs_hip_cal_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm1_if_pcs_hip_cal_en_check ( .error(1'b1) );
		end
		if (hssi_avmm1_if_hssiadapt_nfhssi_calibratio_feature_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm1_if_hssiadapt_nfhssi_calibratio_feature_en_check ( .error(1'b1) );
		end
		if (hssi_avmm1_if_pldadapt_nfhssi_calibratio_feature_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm1_if_pldadapt_nfhssi_calibratio_feature_en_check ( .error(1'b1) );
		end
		if (hssi_avmm1_if_hssiadapt_read_blocking_enable != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm1_if_hssiadapt_read_blocking_enable_check ( .error(1'b1) );
		end
		if (hssi_avmm1_if_pldadapt_read_blocking_enable != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm1_if_pldadapt_read_blocking_enable_check ( .error(1'b1) );
		end
		if (hssi_avmm1_if_hssiadapt_uc_blocking_enable != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm1_if_hssiadapt_uc_blocking_enable_check ( .error(1'b1) );
		end
		if (hssi_avmm1_if_pldadapt_uc_blocking_enable != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm1_if_pldadapt_uc_blocking_enable_check ( .error(1'b1) );
		end
		if (hssi_avmm1_if_hssiadapt_avmm_osc_clock_setting != "osc_clk_div_by1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm1_if_hssiadapt_avmm_osc_clock_setting_check ( .error(1'b1) );
		end
		if (hssi_avmm1_if_pldadapt_avmm_osc_clock_setting != "osc_clk_div_by1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm1_if_pldadapt_avmm_osc_clock_setting_check ( .error(1'b1) );
		end
		if (hssi_avmm1_if_hssiadapt_avmm_testbus_sel != "avmm1_transfer_testbus")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm1_if_hssiadapt_avmm_testbus_sel_check ( .error(1'b1) );
		end
		if (hssi_avmm1_if_pldadapt_avmm_testbus_sel != "avmm1_transfer_testbus")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm1_if_pldadapt_avmm_testbus_sel_check ( .error(1'b1) );
		end
		if (hssi_avmm1_if_hssiadapt_hip_mode != "user_chnl")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm1_if_hssiadapt_hip_mode_check ( .error(1'b1) );
		end
		if (hssi_avmm1_if_pldadapt_hip_mode != "user_chnl")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm1_if_pldadapt_hip_mode_check ( .error(1'b1) );
		end
		if (hssi_avmm1_if_silicon_rev != "10nm8acr3a")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm1_if_silicon_rev_check ( .error(1'b1) );
		end
		if (hssi_avmm1_if_calibration_type != "one_time")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm1_if_calibration_type_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_pcs_arbiter_ctrl != "avmm2_arbiter_uc_sel")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_pcs_arbiter_ctrl_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_pcs_cal_done != "avmm2_cal_done_assert")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_pcs_cal_done_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_pcs_cal_reserved != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_pcs_cal_reserved_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_pcs_calibration_feature_en != "avmm2_pcs_calibration_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_pcs_calibration_feature_en_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_pldadapt_gate_dis != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_pldadapt_gate_dis_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_pcs_hip_cal_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_pcs_hip_cal_en_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_hssiadapt_avmm_osc_clock_setting != "osc_clk_div_by1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_hssiadapt_avmm_osc_clock_setting_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_pldadapt_avmm_osc_clock_setting != "osc_clk_div_by1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_pldadapt_avmm_osc_clock_setting_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_hssiadapt_avmm_testbus_sel != "avmm1_transfer_testbus")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_hssiadapt_avmm_testbus_sel_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_pldadapt_avmm_testbus_sel != "avmm1_transfer_testbus")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_pldadapt_avmm_testbus_sel_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_hssiadapt_hip_mode != "user_chnl")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_hssiadapt_hip_mode_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_pldadapt_hip_mode != "user_chnl")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_pldadapt_hip_mode_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_silicon_rev != "10nm8acr3a")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_silicon_rev_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_calibration_type != "one_time")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_calibration_type_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_adapter_lpbk_mode != "loopback_disabled")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_adapter_lpbk_mode_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_c3aibadapt_aib_hssi_pld_sclk_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_c3aibadapt_aib_hssi_pld_sclk_hz_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_c3aibadapt_aib_hssi_rx_sr_clk_in_hz != 900000000)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_c3aibadapt_aib_hssi_rx_sr_clk_in_hz_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_c3aibadapt_aib_hssi_rx_transfer_clk_hz != 322265625)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_c3aibadapt_aib_hssi_rx_transfer_clk_hz_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_aib_lpbk_mode != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_aib_lpbk_mode_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_async_direct_hip_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_async_direct_hip_en_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_clock_del_measure_enable != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_clock_del_measure_enable_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_c3aibadapt_csr_clk_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_c3aibadapt_csr_clk_hz_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_datapath_mapping_mode != "map_rx_elane_mode")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_datapath_mapping_mode_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_fifo_double_write != "fifo_double_write_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_fifo_double_write_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_fifo_mode != "phase_comp")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_fifo_mode_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_fifo_rd_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_fifo_rd_clk_scg_en_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_fifo_rd_clk_sel != "fifo_rd_tx_pma_clk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_fifo_rd_clk_sel_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_fifo_stop_rd != "rd_empty")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_fifo_stop_rd_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_fifo_stop_wr != "n_wr_full")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_fifo_stop_wr_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_fifo_width != "fifo_double_width")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_fifo_width_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_fifo_wr_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_fifo_wr_clk_scg_en_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_fifo_wr_clk_sel != "fifo_wr_rx_elane_clk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_fifo_wr_clk_sel_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_free_run_div_clk != "out_of_reset_sync")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_free_run_div_clk_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_fsr_pld_10g_rx_crc32_err_rst_val != "reset_to_zero_crc32")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_fsr_pld_10g_rx_crc32_err_rst_val_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_fsr_pld_8g_sigdet_out_rst_val != "reset_to_zero_sigdet")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_fsr_pld_8g_sigdet_out_rst_val_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_fsr_pld_ltd_b_rst_val != "reset_to_one_ltdb")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_fsr_pld_ltd_b_rst_val_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_fsr_pld_ltr_rst_val != "reset_to_zero_ltr")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_fsr_pld_ltr_rst_val_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_fsr_pld_rx_fifo_align_clr_rst_val != "reset_to_zero_alignclr")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_fsr_pld_rx_fifo_align_clr_rst_val_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_func_mode != "c3adpt_elane_pcs_rc")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_func_mode_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_c3aibadapt_hip_aib_clk_2x_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_c3aibadapt_hip_aib_clk_2x_hz_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_hrdrst_dcd_cal_done_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_hrdrst_dcd_cal_done_bypass_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_hrdrst_rst_sm_dis != "enable_rx_rst_sm")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_hrdrst_rst_sm_dis_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_hrdrst_rx_osc_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_hrdrst_rx_osc_clk_scg_en_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_hrdrst_user_ctl_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_hrdrst_user_ctl_en_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_c3aibadapt_icm != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_c3aibadapt_icm_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_internal_clk1_sel != "feedthru_clk0_clk1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_internal_clk1_sel_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_internal_clk1_sel0 != "feedthru_clks_or_txfifowr_post_ct_or_txfiford_pre_or_post_ct_mux_clk1_mux0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_internal_clk1_sel0_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_internal_clk1_sel1 != "feedthru_clks_or_txfiford_pre_or_post_ct_mux_clk1_mux1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_internal_clk1_sel1_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_internal_clk1_sel2 != "pma_clks_or_txfiford_pre_ct_mux_clk1_mux2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_internal_clk1_sel2_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_internal_clk1_sel3 != "pma_clks_clk1_mux3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_internal_clk1_sel3_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_internal_clk2_sel != "feedthru_clk0_clk2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_internal_clk2_sel_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_internal_clk2_sel0 != "pma_clks_or_rxfiford_post_ct_or_rxfifowr_pre_or_post_ct_mux_clk2_mux0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_internal_clk2_sel0_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_internal_clk2_sel1 != "pma_clks_or_rxfifowr_pre_or_post_ct_mux_clk2_mux1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_internal_clk2_sel1_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_internal_clk2_sel2 != "pma_clks_or_rxfifowr_pre_ct_mux_clk2_mux2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_internal_clk2_sel2_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_internal_clk2_sel3 != "pma_clks_clk2_mux3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_internal_clk2_sel3_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_loopback_mode != "loopback_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_loopback_mode_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_msb_pipeline_byp != "msb_pipe_byp_enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_msb_pipeline_byp_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_osc_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_osc_clk_scg_en_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_phcomp_rd_del != "phcomp_rd_del3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_phcomp_rd_del_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_c3aibadapt_pld_pcs_rx_clk_out_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_c3aibadapt_pld_pcs_rx_clk_out_hz_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_c3aibadapt_pld_pma_hclk_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_c3aibadapt_pld_pma_hclk_hz_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_pma_aib_rx_clk_expected_setting != "not_used")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_pma_aib_rx_clk_expected_setting_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_c3aibadapt_pma_aib_rx_clk_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_c3aibadapt_pma_aib_rx_clk_hz_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_pma_coreclkin_sel != "pma_coreclkin_pld_sel")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_pma_coreclkin_sel_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_powerdown_mode != "powerup")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_powerdown_mode_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_c3aibadapt_powermode_ac_avmm1 != "avmm1_on")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_c3aibadapt_powermode_ac_avmm1_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_c3aibadapt_powermode_ac_avmm2 != "avmm2_on")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_c3aibadapt_powermode_ac_avmm2_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_c3aibadapt_powermode_ac_rx_datapath != "rx_datapath_hip_full_fifo")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_c3aibadapt_powermode_ac_rx_datapath_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_c3aibadapt_powermode_ac_sr != "sr_hip")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_c3aibadapt_powermode_ac_sr_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_c3aibadapt_powermode_dc != "powerdown_dc")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_c3aibadapt_powermode_dc_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rx_10g_krfec_rx_diag_data_status_polling_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rx_10g_krfec_rx_diag_data_status_polling_bypass_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rx_datapath_tb_sel != "aib_dcc_dll_tb")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rx_datapath_tb_sel_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rx_fifo_power_mode != "full_width_full_depth")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rx_fifo_power_mode_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rx_fifo_read_latency_adjust != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rx_fifo_read_latency_adjust_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rx_fifo_write_latency_adjust != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rx_fifo_write_latency_adjust_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rx_osc_clock_setting != "osc_clk_div_by1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rx_osc_clock_setting_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rx_parity_sel != "func_sel")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rx_parity_sel_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rx_pcs_testbus_sel != "direct_tr_tb_bit0_sel")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rx_pcs_testbus_sel_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rx_pcspma_testbus_sel != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rx_pcspma_testbus_sel_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rx_pld_8g_a1a2_k1k2_flag_polling_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rx_pld_8g_a1a2_k1k2_flag_polling_bypass_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rx_pld_8g_wa_boundary_polling_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rx_pld_8g_wa_boundary_polling_bypass_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rx_pld_pma_pcie_sw_done_polling_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rx_pld_pma_pcie_sw_done_polling_bypass_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rx_pld_pma_reser_in_polling_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rx_pld_pma_reser_in_polling_bypass_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rx_pld_pma_testbus_polling_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rx_pld_pma_testbus_polling_bypass_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rx_pld_test_data_polling_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rx_pld_test_data_polling_bypass_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rx_rmfflag_stretch_enable != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rx_rmfflag_stretch_enable_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rx_rmfflag_stretch_num_stages != "rmfflag_two_stage")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rx_rmfflag_stretch_num_stages_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rx_usertest_sel != "direct_tr_usertest3_sel")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rx_usertest_sel_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rxfifo_empty != "empty_default")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rxfifo_empty_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rxfifo_full != "full_dw")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rxfifo_full_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rxfifo_mode != "rxphase_comp")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rxfifo_mode_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rxfifo_pempty != 2)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rxfifo_pempty_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rxfifo_pfull != 5)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rxfifo_pfull_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rxfiford_post_ct_sel != "rxfiford_sclk_post_ct")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rxfiford_post_ct_sel_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rxfiford_to_aib_sel != "rxfiford_sclk_to_aib")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rxfiford_to_aib_sel_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rxfifowr_post_ct_sel != "rxfifowr_sclk_post_ct")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rxfifowr_post_ct_sel_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_rxfifowr_pre_ct_sel != "rxfifowr_sclk_pre_ct")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_rxfifowr_pre_ct_sel_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_c3aibadapt_speed_grade != "dash_1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_c3aibadapt_speed_grade_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_stretch_num_stages != "seven_stage")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_stretch_num_stages_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_sup_mode != "user_mode")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_sup_mode_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_topology != "elane_1ch")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_topology_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_txfiford_post_ct_sel != "txfiford_sclk_post_ct")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_txfiford_post_ct_sel_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_txfiford_pre_ct_sel != "txfiford_sclk_pre_ct")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_txfiford_pre_ct_sel_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_txfifowr_from_aib_sel != "txfifowr_sclk_from_aib")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_txfifowr_from_aib_sel_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_txfifowr_post_ct_sel != "txfifowr_sclk_post_ct")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_txfifowr_post_ct_sel_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_word_align_enable != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_word_align_enable_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_word_mark != "wm_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_word_mark_check ( .error(1'b1) );
		end
		if (hssi_adapt_rx_silicon_rev != "10nm8acr3a")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_rx_silicon_rev_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_c3aibadapt_aib_hssi_pld_sclk_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_c3aibadapt_aib_hssi_pld_sclk_hz_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_c3aibadapt_aib_hssi_tx_sr_clk_in_hz != 900000000)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_c3aibadapt_aib_hssi_tx_sr_clk_in_hz_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_c3aibadapt_aib_hssi_tx_transfer_clk_hz != 322265625)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_c3aibadapt_aib_hssi_tx_transfer_clk_hz_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_c3aibadapt_csr_clk_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_c3aibadapt_csr_clk_hz_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_datapath_mapping_mode != "map_tx_elane")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_datapath_mapping_mode_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_duplex_mode != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_duplex_mode_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_dv_gating != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_dv_gating_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_fifo_double_read != "fifo_double_read_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_fifo_double_read_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_fifo_mode != "phase_comp")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_fifo_mode_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_fifo_rd_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_fifo_rd_clk_scg_en_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_fifo_rd_clk_sel != "fifo_rd_elane_tx_clk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_fifo_rd_clk_sel_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_fifo_stop_rd != "rd_empty")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_fifo_stop_rd_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_fifo_stop_wr != "wr_full")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_fifo_stop_wr_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_fifo_width != "fifo_double_width")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_fifo_width_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_fifo_wr_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_fifo_wr_clk_scg_en_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_free_run_div_clk != "out_of_reset_sync")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_free_run_div_clk_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_fsr_hip_fsr_in_bit0_rst_val != "reset_to_one_hfsrin0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_fsr_hip_fsr_in_bit0_rst_val_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_fsr_hip_fsr_in_bit1_rst_val != "reset_to_one_hfsrin1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_fsr_hip_fsr_in_bit1_rst_val_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_fsr_hip_fsr_in_bit2_rst_val != "reset_to_one_hfsrin2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_fsr_hip_fsr_in_bit2_rst_val_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_fsr_hip_fsr_in_bit3_rst_val != "reset_to_zero_hfsrin3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_fsr_hip_fsr_in_bit3_rst_val_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_fsr_hip_fsr_out_bit0_rst_val != "reset_to_one_hfsrout0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_fsr_hip_fsr_out_bit0_rst_val_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_fsr_hip_fsr_out_bit1_rst_val != "reset_to_one_hfsrout1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_fsr_hip_fsr_out_bit1_rst_val_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_fsr_hip_fsr_out_bit2_rst_val != "reset_to_zero_hfsrout2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_fsr_hip_fsr_out_bit2_rst_val_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_fsr_hip_fsr_out_bit3_rst_val != "reset_to_zero_hfsrout3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_fsr_hip_fsr_out_bit3_rst_val_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_fsr_mask_tx_pll_rst_val != "reset_to_zero_maskpll")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_fsr_mask_tx_pll_rst_val_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_fsr_pld_txelecidle_rst_val != "reset_to_zero_txelec")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_fsr_pld_txelecidle_rst_val_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_func_mode != "c3adpt_elane_pcs_rc")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_func_mode_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_c3aibadapt_hip_aib_clk_2x_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_c3aibadapt_hip_aib_clk_2x_hz_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_c3aibadapt_hip_aib_txeq_clk_out_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_c3aibadapt_hip_aib_txeq_clk_out_hz_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_hip_osc_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_hip_osc_clk_scg_en_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_hrdrst_align_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_hrdrst_align_bypass_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_hrdrst_dcd_cal_done_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_hrdrst_dcd_cal_done_bypass_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_hrdrst_dll_lock_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_hrdrst_dll_lock_bypass_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_hrdrst_rst_sm_dis != "enable_tx_rst_sm")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_hrdrst_rst_sm_dis_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_hrdrst_rx_osc_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_hrdrst_rx_osc_clk_scg_en_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_hrdrst_user_ctl_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_hrdrst_user_ctl_en_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_c3aibadapt_icm != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_c3aibadapt_icm_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_loopback_mode != "loopback_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_loopback_mode_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_osc_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_osc_clk_scg_en_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_phcomp_rd_del != "phcomp_rd_del2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_phcomp_rd_del_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_c3aibadapt_pld_pcs_tx_clk_out_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_c3aibadapt_pld_pcs_tx_clk_out_hz_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_c3aibadapt_pld_pma_hclk_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_c3aibadapt_pld_pma_hclk_hz_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_c3aibadapt_pma_aib_tx_clk_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_c3aibadapt_pma_aib_tx_clk_hz_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_powerdown_mode != "powerup")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_powerdown_mode_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_c3aibadapt_powermode_ac_avmm1 != "avmm1_on")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_c3aibadapt_powermode_ac_avmm1_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_c3aibadapt_powermode_ac_avmm2 != "avmm2_on")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_c3aibadapt_powermode_ac_avmm2_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_c3aibadapt_powermode_ac_sr != "sr_hip")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_c3aibadapt_powermode_ac_sr_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_c3aibadapt_powermode_ac_tx_datapath != "tx_datapath_hip_full_fifo")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_c3aibadapt_powermode_ac_tx_datapath_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_c3aibadapt_powermode_dc != "powerdown_dc")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_c3aibadapt_powermode_dc_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_c3aibadapt_speed_grade != "dash_1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_c3aibadapt_speed_grade_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_stretch_num_stages != "seven_stage")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_stretch_num_stages_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_sup_mode != "user_mode")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_sup_mode_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_topology != "elane_1ch")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_topology_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_tx_datapath_tb_sel != "cp_bond")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_tx_datapath_tb_sel_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_tx_fifo_power_mode != "full_width_full_depth")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_tx_fifo_power_mode_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_tx_fifo_read_latency_adjust != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_tx_fifo_read_latency_adjust_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_tx_fifo_write_latency_adjust != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_tx_fifo_write_latency_adjust_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_tx_osc_clock_setting != "osc_clk_div_by1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_tx_osc_clock_setting_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_tx_rev_lpbk != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_tx_rev_lpbk_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_tx_usertest_sel != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_tx_usertest_sel_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_txfifo_empty != "empty_default")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_txfifo_empty_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_txfifo_full != "full_dw")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_txfifo_full_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_txfifo_pempty != 2)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_txfifo_pempty_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_txfifo_pfull != 5)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_txfifo_pfull_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_word_align != "wa_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_word_align_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_word_align_enable != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_word_align_enable_check ( .error(1'b1) );
		end
		if (hssi_adapt_tx_silicon_rev != "10nm8acr3a")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_adapt_tx_silicon_rev_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_am_encoding40g_0 != 9467463)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_am_encoding40g_0_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_am_encoding40g_1 != 15779046)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_am_encoding40g_1_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_am_encoding40g_2 != 12936603)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_am_encoding40g_2_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_am_encoding40g_3 != 10647869)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_am_encoding40g_3_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_ber_invalid_count != 16)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_ber_invalid_count_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_cfgonly_bypass_select != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_cfgonly_bypass_select_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_check_random_idles != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_check_random_idles_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_crete_type != "crete3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_crete_type_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_deskew_clear != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_deskew_clear_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_disable_link_fault_rf != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_disable_link_fault_rf_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_ehip_clk_hz != 161132812)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_ehip_clk_hz_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_ehip_clk_sel != "datapath_clock")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_ehip_clk_sel_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_ehip_dist_clk_sel != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_ehip_dist_clk_sel_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_ehip_mode != "ehip_mac_no_fec")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_ehip_mode_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_ehip_rate != "rate_10gx1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_ehip_rate_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_ehip_type != "single_lane")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_ehip_type_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_enable_rx_stats_snapshot != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_enable_rx_stats_snapshot_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_enable_serialliteiv != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_enable_serialliteiv_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_enable_tx_stats_snapshot != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_enable_tx_stats_snapshot_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_enforce_max_frame_size != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_enforce_max_frame_size_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_fec_dist_clk_sel != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_fec_dist_clk_sel_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_flow_control != "both_no_xoff")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_flow_control_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_flow_control_holdoff_mode != "per_queue")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_flow_control_holdoff_mode_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_force_deskew_done != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_force_deskew_done_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_force_hip_ready != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_force_hip_ready_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_force_link_fault_rf != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_force_link_fault_rf_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_forward_rx_pause_requests != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_forward_rx_pause_requests_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_func_mode != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_func_mode_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_hi_ber_monitor != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_hi_ber_monitor_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_holdoff_quanta != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_holdoff_quanta_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_ipg_removed_per_am_period != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_ipg_removed_per_am_period_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_is_usr_avmm != "true")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_is_usr_avmm_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_keep_rx_crc != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_keep_rx_crc_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_link_fault_mode != "lf_bidir")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_link_fault_mode_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_pause_quanta != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_pause_quanta_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_pfc_holdoff_quanta_0 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_pfc_holdoff_quanta_0_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_pfc_holdoff_quanta_1 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_pfc_holdoff_quanta_1_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_pfc_holdoff_quanta_2 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_pfc_holdoff_quanta_2_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_pfc_holdoff_quanta_3 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_pfc_holdoff_quanta_3_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_pfc_holdoff_quanta_4 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_pfc_holdoff_quanta_4_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_pfc_holdoff_quanta_5 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_pfc_holdoff_quanta_5_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_pfc_holdoff_quanta_6 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_pfc_holdoff_quanta_6_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_pfc_holdoff_quanta_7 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_pfc_holdoff_quanta_7_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_pfc_pause_quanta_0 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_pfc_pause_quanta_0_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_pfc_pause_quanta_1 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_pfc_pause_quanta_1_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_pfc_pause_quanta_2 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_pfc_pause_quanta_2_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_pfc_pause_quanta_3 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_pfc_pause_quanta_3_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_pfc_pause_quanta_4 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_pfc_pause_quanta_4_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_pfc_pause_quanta_5 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_pfc_pause_quanta_5_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_pfc_pause_quanta_6 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_pfc_pause_quanta_6_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_pfc_pause_quanta_7 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_pfc_pause_quanta_7_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_powerdown_mode != "powerup")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_powerdown_mode_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_powermode_ac_mac != "mac_on_1_lane_noptp")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_powermode_ac_mac_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_powermode_ac_misc != "misc_on")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_powermode_ac_misc_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_powermode_ac_pcs != "pcs_on_1_lane_norsfec")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_powermode_ac_pcs_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_powermode_ac_pld != "pld_on_1_lane_noptp")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_powermode_ac_pld_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_powermode_dc != "powerup_dc")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_powermode_dc_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_ptp_debug != "0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_ptp_debug_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_ptp_timestamp_format != "v2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_ptp_timestamp_format_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_ptp_tx_timestamp_method != "ptp_2step")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_ptp_tx_timestamp_method_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_remove_pads != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_remove_pads_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_request_tx_pause != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_request_tx_pause_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_reset_rx_stats != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_reset_rx_stats_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_reset_rx_stats_parity_error != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_reset_rx_stats_parity_error_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_reset_tx_stats != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_reset_tx_stats_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_reset_tx_stats_parity_error != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_reset_tx_stats_parity_error_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_rx_aib_dp_latency != "0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_rx_aib_dp_latency_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_rx_am_interval != "standard_25g_fec_am_interval")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_rx_am_interval_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_rx_clock_period != 162689)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_rx_clock_period_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_rx_datapath_soft_rst != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_rx_datapath_soft_rst_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_rx_length_checking != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_rx_length_checking_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_rx_mac_soft_rst != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_rx_mac_soft_rst_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_rx_max_frame_size != 1518)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_rx_max_frame_size_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_rx_pause_daddr != "1652522221569")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_rx_pause_daddr_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_rx_pcs_max_skew != 47)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_rx_pcs_max_skew_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_rx_pcs_soft_rst != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_rx_pcs_soft_rst_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_rx_preamble_passthrough != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_rx_preamble_passthrough_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_rx_ptp_dp_latency != "0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_rx_ptp_dp_latency_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_rx_ptp_extra_latency != "0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_rx_ptp_extra_latency_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_rx_vlan_detection != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_rx_vlan_detection_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_rxcrc_covers_preamble != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_rxcrc_covers_preamble_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_sim_mode != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_sim_mode_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_source_address_insertion != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_source_address_insertion_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_strict_preamble_checking != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_strict_preamble_checking_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_strict_sfd_checking != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_strict_sfd_checking_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_sup_mode != "user_mode")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_sup_mode_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_topology != "elane_1ch")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_topology_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_tx_aib_dp_latency != "0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_tx_aib_dp_latency_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_tx_am_period != "standard_25g_am_period")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_tx_am_period_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_tx_clock_period != 162689)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_tx_clock_period_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_tx_datapath_soft_rst != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_tx_datapath_soft_rst_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_tx_ipg_size != "ipg_12")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_tx_ipg_size_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_tx_mac_data_flow != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_tx_mac_data_flow_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_tx_mac_soft_rst != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_tx_mac_soft_rst_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_tx_max_frame_size != 1518)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_tx_max_frame_size_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_tx_pause_daddr != "1652522221569")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_tx_pause_daddr_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_tx_pause_saddr != "247393538562781")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_tx_pause_saddr_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_tx_pcs_soft_rst != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_tx_pcs_soft_rst_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_tx_pld_fifo_almost_full_level != 16)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_tx_pld_fifo_almost_full_level_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_tx_preamble_passthrough != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_tx_preamble_passthrough_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_tx_ptp_asym_latency != "0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_tx_ptp_asym_latency_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_tx_ptp_dp_latency != "0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_tx_ptp_dp_latency_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_tx_ptp_extra_latency != "0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_tx_ptp_extra_latency_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_tx_vlan_detection != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_tx_vlan_detection_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_txcrc_covers_preamble != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_txcrc_covers_preamble_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_txmac_saddr != "73588229205")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_txmac_saddr_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_uniform_holdoff_quanta != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_uniform_holdoff_quanta_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_use_am_insert != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_use_am_insert_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_use_factory_settings != "true")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_use_factory_settings_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_use_lane_ptp != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_use_lane_ptp_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_use_testbus != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_use_testbus_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_xus_timer_window != 20141)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_xus_timer_window_check ( .error(1'b1) );
		end
		if (hssi_ehip_lane_silicon_rev != "10nm8acr3a")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_ehip_lane_silicon_rev_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_aib_clk1_sel != "aib_clk1_pld_pcs_rx_clk_out")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_aib_clk1_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_aib_clk2_sel != "aib_clk2_pld_pma_clkdiv_rx_user")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_aib_clk2_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_hdpldadapt_aib_fabric_pld_pma_hclk_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_hdpldadapt_aib_fabric_pld_pma_hclk_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_hdpldadapt_aib_fabric_rx_sr_clk_in_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_hdpldadapt_aib_fabric_rx_sr_clk_in_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_hdpldadapt_aib_fabric_rx_transfer_clk_hz != 322265625)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_hdpldadapt_aib_fabric_rx_transfer_clk_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_asn_bypass_pma_pcie_sw_done != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_asn_bypass_pma_pcie_sw_done_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_asn_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_asn_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_asn_wait_for_dll_reset_cnt != 64)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_asn_wait_for_dll_reset_cnt_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_asn_wait_for_fifo_flush_cnt != 64)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_asn_wait_for_fifo_flush_cnt_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_asn_wait_for_pma_pcie_sw_done_cnt != 64)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_asn_wait_for_pma_pcie_sw_done_cnt_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_bonding_dft_en != "dft_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_bonding_dft_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_bonding_dft_val != "dft_0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_bonding_dft_val_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_chnl_bonding != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_chnl_bonding_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_clock_del_measure_enable != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_clock_del_measure_enable_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_comp_cnt != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_comp_cnt_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_compin_sel != "compin_master")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_compin_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_hdpldadapt_csr_clk_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_hdpldadapt_csr_clk_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_ctrl_plane_bonding != "individual")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_ctrl_plane_bonding_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_ds_bypass_pipeln != "ds_bypass_pipeln_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_ds_bypass_pipeln_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_ds_last_chnl != "ds_last_chnl")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_ds_last_chnl_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_ds_master != "ds_master_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_ds_master_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_duplex_mode != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_duplex_mode_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_dv_mode != "dv_mode_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_dv_mode_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_fifo_double_read != "fifo_double_read_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_fifo_double_read_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_fifo_mode != "phase_comp")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_fifo_mode_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_fifo_rd_clk_ins_sm_scg_en != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_fifo_rd_clk_ins_sm_scg_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_fifo_rd_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_fifo_rd_clk_scg_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_fifo_rd_clk_sel != "fifo_rd_clk_pld_rx_clk1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_fifo_rd_clk_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_fifo_stop_rd != "rd_empty")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_fifo_stop_rd_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_fifo_stop_wr != "n_wr_full")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_fifo_stop_wr_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_fifo_width != "fifo_double_width")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_fifo_width_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_fifo_wr_clk_del_sm_scg_en != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_fifo_wr_clk_del_sm_scg_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_fifo_wr_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_fifo_wr_clk_scg_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_fifo_wr_clk_sel != "fifo_wr_clk_rx_transfer_clk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_fifo_wr_clk_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_free_run_div_clk != "out_of_reset_sync")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_free_run_div_clk_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_fsr_pld_10g_rx_crc32_err_rst_val != "reset_to_zero_crc32")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_fsr_pld_10g_rx_crc32_err_rst_val_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_fsr_pld_8g_sigdet_out_rst_val != "reset_to_zero_sigdet")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_fsr_pld_8g_sigdet_out_rst_val_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_fsr_pld_ltd_b_rst_val != "reset_to_one_ltdb")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_fsr_pld_ltd_b_rst_val_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_fsr_pld_ltr_rst_val != "reset_to_zero_ltr")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_fsr_pld_ltr_rst_val_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_fsr_pld_rx_fifo_align_clr_rst_val != "reset_to_zero_alignclr")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_fsr_pld_rx_fifo_align_clr_rst_val_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_gb_rx_idwidth != "idwidth_64")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_gb_rx_idwidth_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_gb_rx_odwidth != "odwidth_64")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_gb_rx_odwidth_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_hip_mode != "disable_hip")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_hip_mode_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_hrdrst_align_bypass != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_hrdrst_align_bypass_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_hrdrst_dll_lock_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_hrdrst_dll_lock_bypass_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_hrdrst_rst_sm_dis != "enable_rx_rst_sm")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_hrdrst_rst_sm_dis_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_hrdrst_rx_osc_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_hrdrst_rx_osc_clk_scg_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_hrdrst_user_ctl_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_hrdrst_user_ctl_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_indv != "indv_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_indv_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_internal_clk1_sel1 != "pma_clks_or_txfiford_post_ct_mux_clk1_mux1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_internal_clk1_sel1_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_internal_clk1_sel2 != "pma_clks_clk1_mux2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_internal_clk1_sel2_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_internal_clk2_sel1 != "pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_internal_clk2_sel1_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_internal_clk2_sel2 != "pma_clks_clk2_mux2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_internal_clk2_sel2_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_loopback_mode != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_loopback_mode_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_low_latency_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_low_latency_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_lpbk_mode != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_lpbk_mode_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_osc_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_osc_clk_scg_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_phcomp_rd_del != "phcomp_rd_del2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_phcomp_rd_del_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_pipe_enable != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_pipe_enable_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_pipe_mode != "disable_pipe")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_pipe_mode_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_hdpldadapt_pld_avmm1_clk_rowclk_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_hdpldadapt_pld_avmm1_clk_rowclk_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_hdpldadapt_pld_avmm2_clk_rowclk_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_hdpldadapt_pld_avmm2_clk_rowclk_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_pld_clk1_delay_en != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_pld_clk1_delay_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_pld_clk1_delay_sel != "delay_path3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_pld_clk1_delay_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_pld_clk1_inv_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_pld_clk1_inv_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_pld_clk1_sel != "pld_clk1_dcm")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_pld_clk1_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_hdpldadapt_pld_rx_clk1_dcm_hz != 161132812)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_hdpldadapt_pld_rx_clk1_dcm_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_hdpldadapt_pld_rx_clk1_rowclk_hz != 161132812)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_hdpldadapt_pld_rx_clk1_rowclk_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_hdpldadapt_pld_sclk1_rowclk_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_hdpldadapt_pld_sclk1_rowclk_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_hdpldadapt_pld_sclk2_rowclk_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_hdpldadapt_pld_sclk2_rowclk_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_pma_hclk_scg_en != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_pma_hclk_scg_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_powerdown_mode != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_powerdown_mode_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_powermode_dc != "powerup")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_powermode_dc_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_powermode_freq_hz_aib_fabric_rx_sr_clk_in != 900000000)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_powermode_freq_hz_aib_fabric_rx_sr_clk_in_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_powermode_freq_hz_pld_rx_clk1_dcm != 161132812)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_powermode_freq_hz_pld_rx_clk1_dcm_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rx_datapath_tb_sel != "cp_bond")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rx_datapath_tb_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rx_fastbond_rden != "rden_ds_fast_us_fast")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rx_fastbond_rden_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rx_fastbond_wren != "wren_ds_del_us_del")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rx_fastbond_wren_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rx_fifo_power_mode != "full_width_ps_dw")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rx_fifo_power_mode_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rx_fifo_read_latency_adjust != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rx_fifo_read_latency_adjust_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rx_fifo_write_ctrl != "blklock_ignore")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rx_fifo_write_ctrl_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rx_fifo_write_latency_adjust != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rx_fifo_write_latency_adjust_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rx_osc_clock_setting != "osc_clk_div_by1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rx_osc_clock_setting_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rx_pld_8g_eidleinfersel_polling_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rx_pld_8g_eidleinfersel_polling_bypass_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rx_pld_pma_eye_monitor_polling_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rx_pld_pma_eye_monitor_polling_bypass_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rx_pld_pma_pcie_switch_polling_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rx_pld_pma_pcie_switch_polling_bypass_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rx_pld_pma_reser_out_polling_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rx_pld_pma_reser_out_polling_bypass_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rx_prbs_flags_sr_enable != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rx_prbs_flags_sr_enable_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rx_true_b2b != "b2b")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rx_true_b2b_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rx_usertest_sel != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rx_usertest_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rxfifo_empty != "empty_dw")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rxfifo_empty_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rxfifo_full != "full_pc_dw")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rxfifo_full_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rxfifo_mode != "rxphase_comp")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rxfifo_mode_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rxfifo_pempty != 2)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rxfifo_pempty_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rxfifo_pfull != 10)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rxfifo_pfull_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rxfiford_post_ct_sel != "rxfiford_sclk_post_ct")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rxfiford_post_ct_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_rxfifowr_post_ct_sel != "rxfifowr_sclk_post_ct")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_rxfifowr_post_ct_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_sclk_sel != "sclk1_rowclk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_sclk_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_hdpldadapt_speed_grade != "dash_2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_hdpldadapt_speed_grade_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_stretch_num_stages != "two_stage")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_stretch_num_stages_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_sup_mode != "user_mode")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_sup_mode_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_txfiford_post_ct_sel != "txfiford_sclk_post_ct")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_txfiford_post_ct_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_txfifowr_post_ct_sel != "txfifowr_sclk_post_ct")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_txfifowr_post_ct_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_us_bypass_pipeln != "us_bypass_pipeln_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_us_bypass_pipeln_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_us_last_chnl != "us_last_chnl")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_us_last_chnl_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_us_master != "us_master_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_us_master_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_word_align != "wa_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_word_align_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_word_align_enable != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_word_align_enable_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_silicon_rev != "10nm8acr3a")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_silicon_rev_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_rx_reconfig_settings != "{}")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_rx_reconfig_settings_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_aib_clk1_sel != "aib_clk1_pld_pcs_tx_clk_out")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_aib_clk1_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_aib_clk2_sel != "aib_clk2_pld_pma_clkdiv_tx_user")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_aib_clk2_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_hdpldadapt_aib_fabric_pld_pma_hclk_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_hdpldadapt_aib_fabric_pld_pma_hclk_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz != 322265625)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_hdpldadapt_aib_fabric_tx_sr_clk_in_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_hdpldadapt_aib_fabric_tx_sr_clk_in_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_bonding_dft_en != "dft_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_bonding_dft_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_bonding_dft_val != "dft_0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_bonding_dft_val_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_chnl_bonding != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_chnl_bonding_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_comp_cnt != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_comp_cnt_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_compin_sel != "compin_master")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_compin_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_hdpldadapt_csr_clk_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_hdpldadapt_csr_clk_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_ctrl_plane_bonding != "individual")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_ctrl_plane_bonding_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_ds_bypass_pipeln != "ds_bypass_pipeln_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_ds_bypass_pipeln_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_ds_last_chnl != "ds_last_chnl")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_ds_last_chnl_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_ds_master != "ds_master_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_ds_master_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_duplex_mode != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_duplex_mode_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_dv_bond != "dv_bond_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_dv_bond_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_dv_gen != "dv_gen_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_dv_gen_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_fifo_double_write != "fifo_double_write_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_fifo_double_write_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_fifo_mode != "phase_comp")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_fifo_mode_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_fifo_rd_clk_frm_gen_scg_en != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_fifo_rd_clk_frm_gen_scg_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_fifo_rd_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_fifo_rd_clk_scg_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_fifo_rd_clk_sel != "fifo_rd_pma_aib_tx_clk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_fifo_rd_clk_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_fifo_stop_rd != "rd_empty")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_fifo_stop_rd_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_fifo_stop_wr != "wr_full")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_fifo_stop_wr_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_fifo_width != "fifo_double_width")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_fifo_width_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_fifo_wr_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_fifo_wr_clk_scg_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_fpll_shared_direct_async_in_sel != "fpll_shared_direct_async_in_rowclk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_fpll_shared_direct_async_in_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_frmgen_burst != "frmgen_burst_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_frmgen_burst_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_frmgen_bypass != "frmgen_bypass_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_frmgen_bypass_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_frmgen_mfrm_length != 2048)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_frmgen_mfrm_length_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_frmgen_pipeln != "frmgen_pipeln_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_frmgen_pipeln_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_frmgen_pyld_ins != "frmgen_pyld_ins_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_frmgen_pyld_ins_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_frmgen_wordslip != "frmgen_wordslip_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_frmgen_wordslip_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_fsr_hip_fsr_in_bit0_rst_val != "reset_to_one_hfsrin0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_fsr_hip_fsr_in_bit0_rst_val_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_fsr_hip_fsr_in_bit1_rst_val != "reset_to_one_hfsrin1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_fsr_hip_fsr_in_bit1_rst_val_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_fsr_hip_fsr_in_bit2_rst_val != "reset_to_one_hfsrin2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_fsr_hip_fsr_in_bit2_rst_val_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_fsr_hip_fsr_in_bit3_rst_val != "reset_to_zero_hfsrin3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_fsr_hip_fsr_in_bit3_rst_val_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_fsr_hip_fsr_out_bit0_rst_val != "reset_to_one_hfsrout0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_fsr_hip_fsr_out_bit0_rst_val_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_fsr_hip_fsr_out_bit1_rst_val != "reset_to_one_hfsrout1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_fsr_hip_fsr_out_bit1_rst_val_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_fsr_hip_fsr_out_bit2_rst_val != "reset_to_zero_hfsrout2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_fsr_hip_fsr_out_bit2_rst_val_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_fsr_hip_fsr_out_bit3_rst_val != "reset_to_zero_hfsrout3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_fsr_hip_fsr_out_bit3_rst_val_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_fsr_mask_tx_pll_rst_val != "reset_to_zero_maskpll")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_fsr_mask_tx_pll_rst_val_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_fsr_pld_txelecidle_rst_val != "reset_to_zero_txelec")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_fsr_pld_txelecidle_rst_val_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_gb_tx_idwidth != "idwidth_64")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_gb_tx_idwidth_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_gb_tx_odwidth != "odwidth_64")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_gb_tx_odwidth_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_hip_mode != "disable_hip")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_hip_mode_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_hip_osc_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_hip_osc_clk_scg_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_hrdrst_dcd_cal_done_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_hrdrst_dcd_cal_done_bypass_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_hrdrst_rst_sm_dis != "enable_tx_rst_sm")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_hrdrst_rst_sm_dis_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_hrdrst_rx_osc_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_hrdrst_rx_osc_clk_scg_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_hrdrst_user_ctl_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_hrdrst_user_ctl_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_indv != "indv_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_indv_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_loopback_mode != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_loopback_mode_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_low_latency_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_low_latency_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_osc_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_osc_clk_scg_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_phcomp_rd_del != "phcomp_rd_del3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_phcomp_rd_del_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_pipe_mode != "disable_pipe")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_pipe_mode_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_hdpldadapt_pld_avmm1_clk_rowclk_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_hdpldadapt_pld_avmm1_clk_rowclk_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_hdpldadapt_pld_avmm2_clk_rowclk_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_hdpldadapt_pld_avmm2_clk_rowclk_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_pld_clk1_delay_en != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_pld_clk1_delay_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_pld_clk1_delay_sel != "delay_path3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_pld_clk1_delay_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_pld_clk1_inv_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_pld_clk1_inv_en_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_pld_clk1_sel != "pld_clk1_dcm")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_pld_clk1_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_pld_clk2_sel != "pld_clk2_dcm")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_pld_clk2_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_hdpldadapt_pld_sclk1_rowclk_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_hdpldadapt_pld_sclk1_rowclk_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_hdpldadapt_pld_sclk2_rowclk_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_hdpldadapt_pld_sclk2_rowclk_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_hdpldadapt_pld_tx_clk1_dcm_hz != 161132812)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_hdpldadapt_pld_tx_clk1_dcm_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_hdpldadapt_pld_tx_clk1_rowclk_hz != 161132812)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_hdpldadapt_pld_tx_clk1_rowclk_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_hdpldadapt_pld_tx_clk2_dcm_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_hdpldadapt_pld_tx_clk2_dcm_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_hdpldadapt_pld_tx_clk2_rowclk_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_hdpldadapt_pld_tx_clk2_rowclk_hz_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_pma_aib_tx_clk_expected_setting != "x2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_pma_aib_tx_clk_expected_setting_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_powerdown_mode != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_powerdown_mode_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_powermode_dc != "powerup")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_powermode_dc_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_powermode_freq_hz_aib_fabric_rx_sr_clk_in != 900000000)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_powermode_freq_hz_aib_fabric_rx_sr_clk_in_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_powermode_freq_hz_pld_tx_clk1_dcm != 161132812)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_powermode_freq_hz_pld_tx_clk1_dcm_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_sh_err != "sh_err_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_sh_err_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_hdpldadapt_speed_grade != "dash_2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_hdpldadapt_speed_grade_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_stretch_num_stages != "two_stage")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_stretch_num_stages_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_sup_mode != "user_mode")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_sup_mode_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_tx_datapath_tb_sel != "cp_bond")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_tx_datapath_tb_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_tx_fastbond_rden != "rden_ds_fast_us_fast")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_tx_fastbond_rden_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_tx_fastbond_wren != "wren_ds_fast_us_fast")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_tx_fastbond_wren_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_tx_fifo_power_mode != "full_width_ps_dw")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_tx_fifo_power_mode_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_tx_fifo_read_latency_adjust != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_tx_fifo_read_latency_adjust_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_tx_fifo_write_latency_adjust != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_tx_fifo_write_latency_adjust_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_tx_hip_aib_ssr_in_polling_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_tx_hip_aib_ssr_in_polling_bypass_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_tx_osc_clock_setting != "osc_clk_div_by1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_tx_osc_clock_setting_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_tx_pld_10g_tx_bitslip_polling_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_tx_pld_10g_tx_bitslip_polling_bypass_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_tx_pld_8g_tx_boundary_sel_polling_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_tx_pld_8g_tx_boundary_sel_polling_bypass_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_tx_pld_pma_fpll_cnt_sel_polling_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_tx_pld_pma_fpll_cnt_sel_polling_bypass_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_tx_pld_pma_fpll_num_phase_shifts_polling_bypass != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_tx_pld_pma_fpll_num_phase_shifts_polling_bypass_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_tx_usertest_sel != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_tx_usertest_sel_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_txfifo_empty != "empty_default")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_txfifo_empty_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_txfifo_full != "full_pc_dw")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_txfifo_full_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_txfifo_mode != "txphase_comp")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_txfifo_mode_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_txfifo_pempty != 2)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_txfifo_pempty_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_txfifo_pfull != 10)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_txfifo_pfull_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_us_bypass_pipeln != "us_bypass_pipeln_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_us_bypass_pipeln_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_us_last_chnl != "us_last_chnl")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_us_last_chnl_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_us_master != "us_master_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_us_master_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_word_align_enable != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_word_align_enable_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_word_mark != "wm_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_word_mark_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_silicon_rev != "10nm8acr3a")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_silicon_rev_check ( .error(1'b1) );
		end
		if (hssi_pldadapt_tx_reconfig_settings != "{}")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pldadapt_tx_reconfig_settings_check ( .error(1'b1) );
		end
		if (hssi_rsfec_clocking_mode != "no_clk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_clocking_mode_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_eng_2lane_ena != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_eng_2lane_ena_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_eng_am_5bad_dis != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_eng_am_5bad_dis_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_eng_blk_chk_dis != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_eng_blk_chk_dis_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_eng_cons_25g != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_eng_cons_25g_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_eng_cust_am_1st_0 != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_eng_cust_am_1st_0_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_eng_cust_am_1st_1 != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_eng_cust_am_1st_1_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_eng_cust_am_1st_2 != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_eng_cust_am_1st_2_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_eng_cust_am_1st_3 != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_eng_cust_am_1st_3_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_eng_cust_am_2nd_0 != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_eng_cust_am_2nd_0_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_eng_cust_am_2nd_1 != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_eng_cust_am_2nd_1_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_eng_cust_am_2nd_2 != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_eng_cust_am_2nd_2_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_eng_cust_am_2nd_3 != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_eng_cust_am_2nd_3_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_eng_cust_am_en != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_eng_cust_am_en_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_eng_cust_log2_mrk != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_eng_cust_log2_mrk_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_eng_enter_align != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_eng_enter_align_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_eng_exit_align != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_eng_exit_align_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_eng_fec_3bad_dis != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_eng_fec_3bad_dis_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_eng_sf_dis != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_eng_sf_dis_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_eng_swaps != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_eng_swaps_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_eng_test != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_eng_test_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_eng_trans_byp != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_eng_trans_byp_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_fibre_channel0 != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_fibre_channel0_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_fibre_channel1 != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_fibre_channel1_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_fibre_channel2 != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_fibre_channel2_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_fibre_channel3 != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_fibre_channel3_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_indic_byp != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_indic_byp_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_rs544_0 != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_rs544_0_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_rs544_1 != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_rs544_1_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_rs544_2 != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_rs544_2_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_rs544_3 != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_rs544_3_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_scrambling0 != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_scrambling0_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_scrambling1 != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_scrambling1_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_scrambling2 != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_scrambling2_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_scrambling3 != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_scrambling3_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_tx_pcs_bypass0 != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_tx_pcs_bypass0_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_tx_pcs_bypass1 != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_tx_pcs_bypass1_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_tx_pcs_bypass2 != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_tx_pcs_bypass2_check ( .error(1'b1) );
		end
		if (hssi_rsfec_core_tx_pcs_bypass3 != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_core_tx_pcs_bypass3_check ( .error(1'b1) );
		end
		if (hssi_rsfec_deskew_channels_active != "dsk_ln_none")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_deskew_channels_active_check ( .error(1'b1) );
		end
		if (hssi_rsfec_deskew_channels_clear != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_deskew_channels_clear_check ( .error(1'b1) );
		end
		if (hssi_rsfec_fec_tx2rx_loopback0 != "tx_rx_loopback_none0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_fec_tx2rx_loopback0_check ( .error(1'b1) );
		end
		if (hssi_rsfec_fec_tx2rx_loopback1 != "tx_rx_loopback_none1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_fec_tx2rx_loopback1_check ( .error(1'b1) );
		end
		if (hssi_rsfec_fec_tx2rx_loopback2 != "tx_rx_loopback_none2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_fec_tx2rx_loopback2_check ( .error(1'b1) );
		end
		if (hssi_rsfec_fec_tx2rx_loopback3 != "tx_rx_loopback_none3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_fec_tx2rx_loopback3_check ( .error(1'b1) );
		end
		if (hssi_rsfec_first_lane_sel != "first_lane0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_first_lane_sel_check ( .error(1'b1) );
		end
		if (hssi_rsfec_force_deskew_done != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_force_deskew_done_check ( .error(1'b1) );
		end
		if (hssi_rsfec_force_fec_ready != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_force_fec_ready_check ( .error(1'b1) );
		end
		if (hssi_rsfec_func_mode != "disabled")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_func_mode_check ( .error(1'b1) );
		end
		if (hssi_rsfec_hwcfg_ena != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_hwcfg_ena_check ( .error(1'b1) );
		end
		if (hssi_rsfec_hwcfg_mode != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_hwcfg_mode_check ( .error(1'b1) );
		end
		if (hssi_rsfec_lane_func_mode0 != "lane_mode_disable0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_lane_func_mode0_check ( .error(1'b1) );
		end
		if (hssi_rsfec_lane_func_mode1 != "lane_mode_disable1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_lane_func_mode1_check ( .error(1'b1) );
		end
		if (hssi_rsfec_lane_func_mode2 != "lane_mode_disable2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_lane_func_mode2_check ( .error(1'b1) );
		end
		if (hssi_rsfec_lane_func_mode3 != "lane_mode_disable3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_lane_func_mode3_check ( .error(1'b1) );
		end
		if (hssi_rsfec_operation_mode != "oper_aggr")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_operation_mode_check ( .error(1'b1) );
		end
		if (hssi_rsfec_powerdown_mode != "true")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_powerdown_mode_check ( .error(1'b1) );
		end
		if (hssi_rsfec_source_clk_sel != "adp0_clk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_source_clk_sel_check ( .error(1'b1) );
		end
		if (hssi_rsfec_source_lane_ena0 != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_source_lane_ena0_check ( .error(1'b1) );
		end
		if (hssi_rsfec_source_lane_ena1 != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_source_lane_ena1_check ( .error(1'b1) );
		end
		if (hssi_rsfec_source_lane_ena2 != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_source_lane_ena2_check ( .error(1'b1) );
		end
		if (hssi_rsfec_source_lane_ena3 != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_source_lane_ena3_check ( .error(1'b1) );
		end
		if (hssi_rsfec_spare_bits != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_spare_bits_check ( .error(1'b1) );
		end
		if (hssi_rsfec_sup_mode != "user_mode")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_sup_mode_check ( .error(1'b1) );
		end
		if (hssi_rsfec_topology != "elane_1ch")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_topology_check ( .error(1'b1) );
		end
		if (hssi_rsfec_tx_data_source_sel0 != "fec_tx_lane_off0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_tx_data_source_sel0_check ( .error(1'b1) );
		end
		if (hssi_rsfec_tx_data_source_sel1 != "fec_tx_lane_off1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_tx_data_source_sel1_check ( .error(1'b1) );
		end
		if (hssi_rsfec_tx_data_source_sel2 != "fec_tx_lane_off2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_tx_data_source_sel2_check ( .error(1'b1) );
		end
		if (hssi_rsfec_tx_data_source_sel3 != "fec_tx_lane_off3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_tx_data_source_sel3_check ( .error(1'b1) );
		end
		if (hssi_rsfec_silicon_rev != "10nm8acr3a")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_silicon_rev_check ( .error(1'b1) );
		end
		if (hssi_rsfec_u_rsfec_rx_mux0_rx_data_source != "xcvr_rx_data")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_u_rsfec_rx_mux0_rx_data_source_check ( .error(1'b1) );
		end
		if (hssi_rsfec_u_rsfec_rx_mux1_rx_data_source != "xcvr_rx_data")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_u_rsfec_rx_mux1_rx_data_source_check ( .error(1'b1) );
		end
		if (hssi_rsfec_u_rsfec_rx_mux2_rx_data_source != "xcvr_rx_data")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_u_rsfec_rx_mux2_rx_data_source_check ( .error(1'b1) );
		end
		if (hssi_rsfec_u_rsfec_rx_mux3_rx_data_source != "xcvr_rx_data")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfec_u_rsfec_rx_mux3_rx_data_source_check ( .error(1'b1) );
		end
		if (hssi_rsfecrx_mux_rx_data_source != "xcvr_rx_data")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfecrx_mux_rx_data_source_check ( .error(1'b1) );
		end
		if (hssi_rsfecrx_mux_silicon_rev != "10nm8acr3a")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_rsfecrx_mux_silicon_rev_check ( .error(1'b1) );
		end
		if (hssi_xcvr_an_mode != "an_mode_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_an_mode_check ( .error(1'b1) );
		end
		if (hssi_xcvr_bonding_mode != "nonbonded")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_bonding_mode_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_c_revbitorder != "rev_bit_order_false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_c_revbitorder_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_clk_en_div66_tx != "tx_clk_en_div66_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_clk_en_div66_tx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_clk_en_sclk_rx != "det_lat_en_sclk_rx")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_clk_en_sclk_rx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_clk_en_sclk_tx != "det_lat_tx_sclk_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_clk_en_sclk_tx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_core_int_request != "core_int_req_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_core_int_request_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_dcc_csr_core_rst_en != "dcc_core_rst_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_dcc_csr_core_rst_en_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_dcc_csr_dft_msel != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_dcc_csr_dft_msel_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_dcc_csr_dll_sel != "dcc_dll_follow_fsm")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_dcc_csr_dll_sel_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_dcc_csr_dly_ovr != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_dcc_csr_dly_ovr_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_dcc_csr_dly_ovr_10 != "dcc_dly_ovr_msb_0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_dcc_csr_dly_ovr_10_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_dcc_csr_dn_invert != "dcc_no_invert_dn")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_dcc_csr_dn_invert_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_dcc_csr_en_fsm != "dcc_dis_fsm")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_dcc_csr_en_fsm_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_dcc_csr_mux_sel != "dcc_req_sel_adapter")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_dcc_csr_mux_sel_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_dcc_csr_resv != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_dcc_csr_resv_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_dcc_csr_resv_10 != "dcc_resv_msb_0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_dcc_csr_resv_10_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_dcc_csr_rst_invert != "dcc_no_invert_rst")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_dcc_csr_rst_invert_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_dcc_csr_up_invert != "dcc_no_invert_up")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_dcc_csr_up_invert_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_dcc_csr_updn_en != "dcc_updn_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_dcc_csr_updn_en_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_idll_entest != "dcc_test_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_idll_entest_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_mem_pbist != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_mem_pbist_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_mem_ulp_tmg_mode != 726)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_mem_ulp_tmg_mode_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_rb_clkdiv != "dcc_ckdiv_16")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_rb_clkdiv_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_rb_cont_cal != "dcc_cont_cal_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_rb_cont_cal_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_rb_dcc_byp != "dcc_byp_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_rb_dcc_byp_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_rb_dcc_dft != "dcc_dft_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_rb_dcc_dft_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_rb_dcc_dft_sel != "dcc_dft_mode0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_rb_dcc_dft_sel_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_rb_dcc_en != "dcc_mast_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_rb_dcc_en_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_rb_dcc_manual_dn != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_rb_dcc_manual_dn_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_rb_dcc_manual_up != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_rb_dcc_manual_up_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_rb_dcc_req != "dcc_req_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_rb_dcc_req_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_rb_dcc_req_ovr != "dcc_req_no_ovr")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_rb_dcc_req_ovr_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_rb_half_code != "dcc_en_half_code")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_rb_half_code_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_rb_nfrzdrv != "dcc_freeze")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_rb_nfrzdrv_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_rb_selflock != "dcc_en_cntr_lock")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_rb_selflock_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_reset_rx_bit_counter != "noreset_rxbit_cnt")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_reset_rx_bit_counter_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_restart_seq_sm != "seq_sm_idle")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_restart_seq_sm_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_revbitorder != "rev_bit_order_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_revbitorder_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_rx_bit_counter_rollover != 6304)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_rx_bit_counter_rollover_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_rx_fifo_lat_en != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_rx_fifo_lat_en_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_rx_pcs_data_sel != "sel_rx_fifo_data")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_rx_pcs_data_sel_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_rxbit_cntr_pma != "sel_async_cnt_fec")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_rxbit_cntr_pma_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_sel_bit_counter_adder != "ser_fact_32")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_sel_bit_counter_adder_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_sel_hw_decode_mode != "hwdec_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_sel_hw_decode_mode_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_tbus_sel != "tbus_sel_zero")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_tbus_sel_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_test_clk_pll_en_n != "dcc_tclk_pll_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_test_clk_pll_en_n_check ( .error(1'b1) );
		end
		if (hssi_xcvr_cfg_tx_fifo_lat_en != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_cfg_tx_fifo_lat_en_check ( .error(1'b1) );
		end
		if (hssi_xcvr_channel_mode != "xcvr_duplex")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_channel_mode_check ( .error(1'b1) );
		end
		if (hssi_xcvr_clk_en_direct_tx != "dis_tx_direct_clk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_clk_en_direct_tx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_clk_en_div66_rx != "en_rx_div66_clk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_clk_en_div66_rx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_clk_en_ehip_d2_tx != "dis_tx_ehip_clk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_clk_en_ehip_d2_tx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_clk_en_fec_d2_tx != "dis_tx_fec_clk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_clk_en_fec_d2_tx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_clk_en_fifo_rd_rx != "en_rx_fifo_rd_clk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_clk_en_fifo_rd_rx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_clk_en_fifo_rx != "en_fifo_clk_rx")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_clk_en_fifo_rx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_clk_en_full_rx != "en_rx_full_clk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_clk_en_full_rx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_clk_en_full_tx != "en_tx_full_clk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_clk_en_full_tx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_clk_en_half_rx != "en_rx_half_clk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_clk_en_half_rx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_clk_en_pcs_d2_tx != "en_tx_pcs_clk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_clk_en_pcs_d2_tx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_clk_en_rx != "en_rx_clk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_clk_en_rx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_clk_en_rx_adapt != "en_rx_adapt_clk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_clk_en_rx_adapt_check ( .error(1'b1) );
		end
		if (hssi_xcvr_clk_en_tx != "en_tx_clk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_clk_en_tx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_clk_en_tx_datapath != "en_tx_datapath_clk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_clk_en_tx_datapath_check ( .error(1'b1) );
		end
		if (hssi_xcvr_clk_en_tx_gbx != "en_tx_gb_clk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_clk_en_tx_gbx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_core_to_cntl != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_core_to_cntl_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_if_code != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_if_code_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_if_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_if_data_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq10_txeq_amp != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq10_txeq_amp_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq11_txeq_post != 238)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq11_txeq_post_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq12_txeq_broadcast != 241)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq12_txeq_broadcast_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq13_rx_pll_recal != "rx_pll_recal_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq13_rx_pll_recal_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq13_tx_pll_recal != "tx_pll_recal_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq13_tx_pll_recal_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq1_tx_clk_slip_cnt != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq1_tx_clk_slip_cnt_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq1_tx_phase_load_cnt != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq1_tx_phase_load_cnt_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq1_tx_slip_always_on != "dis_tx_always_on")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq1_tx_slip_always_on_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq2_rx_clk_slip_cnt != 28)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq2_rx_clk_slip_cnt_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq2_rx_phase_load_cnt != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq2_rx_phase_load_cnt_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq2_rx_slip_always_on != "en_rx_always_on")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq2_rx_slip_always_on_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq3_refclk_cfg_both != "refclk_cfg_tx")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq3_refclk_cfg_both_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq3_tx_bit_rate != "tx_full_rate")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq3_tx_bit_rate_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq3_tx_refclk_ratio != 66)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq3_tx_refclk_ratio_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq3_txpll_refclk_sel != "tx_refclk_sel_rck0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq3_txpll_refclk_sel_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq4_refclk_cfg_both != "refclk_cfg_rx")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq4_refclk_cfg_both_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq4_rx_bit_rate != "rx_full_rate")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq4_rx_bit_rate_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq4_rx_refclk_ratio != 66)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq4_rx_refclk_ratio_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq4_rxpll_refclk_sel != "rx_refclk_sel_rck0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq4_rxpll_refclk_sel_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq5_ph_opt != "dis_phase_opt")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq5_ph_opt_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq6_rx_sr_enc != "rx_enc_is_nrz")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq6_rx_sr_enc_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq6_rx_width != "rx_width_32b")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq6_rx_width_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq6_tx_sr_enc != "tx_enc_is_nrz")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq6_tx_sr_enc_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq6_tx_width != "tx_width_32b")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq6_tx_width_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq7_txeq_pre1 != 246)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq7_txeq_pre1_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq8_txeq_slew != 255)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq8_txeq_slew_check ( .error(1'b1) );
		end
		if (hssi_xcvr_int_seq9_txeq_atten != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_int_seq9_txeq_atten_check ( .error(1'b1) );
		end
		if (hssi_xcvr_interrupt_cntl_ovr_en != "aib_ovr_if_cntl")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_interrupt_cntl_ovr_en_check ( .error(1'b1) );
		end
		if (hssi_xcvr_interrupt_core_stat_sel_msw != "sel_core_stat_msw")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_interrupt_core_stat_sel_msw_check ( .error(1'b1) );
		end
		if (hssi_xcvr_interrupt_in_prog_assert != "dis_int_in_prog_assert")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_interrupt_in_prog_assert_check ( .error(1'b1) );
		end
		if (hssi_xcvr_is_dyn_reconfigurable != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_is_dyn_reconfigurable_check ( .error(1'b1) );
		end
		if (hssi_xcvr_lpbk_mode != "lpbk_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_lpbk_mode_check ( .error(1'b1) );
		end
		if (hssi_xcvr_powerdown_mode != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_powerdown_mode_check ( .error(1'b1) );
		end
		if (hssi_xcvr_powermode_ac_avmm_freq_hz != "150000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_powermode_ac_avmm_freq_hz_check ( .error(1'b1) );
		end
		if (hssi_xcvr_powermode_ac_csr != "ac_xcvr_csr_on")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_powermode_ac_csr_check ( .error(1'b1) );
		end
		if (hssi_xcvr_powermode_ac_serdes_rx_par_freq_hz != "161132812")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_powermode_ac_serdes_rx_par_freq_hz_check ( .error(1'b1) );
		end
		if (hssi_xcvr_powermode_ac_serdes_tx_par_freq_hz != "161132812")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_powermode_ac_serdes_tx_par_freq_hz_check ( .error(1'b1) );
		end
		if (hssi_xcvr_powermode_ac_xcvrif_rx != "ac_rxif_hip")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_powermode_ac_xcvrif_rx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_powermode_ac_xcvrif_tx != "ac_txif_hip")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_powermode_ac_xcvrif_tx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_powermode_dc_csr != "dc_xcvr_csr_on")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_powermode_dc_csr_check ( .error(1'b1) );
		end
		if (hssi_xcvr_powermode_dc_xcvrif_rx != "dc_rxif_on")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_powermode_dc_xcvrif_rx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_powermode_dc_xcvrif_tx != "dc_txif_on")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_powermode_dc_xcvrif_tx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rst_en_rx != "rx_dis_ehip_fec_pcs")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rst_en_rx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rx_adapt_order_sel != "rx_adapt_order_sel_0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rx_adapt_order_sel_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rx_bitslip != "en_rx_user_bitslip")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rx_bitslip_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rx_c_revbitorder != "dis_rx_c_revbitorder")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rx_c_revbitorder_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rx_datarate_bps != "10312500000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rx_datarate_bps_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rx_det_latency_en != "rx_det_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rx_det_latency_en_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rx_fifo_clk_sel != "fifo_clk_sel2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rx_fifo_clk_sel_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rx_gb_idwidth != "rx_gb_idwidth_64b")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rx_gb_idwidth_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rx_gb_mode != "rx_gb_66_64")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rx_gb_mode_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rx_gb_odwidth != "rx_gb_odwidth_66b")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rx_gb_odwidth_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rx_interleave_mode != "rx_il_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rx_interleave_mode_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rx_pma_width != "rx_width_32")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rx_pma_width_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rx_pma_width_sd != "32")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rx_pma_width_sd_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rx_rden_sel != "rden_frm_fifo")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rx_rden_sel_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rx_refclk_freq != "156250000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rx_refclk_freq_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rx_revbitorder != "dis_rx_revbitorder")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rx_revbitorder_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rx_sh_location != "rx_sh_location_65_64")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rx_sh_location_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rx_tag_sel != "rx_tag_sel_lat_tag")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rx_tag_sel_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rx_width_adapt != "rx_width_adp_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rx_width_adapt_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rxfifo_ae_thld != 4)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rxfifo_ae_thld_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rxfifo_af_thld != 20)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rxfifo_af_thld_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rxfifo_e_thld != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rxfifo_e_thld_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rxfifo_f_thld != 31)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rxfifo_f_thld_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rxfifo_rd_empty != "prevent_rd_rx_fifo_empty")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rxfifo_rd_empty_check ( .error(1'b1) );
		end
		if (hssi_xcvr_rxfifo_wr_full != "prevent_wr_rx_fifo_full")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_rxfifo_wr_full_check ( .error(1'b1) );
		end
		if (hssi_xcvr_seq_en_phaseopt != "dis_ph_opt_seq")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_seq_en_phaseopt_check ( .error(1'b1) );
		end
		if (hssi_xcvr_seq_en_reserved1 != "dis_reserved1_seq")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_seq_en_reserved1_check ( .error(1'b1) );
		end
		if (hssi_xcvr_seq_en_reserved2 != "dis_reserved2_seq")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_seq_en_reserved2_check ( .error(1'b1) );
		end
		if (hssi_xcvr_seq_en_reserved3 != "dis_reserved3_seq")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_seq_en_reserved3_check ( .error(1'b1) );
		end
		if (hssi_xcvr_seq_en_reserved4 != "dis_reserved4_seq")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_seq_en_reserved4_check ( .error(1'b1) );
		end
		if (hssi_xcvr_seq_en_reserved5 != "dis_reserved5_seq")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_seq_en_reserved5_check ( .error(1'b1) );
		end
		if (hssi_xcvr_seq_en_reserved6 != "dis_reserved6_seq")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_seq_en_reserved6_check ( .error(1'b1) );
		end
		if (hssi_xcvr_seq_en_reserved7 != "dis_reserved7_seq")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_seq_en_reserved7_check ( .error(1'b1) );
		end
		if (hssi_xcvr_seq_en_rx_phase_slip != "en_rx_phase_slip_seq")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_seq_en_rx_phase_slip_check ( .error(1'b1) );
		end
		if (hssi_xcvr_seq_en_tx_phase_slip != "dis_tx_phase_slip_seq")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_seq_en_tx_phase_slip_check ( .error(1'b1) );
		end
		if (hssi_xcvr_serdes_rx_enc != "rx_nrz")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_serdes_rx_enc_check ( .error(1'b1) );
		end
		if (hssi_xcvr_serdes_tx_enc != "tx_nrz")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_serdes_tx_enc_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq0 != "set_int_seq0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq0_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq1 != "set_int_seq1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq1_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq10 != "set_int_seq10")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq10_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq11 != "set_int_seq11")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq11_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq12 != "set_int_seq12")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq12_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq13 != "set_int_seq13")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq13_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq14_code != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq14_code_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq14_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq14_data_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq15_code != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq15_code_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq15_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq15_data_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq16_code != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq16_code_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq16_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq16_data_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq17_code != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq17_code_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq17_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq17_data_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq18_code != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq18_code_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq18_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq18_data_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq19_code != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq19_code_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq19_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq19_data_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq2 != "set_int_seq2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq2_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq3 != "set_int_seq3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq3_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq4 != "set_int_seq4")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq4_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq5 != "set_int_seq5")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq5_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq6 != "set_int_seq6")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq6_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq7 != "set_int_seq7")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq7_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq8 != "set_int_seq8")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq8_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_int_seq9 != "set_int_seq9")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_int_seq9_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_refclk_scratch0 != "i_refclk0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_refclk_scratch0_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_refclk_scratch1 != "i_refclk1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_refclk_scratch1_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_refclk_scratch2 != "i_refclk2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_refclk_scratch2_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_refclk_scratch3 != "i_refclk3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_refclk_scratch3_check ( .error(1'b1) );
		end
		if (hssi_xcvr_sh_location != "tx_sh_location_65_64")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_sh_location_check ( .error(1'b1) );
		end
		if (hssi_xcvr_soft_reset_rx != "dis_sft_rst_rx")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_soft_reset_rx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_soft_reset_tx != "dis_sft_rst_tx")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_soft_reset_tx_check ( .error(1'b1) );
		end
		if (hssi_xcvr_sup_mode != "user_mode")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_sup_mode_check ( .error(1'b1) );
		end
		if (hssi_xcvr_topology != "elane_1ch")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_topology_check ( .error(1'b1) );
		end
		if (hssi_xcvr_tx_adapt_order_sel != "tx_adapt_order_sel_1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_tx_adapt_order_sel_check ( .error(1'b1) );
		end
		if (hssi_xcvr_tx_bitslip != "dis_tx_user_bitslip")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_tx_bitslip_check ( .error(1'b1) );
		end
		if (hssi_xcvr_tx_clk_dp_sel != "tx_clk_dp_sel_1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_tx_clk_dp_sel_check ( .error(1'b1) );
		end
		if (hssi_xcvr_tx_data_in_sel != "tx_data_in_sel_0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_tx_data_in_sel_check ( .error(1'b1) );
		end
		if (hssi_xcvr_tx_datarate_bps != "10312500000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_tx_datarate_bps_check ( .error(1'b1) );
		end
		if (hssi_xcvr_tx_det_latency_en != "tx_det_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_tx_det_latency_en_check ( .error(1'b1) );
		end
		if (hssi_xcvr_tx_gb_idwidth != "tx_gb_idwidth_66b")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_tx_gb_idwidth_check ( .error(1'b1) );
		end
		if (hssi_xcvr_tx_gb_mode != "tx_gb_66_64")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_tx_gb_mode_check ( .error(1'b1) );
		end
		if (hssi_xcvr_tx_gb_odwidth != "tx_gb_odwidth_64b")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_tx_gb_odwidth_check ( .error(1'b1) );
		end
		if (hssi_xcvr_tx_interleave_mode != "tx_il_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_tx_interleave_mode_check ( .error(1'b1) );
		end
		if (hssi_xcvr_tx_pma_width != "tx_width_32")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_tx_pma_width_check ( .error(1'b1) );
		end
		if (hssi_xcvr_tx_pma_width_sd != "32")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_tx_pma_width_sd_check ( .error(1'b1) );
		end
		if (hssi_xcvr_tx_refclk_freq != "156250000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_tx_refclk_freq_check ( .error(1'b1) );
		end
		if (hssi_xcvr_tx_reset_val_31_0 != "0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_tx_reset_val_31_0_check ( .error(1'b1) );
		end
		if (hssi_xcvr_tx_reset_val_63_32 != "0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_tx_reset_val_63_32_check ( .error(1'b1) );
		end
		if (hssi_xcvr_tx_reset_val_66_64 != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_tx_reset_val_66_64_check ( .error(1'b1) );
		end
		if (hssi_xcvr_tx_width_adapt != "tx_width_adp_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_tx_width_adapt_check ( .error(1'b1) );
		end
		if (hssi_xcvr_txfifo_ae_thld != 7)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_txfifo_ae_thld_check ( .error(1'b1) );
		end
		if (hssi_xcvr_txfifo_af_thld != 20)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_txfifo_af_thld_check ( .error(1'b1) );
		end
		if (hssi_xcvr_txfifo_e_thld != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_txfifo_e_thld_check ( .error(1'b1) );
		end
		if (hssi_xcvr_txfifo_f_thld != 31)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_txfifo_f_thld_check ( .error(1'b1) );
		end
		if (hssi_xcvr_txfifo_ph_comp != "dis_ph_comp")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_txfifo_ph_comp_check ( .error(1'b1) );
		end
		if (hssi_xcvr_txfifo_rd_empty != "allow_rd_tx_fifo_empty")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_txfifo_rd_empty_check ( .error(1'b1) );
		end
		if (hssi_xcvr_txfifo_wr_full != "allow_wr_tx_fifo_full")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_txfifo_wr_full_check ( .error(1'b1) );
		end
		if (hssi_xcvr_xcvr_spare_ctrl0 != "0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_xcvr_spare_ctrl0_check ( .error(1'b1) );
		end
		if (hssi_xcvr_xcvr_spare_ctrl1 != "0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_xcvr_spare_ctrl1_check ( .error(1'b1) );
		end
		if (hssi_xcvr_silicon_rev != "10nm8acr3a")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_silicon_rev_check ( .error(1'b1) );
		end
		if (hssi_xcvr_set_refclk_scratch4 != "i_refclk4")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_set_refclk_scratch4_check ( .error(1'b1) );
		end
		if (hssi_xcvr_refclk_mux_powerdown_mode != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_refclk_mux_powerdown_mode_check ( .error(1'b1) );
		end
		if (hssi_xcvr_refclk_mux_topology != "disabled_block")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_refclk_mux_topology_check ( .error(1'b1) );
		end
		if (hssi_xcvr_refclk_mux_silicon_rev != "10nm8acr3a")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_xcvr_refclk_mux_silicon_rev_check ( .error(1'b1) );
		end
		if (enable_deskew_ini != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					enable_deskew_ini_check ( .error(1'b1) );
		end
		if (device_revision != "10nm8acr3a")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					device_revision_check ( .error(1'b1) );
		end
		if (silicon_revision != "10nm8acr3a")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					silicon_revision_check ( .error(1'b1) );
		end
		if (deskew_pma_only_enable != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					deskew_pma_only_enable_check ( .error(1'b1) );
		end
		if (bti_channels_hssi_xcvr_bti_protected != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_channels_hssi_xcvr_bti_protected_check ( .error(1'b1) );
		end
		if (bti_channels_hssi_xcvr_bti_ref_clock_sel != "i_refclk0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_channels_hssi_xcvr_bti_ref_clock_sel_check ( .error(1'b1) );
		end
		if (bti_channels_hssi_xcvr_bti_ref_clock_freq_mhz != "100")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_channels_hssi_xcvr_bti_ref_clock_freq_mhz_check ( .error(1'b1) );
		end
		if (bti_channels_hssi_xcvr_bti_ref_clock_freq_hz != "100000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_channels_hssi_xcvr_bti_ref_clock_freq_hz_check ( .error(1'b1) );
		end
		if (l_xcvr_native_mode != "mode_duplex")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_xcvr_native_mode_check ( .error(1'b1) );
		end
		if (l_is_for_ptp_channels != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_is_for_ptp_channels_check ( .error(1'b1) );
		end
		if (enable_manual_reset != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					enable_manual_reset_check ( .error(1'b1) );
		end
		if (reset_separation_ns != 200)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					reset_separation_ns_check ( .error(1'b1) );
		end
		if (space_ns != 100)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					space_ns_check ( .error(1'b1) );
		end
		if (reduced_sim_time != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					reduced_sim_time_check ( .error(1'b1) );
		end
		if (reduced_reset_sim_time != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					reduced_reset_sim_time_check ( .error(1'b1) );
		end
		if (enable_ind_txrx != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					enable_ind_txrx_check ( .error(1'b1) );
		end
		if (l_enable_ind_channel != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_enable_ind_channel_check ( .error(1'b1) );
		end
		if (enable_seq != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					enable_seq_check ( .error(1'b1) );
		end
		if (t_tx_reset != 100)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					t_tx_reset_check ( .error(1'b1) );
		end
		if (t_rx_reset != 100)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					t_rx_reset_check ( .error(1'b1) );
		end
		if (l_num_channels != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_num_channels_check ( .error(1'b1) );
		end
		if (enable_pma_reset != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					enable_pma_reset_check ( .error(1'b1) );
		end
		if (enable_spico_reset != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					enable_spico_reset_check ( .error(1'b1) );
		end
		if (pma_rx_dedicated_refclk_select != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					pma_rx_dedicated_refclk_select_check ( .error(1'b1) );
		end
		if (l_pma_ical_enable != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_pma_ical_enable_check ( .error(1'b1) );
		end
		if (l_pma_ical_poweron_enable != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_pma_ical_poweron_enable_check ( .error(1'b1) );
		end
		if (l_pma_rx_dedicated_refclk_enable != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_pma_rx_dedicated_refclk_enable_check ( .error(1'b1) );
		end
		if (l_channels != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_channels_check ( .error(1'b1) );
		end
		if (l_tx_enable != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_tx_enable_check ( .error(1'b1) );
		end
		if (l_rx_enable != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_rx_enable_check ( .error(1'b1) );
		end
		if (l_enable_direct_reset_control != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_enable_direct_reset_control_check ( .error(1'b1) );
		end
		if (l_rsfec_enable != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_rsfec_enable_check ( .error(1'b1) );
		end
		if (l_pma_func_mode != "elane")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_pma_func_mode_check ( .error(1'b1) );
		end
		if (l_pma_txrx_pll_refclk0_div_en != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_pma_txrx_pll_refclk0_div_en_check ( .error(1'b1) );
		end
		if (l_pma_txrx_pll_refclk1_div_en != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_pma_txrx_pll_refclk1_div_en_check ( .error(1'b1) );
		end
		if (l_pma_txrx_pll_refclk2_div_en != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_pma_txrx_pll_refclk2_div_en_check ( .error(1'b1) );
		end
		if (l_pma_txrx_pll_refclk3_div_en != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_pma_txrx_pll_refclk3_div_en_check ( .error(1'b1) );
		end
		if (l_pma_txrx_pll_refclk4_div_en != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_pma_txrx_pll_refclk4_div_en_check ( .error(1'b1) );
		end
		if (pldif_tx_fast_pipeln_reg_enable != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					pldif_tx_fast_pipeln_reg_enable_check ( .error(1'b1) );
		end
		if (pldif_rx_fast_pipeln_reg_enable != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					pldif_rx_fast_pipeln_reg_enable_check ( .error(1'b1) );
		end
		if (pldif_rx_double_width_transfer_enable != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					pldif_rx_double_width_transfer_enable_check ( .error(1'b1) );
		end
		if (pldif_tx_coreclkin_clock_network != "dedicated")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					pldif_tx_coreclkin_clock_network_check ( .error(1'b1) );
		end
		if (enable_port_tx_clkin2 != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					enable_port_tx_clkin2_check ( .error(1'b1) );
		end
		if (pldif_tx_coreclkin2_clock_network != "dedicated")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					pldif_tx_coreclkin2_clock_network_check ( .error(1'b1) );
		end
		if (pldif_rx_coreclkin_clock_network != "dedicated")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					pldif_rx_coreclkin_clock_network_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_set_refclk_sel != "i_refclk0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_set_refclk_sel_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_tx_deskew != "tx_dsk_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_tx_deskew_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_powermode_ac_serdes_rx != "ac_rx_serdes_on")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_powermode_ac_serdes_rx_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_powermode_ac_serdes_tx != "ac_tx_serdes_on")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_powermode_ac_serdes_tx_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_cfg_hw_mode_sel != "hwdec_disabled_block")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_cfg_hw_mode_sel_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_seq_en_tx_post1 != "dis_tx_post1_seq")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_seq_en_tx_post1_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_seq_en_tx_pre1 != "dis_tx_pre1_seq")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_seq_en_tx_pre1_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_seq_en_tx_slew != "dis_tx_slew_seq")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_seq_en_tx_slew_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_serdes_en_seq != "en_serdes_seq")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_serdes_en_seq_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_set_int_seq_serd_en != "seq_en_all")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_set_int_seq_serd_en_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_tx_clk_out_sel != "tx_clk_out_sel_0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_tx_clk_out_sel_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_rx_ml_sel != "rx_ml_sel_0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_rx_ml_sel_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_tx_dskew_ml_sel != "ml_dsk_sel_ckb_above_ckb_below")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_tx_dskew_ml_sel_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_func_mode != "elane")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_func_mode_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_seq_en_bitwidth != "en_bitwidth_seq")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_seq_en_bitwidth_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_seq_en_crc != "dis_crc_seq")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_seq_en_crc_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_seq_en_rx_bitrate != "en_rx_bitrate_seq")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_seq_en_rx_bitrate_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_seq_en_tx_amp != "dis_tx_amp_seq")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_seq_en_tx_amp_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_seq_en_tx_atten != "dis_tx_atten_seq")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_seq_en_tx_atten_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_seq_en_tx_bitrate != "en_tx_bitrate_seq")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_seq_en_tx_bitrate_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_seq_en_tx_broadcast != "dis_tx_broadcast_seq")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_seq_en_tx_broadcast_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_rx_adapter_sel != "rx_adapter_sel_data_reg")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_rx_adapter_sel_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_interrupt_window_enable != "en_window_logic")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_interrupt_window_enable_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_tx_ml_sel != "tx_ml_sel_0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_tx_ml_sel_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_en_tx_deskew != "dis_tx_deskew")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_en_tx_deskew_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_int_seq3_refclk_sync_master != "refclk_sync_master")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_int_seq3_refclk_sync_master_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_powermode_ac_serdes_rx_enc_par_freq_hz != "161132812")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_powermode_ac_serdes_rx_enc_par_freq_hz_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_powermode_ac_serdes_rx_ui_freq_hz != "10312500000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_powermode_ac_serdes_rx_ui_freq_hz_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_powermode_ac_serdes_tx_enc_par_freq_hz != "161132812")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_powermode_ac_serdes_tx_enc_par_freq_hz_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_powermode_ac_serdes_tx_ui_freq_hz != "10312500000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_powermode_ac_serdes_tx_ui_freq_hz_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_powermode_dc_serdes_tx != "dc_tx_serdes_on")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_powermode_dc_serdes_tx_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_powermode_dc_serdes_rx != "dc_rx_serdes_on")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_powermode_dc_serdes_rx_check ( .error(1'b1) );
		end
		if (l_rcfg_ifaces != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_rcfg_ifaces_check ( .error(1'b1) );
		end
		if (bti_use_tx_refclk != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_use_tx_refclk_check ( .error(1'b1) );
		end
		if (bti_hssi_xcvr_tx_data_rate_bps != "2500000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_hssi_xcvr_tx_data_rate_bps_check ( .error(1'b1) );
		end
		if (bti_hssi_xcvr_rx_data_rate_bps != "2500000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_hssi_xcvr_rx_data_rate_bps_check ( .error(1'b1) );
		end
		if (bti_hssi_xcvr_cfg_rb_dcc_byp != "dcc_byp_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_hssi_xcvr_cfg_rb_dcc_byp_check ( .error(1'b1) );
		end
		if (bti_hssi_xcvr_cfg_rb_dcc_en != "dcc_mast_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_hssi_xcvr_cfg_rb_dcc_en_check ( .error(1'b1) );
		end
		if (bti_hssi_xcvr_int_seq3_tx_refclk_ratio != "20")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_hssi_xcvr_int_seq3_tx_refclk_ratio_check ( .error(1'b1) );
		end
		if (bti_hssi_xcvr_int_seq4_rx_refclk_ratio != "20")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_hssi_xcvr_int_seq4_rx_refclk_ratio_check ( .error(1'b1) );
		end
		if (bti_powermode_ac_serdes_tx_par_freq_hz != "39062500")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_powermode_ac_serdes_tx_par_freq_hz_check ( .error(1'b1) );
		end
		if (bti_powermode_ac_serdes_rx_par_freq_hz != "39062500")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_powermode_ac_serdes_rx_par_freq_hz_check ( .error(1'b1) );
		end
		if (bti_hssi_xcvr_passed_phony_tx_data_rate_bps != "2500000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_hssi_xcvr_passed_phony_tx_data_rate_bps_check ( .error(1'b1) );
		end
		if (bti_hssi_xcvr_passed_phony_tx_data_rate_mbps != "2500.0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_hssi_xcvr_passed_phony_tx_data_rate_mbps_check ( .error(1'b1) );
		end
		if (l_hssi_xcvr_tx_if_slv_bonding_config != "dis_tx_if_slv_bonding_config")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_xcvr_tx_if_slv_bonding_config_check ( .error(1'b1) );
		end
		if (bti_hssi_xcvr_powermode_ac_serdes_tx != "ac_tx_serdes_on")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_hssi_xcvr_powermode_ac_serdes_tx_check ( .error(1'b1) );
		end
		if (bti_hssi_xcvr_powermode_ac_serdes_rx != "ac_rx_serdes_on")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_hssi_xcvr_powermode_ac_serdes_rx_check ( .error(1'b1) );
		end
		if (bti_hssi_xcvr_powermode_ac_serdes_tx_ui_freq_hz != "2500000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_hssi_xcvr_powermode_ac_serdes_tx_ui_freq_hz_check ( .error(1'b1) );
		end
		if (bti_hssi_xcvr_powermode_ac_serdes_rx_ui_freq_hz != "2500000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_hssi_xcvr_powermode_ac_serdes_rx_ui_freq_hz_check ( .error(1'b1) );
		end
		if (bti_hssi_xcvr_powermode_ac_serdes_tx_enc_par_freq_hz != "39062500")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_hssi_xcvr_powermode_ac_serdes_tx_enc_par_freq_hz_check ( .error(1'b1) );
		end
		if (bti_hssi_xcvr_powermode_ac_serdes_rx_enc_par_freq_hz != "39062500")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_hssi_xcvr_powermode_ac_serdes_rx_enc_par_freq_hz_check ( .error(1'b1) );
		end
		if (bti_hssi_xcvr_powermode_dc_serdes_tx != "dc_tx_serdes_on")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_hssi_xcvr_powermode_dc_serdes_tx_check ( .error(1'b1) );
		end
		if (bti_hssi_xcvr_powermode_dc_serdes_rx != "dc_rx_serdes_on")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bti_hssi_xcvr_powermode_dc_serdes_rx_check ( .error(1'b1) );
		end
		if (DR_NRZ_PAM4 != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					dr_nrz_pam4_check ( .error(1'b1) );
		end
		if (rcfg_shared != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rcfg_shared_check ( .error(1'b1) );
		end
		if (adme_prot_mode != "teng")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					adme_prot_mode_check ( .error(1'b1) );
		end
		if (adme_data_rate != "10312500000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					adme_data_rate_check ( .error(1'b1) );
		end
		if (rcp_load_enable != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rcp_load_enable_check ( .error(1'b1) );
		end
		if (rcfg_enable != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rcfg_enable_check ( .error(1'b1) );
		end
		if (rcfg_jtag_enable != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rcfg_jtag_enable_check ( .error(1'b1) );
		end
		if (rcfg_separate_avmm_busy != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rcfg_separate_avmm_busy_check ( .error(1'b1) );
		end
		if (dbg_embedded_debug_enable != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					dbg_embedded_debug_enable_check ( .error(1'b1) );
		end
		if (dbg_capability_reg_enable != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					dbg_capability_reg_enable_check ( .error(1'b1) );
		end
		if (dbg_user_identifier != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					dbg_user_identifier_check ( .error(1'b1) );
		end
		if (dbg_stat_soft_logic_enable != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					dbg_stat_soft_logic_enable_check ( .error(1'b1) );
		end
		if (dbg_ctrl_soft_logic_enable != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					dbg_ctrl_soft_logic_enable_check ( .error(1'b1) );
		end
		if (rcfg_emb_strm_enable != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rcfg_emb_strm_enable_check ( .error(1'b1) );
		end
		if (rcfg_profile_cnt != 2)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rcfg_profile_cnt_check ( .error(1'b1) );
		end
		if (l_hssi_rsfec_is_ehip_mode != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_rsfec_is_ehip_mode_check ( .error(1'b1) );
		end
		if (l_hssi_rsfec_is_elane_mode != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_rsfec_is_elane_mode_check ( .error(1'b1) );
		end
		if (l_hssi_rsfec_is_direct_fec_mode != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_rsfec_is_direct_fec_mode_check ( .error(1'b1) );
		end
		if (l_hssi_rsfec_avmm2_func_mode != "c3adpt_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_rsfec_avmm2_func_mode_check ( .error(1'b1) );
		end
		if (l_hssi_rsfec_pldadapt_avmm_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_rsfec_pldadapt_avmm_clk_scg_en_check ( .error(1'b1) );
		end
		if (l_hssi_rsfec_hssiadapt_avmm_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_rsfec_hssiadapt_avmm_clk_scg_en_check ( .error(1'b1) );
		end
		if (l_hssi_rsfec_hssiadapt_osc_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_rsfec_hssiadapt_osc_clk_scg_en_check ( .error(1'b1) );
		end
		if (l_hssi_rsfec_pldadapt_osc_clk_scg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_rsfec_pldadapt_osc_clk_scg_en_check ( .error(1'b1) );
		end
		if (l_hssi_rsfec_hssiadapt_avmm_clk_dcg_en != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_hssi_rsfec_hssiadapt_avmm_clk_dcg_en_check ( .error(1'b1) );
		end
	endgenerate

	hssi_ss_1_xcvrnphy_fme_411_ziktq6i #(
		.hssi_aib_ssm_silicon_rev                                         ("14nm5"),
		.hssi_aibcr_rx_aib_datasel_gr0                                    ("aib_datasel0_setting0"),
		.hssi_aibcr_rx_aib_datasel_gr1                                    ("aib_datasel1_setting0"),
		.hssi_aibcr_rx_aib_datasel_gr2                                    ("aib_datasel2_setting1"),
		.hssi_aibcr_rx_aib_ddrctrl_gr0                                    ("aib_ddr0_setting1"),
		.hssi_aibcr_rx_aib_ddrctrl_gr1                                    ("aib_ddr1_setting1"),
		.hssi_aibcr_rx_aib_iinasyncen                                     ("aib_inasyncen_setting2"),
		.hssi_aibcr_rx_aib_iinclken                                       ("aib_inclken_setting3"),
		.hssi_aibcr_rx_aib_outctrl_gr0                                    ("aib_outen0_setting1"),
		.hssi_aibcr_rx_aib_outctrl_gr1                                    ("aib_outen1_setting1"),
		.hssi_aibcr_rx_aib_outctrl_gr2                                    ("aib_outen2_setting1"),
		.hssi_aibcr_rx_aib_outctrl_gr3                                    ("aib_outen3_setting1"),
		.hssi_aibcr_rx_aib_outndrv_r12                                    ("aib_ndrv12_setting1"),
		.hssi_aibcr_rx_aib_outndrv_r56                                    ("aib_ndrv56_setting1"),
		.hssi_aibcr_rx_aib_outndrv_r78                                    ("aib_ndrv78_setting1"),
		.hssi_aibcr_rx_aib_outpdrv_r12                                    ("aib_pdrv12_setting1"),
		.hssi_aibcr_rx_aib_outpdrv_r56                                    ("aib_pdrv56_setting1"),
		.hssi_aibcr_rx_aib_outpdrv_r78                                    ("aib_pdrv78_setting1"),
		.hssi_aibcr_rx_aib_red_rx_shiften                                 ("aib_red_rx_shift_disable"),
		.hssi_aibcr_rx_aib_rx_clkdiv                                      ("aib_rx_clkdiv_setting1"),
		.hssi_aibcr_rx_aib_rx_dcc_byp                                     ("aib_rx_dcc_byp_enable"),
		.hssi_aibcr_rx_aib_rx_dcc_byp_iocsr_unused                        ("aib_rx_dcc_byp_disable_iocsr_unused"),
		.hssi_aibcr_rx_aib_rx_dcc_cont_cal                                ("aib_rx_dcc_cal_cont"),
		.hssi_aibcr_rx_aib_rx_dcc_cont_cal_iocsr_unused                   ("aib_rx_dcc_cal_single_iocsr_unused"),
		.hssi_aibcr_rx_aib_rx_dcc_dft                                     ("aib_rx_dcc_dft_disable"),
		.hssi_aibcr_rx_aib_rx_dcc_dft_sel                                 ("aib_rx_dcc_dft_mode0"),
		.hssi_aibcr_rx_aib_rx_dcc_dll_entest                              ("aib_rx_dcc_dll_test_disable"),
		.hssi_aibcr_rx_aib_rx_dcc_dy_ctl_static                           ("aib_rx_dcc_dy_ctl_static_setting1"),
		.hssi_aibcr_rx_aib_rx_dcc_dy_ctlsel                               ("aib_rx_dcc_dy_ctlsel_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_en                                      ("aib_rx_dcc_disable"),
		.hssi_aibcr_rx_aib_rx_dcc_en_iocsr_unused                         ("aib_rx_dcc_disable_iocsr_unused"),
		.hssi_aibcr_rx_aib_rx_dcc_manual_dn                               ("aib_rx_dcc_manual_dn0"),
		.hssi_aibcr_rx_aib_rx_dcc_manual_up                               ("aib_rx_dcc_manual_up0"),
		.hssi_aibcr_rx_aib_rx_dcc_rst_prgmnvrt                            ("aib_rx_dcc_st_rst_prgmnvrt_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_st_core_dn_prgmnvrt                     ("aib_rx_dcc_st_core_dn_prgmnvrt_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_st_core_up_prgmnvrt                     ("aib_rx_dcc_st_core_up_prgmnvrt_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_st_core_updnen                          ("aib_rx_dcc_st_core_updnen_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_st_dftmuxsel                            ("aib_rx_dcc_st_dftmuxsel_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_st_dly_pst                              ("aib_rx_dcc_st_dly_pst_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_st_en                                   ("aib_rx_dcc_st_en_setting1"),
		.hssi_aibcr_rx_aib_rx_dcc_st_lockreq_muxsel                       ("aib_rx_dcc_st_lockreq_muxsel_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_st_new_dll                              ("aib_rx_dcc_new_dll_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_st_new_dll2                             ("aib_rx_dcc_new_dll2_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_st_rst                                  ("aib_rx_dcc_st_rst_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_test_clk_pll_en_n                       ("aib_rx_dcc_test_clk_pll_en_n_disable"),
		.hssi_aibcr_rx_aib_rx_halfcode                                    ("aib_rx_halfcode_enable"),
		.hssi_aibcr_rx_aib_rx_selflock                                    ("aib_rx_selflock_enable"),
		.hssi_aibcr_rx_dft_hssitestip_dll_dcc_en                          ("disable_dft"),
		.hssi_aibcr_rx_op_mode                                            ("rx_dcc_disable"),
		.hssi_aibcr_rx_powermode_ac                                       ("rxdatapath_low_speed_pwr"),
		.hssi_aibcr_rx_powermode_dc                                       ("rxdatapath_powerup"),
		.hssi_aibcr_rx_redundancy_en                                      ("disable"),
		.hssi_aibcr_rx_rx_transfer_clk_duty_cycle                         ("rx_trsf_clk_dc_50_50"),
		.hssi_aibcr_rx_rx_transfer_clk_freq                               ("322265625"),
		.hssi_aibcr_rx_rx_transfer_clk_freq_hz                            ("322265625"),
		.hssi_aibcr_rx_sup_mode                                           ("user_mode"),
		.hssi_aibcr_rx_silicon_rev                                        ("10nm8acr3a"),
		.hssi_aibcr_tx_aib_datasel_gr0                                    ("aib_datasel0_setting0"),
		.hssi_aibcr_tx_aib_datasel_gr1                                    ("aib_datasel1_setting1"),
		.hssi_aibcr_tx_aib_datasel_gr2                                    ("aib_datasel2_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_clkdiv                            ("aib_dllstr_align_clkdiv_setting1"),
		.hssi_aibcr_tx_aib_dllstr_align_dcc_dll_dft_sel                   ("aib_dllstr_align_dcc_dll_dft_sel_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_dft_ch_muxsel                     ("aib_dllstr_align_dft_ch_muxsel_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_dly_pst                           ("aib_dllstr_align_dly_pst_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_dy_ctl_static                     ("aib_dllstr_align_dy_ctl_static_setting1"),
		.hssi_aibcr_tx_aib_dllstr_align_dy_ctlsel                         ("aib_dllstr_align_dy_ctlsel_setting1"),
		.hssi_aibcr_tx_aib_dllstr_align_entest                            ("aib_dllstr_align_test_disable"),
		.hssi_aibcr_tx_aib_dllstr_align_halfcode                          ("aib_dllstr_align_halfcode_enable"),
		.hssi_aibcr_tx_aib_dllstr_align_selflock                          ("aib_dllstr_align_selflock_enable"),
		.hssi_aibcr_tx_aib_dllstr_align_st_core_dn_prgmnvrt               ("aib_dllstr_align_st_core_dn_prgmnvrt_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_st_core_up_prgmnvrt               ("aib_dllstr_align_st_core_up_prgmnvrt_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_st_core_updnen                    ("aib_dllstr_align_st_core_updnen_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_st_dftmuxsel                      ("aib_dllstr_align_st_dftmuxsel_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_st_en                             ("aib_dllstr_align_st_en_setting1"),
		.hssi_aibcr_tx_aib_dllstr_align_st_lockreq_muxsel                 ("aib_dllstr_align_st_lockreq_muxsel_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_st_new_dll                        ("aib_dllstr_align_new_dll_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_st_new_dll2                       ("aib_dllstr_align_new_dll2_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_st_rst                            ("aib_dllstr_align_st_rst_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_st_rst_prgmnvrt                   ("aib_dllstr_align_st_rst_prgmnvrt_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_test_clk_pll_en_n                 ("aib_dllstr_align_test_clk_pll_en_n_disable"),
		.hssi_aibcr_tx_aib_inctrl_gr0                                     ("aib_inctrl0_setting1"),
		.hssi_aibcr_tx_aib_inctrl_gr1                                     ("aib_inctrl1_setting3"),
		.hssi_aibcr_tx_aib_inctrl_gr2                                     ("aib_inctrl2_setting2"),
		.hssi_aibcr_tx_aib_inctrl_gr3                                     ("aib_inctrl3_setting2"),
		.hssi_aibcr_tx_aib_outctrl_gr0                                    ("aib_outen0_setting1"),
		.hssi_aibcr_tx_aib_outctrl_gr1                                    ("aib_outen1_setting1"),
		.hssi_aibcr_tx_aib_outctrl_gr2                                    ("aib_outen2_setting1"),
		.hssi_aibcr_tx_aib_outndrv_r12                                    ("aib_ndrv12_setting1"),
		.hssi_aibcr_tx_aib_outndrv_r34                                    ("aib_ndrv34_setting1"),
		.hssi_aibcr_tx_aib_outndrv_r56                                    ("aib_ndrv56_setting1"),
		.hssi_aibcr_tx_aib_outndrv_r78                                    ("aib_ndrv78_setting1"),
		.hssi_aibcr_tx_aib_outpdrv_r12                                    ("aib_pdrv12_setting1"),
		.hssi_aibcr_tx_aib_outpdrv_r34                                    ("aib_pdrv34_setting1"),
		.hssi_aibcr_tx_aib_outpdrv_r56                                    ("aib_pdrv56_setting1"),
		.hssi_aibcr_tx_aib_outpdrv_r78                                    ("aib_pdrv78_setting1"),
		.hssi_aibcr_tx_aib_red_dirclkn_shiften                            ("aib_red_dirclkn_shift_disable"),
		.hssi_aibcr_tx_aib_red_dirclkp_shiften                            ("aib_red_dirclkp_shift_disable"),
		.hssi_aibcr_tx_aib_red_drx_shiften                                ("aib_red_drx_shift_disable"),
		.hssi_aibcr_tx_aib_red_dtx_shiften                                ("aib_red_dtx_shift_disable"),
		.hssi_aibcr_tx_aib_red_pinp_shiften                               ("aib_red_pinp_shift_disable"),
		.hssi_aibcr_tx_aib_red_rx_shiften                                 ("aib_red_rx_shift_disable"),
		.hssi_aibcr_tx_aib_red_tx_shiften                                 ("aib_red_tx_shift_disable"),
		.hssi_aibcr_tx_aib_red_txferclkout_shiften                        ("aib_red_txferclkout_shift_disable"),
		.hssi_aibcr_tx_aib_red_txferclkoutn_shiften                       ("aib_red_txferclkoutn_shift_disable"),
		.hssi_aibcr_tx_dfd_dll_dcc_en                                     ("disable_dfd"),
		.hssi_aibcr_tx_dft_hssitestip_dll_dcc_en                          ("disable_dft"),
		.hssi_aibcr_tx_op_mode                                            ("tx_dll_disable"),
		.hssi_aibcr_tx_powermode_ac                                       ("txdatapath_low_speed_pwr"),
		.hssi_aibcr_tx_powermode_dc                                       ("txdatapath_powerup"),
		.hssi_aibcr_tx_redundancy_en                                      ("disable"),
		.hssi_aibcr_tx_sup_mode                                           ("user_mode"),
		.hssi_aibcr_tx_tx_transfer_clk_freq                               ("322265625"),
		.hssi_aibcr_tx_tx_transfer_clk_freq_hz                            ("322265625"),
		.hssi_aibcr_tx_silicon_rev                                        ("10nm8acr3a"),
		.hssi_aibnd_rx_aib_ber_margining_ctrl                             ("aib_ber_margining_setting0"),
		.hssi_aibnd_rx_aib_datasel_gr0                                    ("aib_datasel0_setting0"),
		.hssi_aibnd_rx_aib_datasel_gr1                                    ("aib_datasel1_setting1"),
		.hssi_aibnd_rx_aib_datasel_gr2                                    ("aib_datasel2_setting1"),
		.hssi_aibnd_rx_aib_dllstr_align_clkdiv                            ("aib_dllstr_align_clkdiv_setting1"),
		.hssi_aibnd_rx_aib_dllstr_align_dly_pst                           ("aib_dllstr_align_dly_pst_setting0"),
		.hssi_aibnd_rx_aib_dllstr_align_dy_ctl_static                     ("aib_dllstr_align_dy_ctl_static_setting1"),
		.hssi_aibnd_rx_aib_dllstr_align_dy_ctlsel                         ("aib_dllstr_align_dy_ctlsel_setting1"),
		.hssi_aibnd_rx_aib_dllstr_align_entest                            ("aib_dllstr_align_test_disable"),
		.hssi_aibnd_rx_aib_dllstr_align_halfcode                          ("aib_dllstr_align_halfcode_enable"),
		.hssi_aibnd_rx_aib_dllstr_align_selflock                          ("aib_dllstr_align_selflock_enable"),
		.hssi_aibnd_rx_aib_dllstr_align_st_core_dn_prgmnvrt               ("aib_dllstr_align_st_core_dn_prgmnvrt_setting0"),
		.hssi_aibnd_rx_aib_dllstr_align_st_core_up_prgmnvrt               ("aib_dllstr_align_st_core_up_prgmnvrt_setting0"),
		.hssi_aibnd_rx_aib_dllstr_align_st_core_updnen                    ("aib_dllstr_align_st_core_updnen_setting0"),
		.hssi_aibnd_rx_aib_dllstr_align_st_dftmuxsel                      ("aib_dllstr_align_st_dftmuxsel_setting0"),
		.hssi_aibnd_rx_aib_dllstr_align_st_en                             ("aib_dllstr_align_st_en_setting1"),
		.hssi_aibnd_rx_aib_dllstr_align_st_hps_ctrl_en                    ("aib_dllstr_align_hps_ctrl_en_setting0"),
		.hssi_aibnd_rx_aib_dllstr_align_st_lockreq_muxsel                 ("aib_dllstr_align_st_lockreq_muxsel_setting0"),
		.hssi_aibnd_rx_aib_dllstr_align_st_new_dll                        ("aib_dllstr_align_new_dll_setting0"),
		.hssi_aibnd_rx_aib_dllstr_align_st_rst                            ("aib_dllstr_align_st_rst_setting0"),
		.hssi_aibnd_rx_aib_dllstr_align_st_rst_prgmnvrt                   ("aib_dllstr_align_st_rst_prgmnvrt_setting0"),
		.hssi_aibnd_rx_aib_dllstr_align_test_clk_pll_en_n                 ("aib_dllstr_align_test_clk_pll_en_n_disable"),
		.hssi_aibnd_rx_aib_inctrl_gr0                                     ("aib_inctrl0_setting1"),
		.hssi_aibnd_rx_aib_inctrl_gr1                                     ("aib_inctrl1_setting3"),
		.hssi_aibnd_rx_aib_inctrl_gr2                                     ("aib_inctrl2_setting2"),
		.hssi_aibnd_rx_aib_inctrl_gr3                                     ("aib_inctrl3_setting3"),
		.hssi_aibnd_rx_aib_outctrl_gr0                                    ("aib_outen0_setting1"),
		.hssi_aibnd_rx_aib_outctrl_gr1                                    ("aib_outen1_setting1"),
		.hssi_aibnd_rx_aib_outctrl_gr2                                    ("aib_outen2_setting1"),
		.hssi_aibnd_rx_aib_outndrv_r12                                    ("aib_ndrv12_setting2"),
		.hssi_aibnd_rx_aib_outndrv_r34                                    ("aib_ndrv34_setting2"),
		.hssi_aibnd_rx_aib_outndrv_r56                                    ("aib_ndrv56_setting2"),
		.hssi_aibnd_rx_aib_outndrv_r78                                    ("aib_ndrv78_setting2"),
		.hssi_aibnd_rx_aib_outpdrv_r12                                    ("aib_pdrv12_setting2"),
		.hssi_aibnd_rx_aib_outpdrv_r34                                    ("aib_pdrv34_setting2"),
		.hssi_aibnd_rx_aib_outpdrv_r56                                    ("aib_pdrv56_setting2"),
		.hssi_aibnd_rx_aib_outpdrv_r78                                    ("aib_pdrv78_setting2"),
		.hssi_aibnd_rx_aib_red_shift_en                                   ("aib_red_shift_disable"),
		.hssi_aibnd_rx_dft_hssitestip_dll_dcc_en                          ("disable_dft"),
		.hssi_aibnd_rx_op_mode                                            ("rx_dll_disable"),
		.hssi_aibnd_rx_powerdown_mode                                     ("false"),
		.hssi_aibnd_rx_powermode_ac                                       ("rxdatapath_low_speed_pwr"),
		.hssi_aibnd_rx_powermode_dc                                       ("powerup"),
		.hssi_aibnd_rx_powermode_freq_hz_aib_hssi_rx_transfer_clk         (322265625),
		.hssi_aibnd_rx_redundancy_en                                      ("disable"),
		.hssi_aibnd_rx_sup_mode                                           ("user_mode"),
		.hssi_aibnd_rx_silicon_rev                                        ("10nm8acr3a"),
		.hssi_aibnd_tx_aib_datasel_gr0                                    ("aib_datasel0_setting0"),
		.hssi_aibnd_tx_aib_datasel_gr1                                    ("aib_datasel1_setting0"),
		.hssi_aibnd_tx_aib_datasel_gr2                                    ("aib_datasel2_setting1"),
		.hssi_aibnd_tx_aib_datasel_gr3                                    ("aib_datasel3_setting1"),
		.hssi_aibnd_tx_aib_ddrctrl_gr0                                    ("aib_ddr0_setting1"),
		.hssi_aibnd_tx_aib_iinasyncen                                     ("aib_inasyncen_setting2"),
		.hssi_aibnd_tx_aib_iinclken                                       ("aib_inclken_setting3"),
		.hssi_aibnd_tx_aib_outctrl_gr0                                    ("aib_outen0_setting1"),
		.hssi_aibnd_tx_aib_outctrl_gr1                                    ("aib_outen1_setting1"),
		.hssi_aibnd_tx_aib_outctrl_gr2                                    ("aib_outen2_setting1"),
		.hssi_aibnd_tx_aib_outctrl_gr3                                    ("aib_outen3_setting1"),
		.hssi_aibnd_tx_aib_outndrv_r34                                    ("aib_ndrv34_setting2"),
		.hssi_aibnd_tx_aib_outndrv_r56                                    ("aib_ndrv56_setting2"),
		.hssi_aibnd_tx_aib_outpdrv_r34                                    ("aib_pdrv34_setting2"),
		.hssi_aibnd_tx_aib_outpdrv_r56                                    ("aib_pdrv56_setting2"),
		.hssi_aibnd_tx_aib_red_dirclkn_shiften                            ("aib_red_dirclkn_shift_disable"),
		.hssi_aibnd_tx_aib_red_dirclkp_shiften                            ("aib_red_dirclkp_shift_disable"),
		.hssi_aibnd_tx_aib_red_drx_shiften                                ("aib_red_drx_shift_disable"),
		.hssi_aibnd_tx_aib_red_dtx_shiften                                ("aib_red_dtx_shift_disable"),
		.hssi_aibnd_tx_aib_red_pout_shiften                               ("aib_red_pout_shift_disable"),
		.hssi_aibnd_tx_aib_red_rx_shiften                                 ("aib_red_rx_shift_disable"),
		.hssi_aibnd_tx_aib_red_tx_shiften                                 ("aib_red_tx_shift_disable"),
		.hssi_aibnd_tx_aib_red_txferclkout_shiften                        ("aib_red_txferclkout_shift_disable"),
		.hssi_aibnd_tx_aib_red_txferclkoutn_shiften                       ("aib_red_txferclkoutn_shift_disable"),
		.hssi_aibnd_tx_aib_tx_clkdiv                                      ("aib_tx_clkdiv_setting1"),
		.hssi_aibnd_tx_aib_tx_dcc_byp                                     ("aib_tx_dcc_byp_enable"),
		.hssi_aibnd_tx_aib_tx_dcc_byp_iocsr_unused                        ("aib_tx_dcc_byp_disable_iocsr_unused"),
		.hssi_aibnd_tx_aib_tx_dcc_cont_cal                                ("aib_tx_dcc_cal_cont"),
		.hssi_aibnd_tx_aib_tx_dcc_cont_cal_iocsr_unused                   ("aib_tx_dcc_cal_single_iocsr_unused"),
		.hssi_aibnd_tx_aib_tx_dcc_dft                                     ("aib_tx_dcc_dft_disable"),
		.hssi_aibnd_tx_aib_tx_dcc_dft_sel                                 ("aib_tx_dcc_dft_mode0"),
		.hssi_aibnd_tx_aib_tx_dcc_dll_dft_sel                             ("aib_tx_dcc_dll_dft_sel_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_dll_entest                              ("aib_tx_dcc_dll_test_disable"),
		.hssi_aibnd_tx_aib_tx_dcc_dy_ctl_static                           ("aib_tx_dcc_dy_ctl_static_setting1"),
		.hssi_aibnd_tx_aib_tx_dcc_dy_ctlsel                               ("aib_tx_dcc_dy_ctlsel_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_en                                      ("aib_tx_dcc_disable"),
		.hssi_aibnd_tx_aib_tx_dcc_en_iocsr_unused                         ("aib_tx_dcc_disable_iocsr_unused"),
		.hssi_aibnd_tx_aib_tx_dcc_manual_dn                               ("aib_tx_dcc_manual_dn0"),
		.hssi_aibnd_tx_aib_tx_dcc_manual_up                               ("aib_tx_dcc_manual_up0"),
		.hssi_aibnd_tx_aib_tx_dcc_rst_prgmnvrt                            ("aib_tx_dcc_st_rst_prgmnvrt_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_st_core_dn_prgmnvrt                     ("aib_tx_dcc_st_core_dn_prgmnvrt_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_st_core_up_prgmnvrt                     ("aib_tx_dcc_st_core_up_prgmnvrt_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_st_core_updnen                          ("aib_tx_dcc_st_core_updnen_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_st_dftmuxsel                            ("aib_tx_dcc_st_dftmuxsel_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_st_dly_pst                              ("aib_tx_dcc_st_dly_pst_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_st_en                                   ("aib_tx_dcc_st_en_setting1"),
		.hssi_aibnd_tx_aib_tx_dcc_st_hps_ctrl_en                          ("aib_tx_dcc_hps_ctrl_en_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_st_lockreq_muxsel                       ("aib_tx_dcc_st_lockreq_muxsel_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_st_new_dll                              ("aib_tx_dcc_new_dll_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_st_rst                                  ("aib_tx_dcc_st_rst_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_test_clk_pll_en_n                       ("aib_tx_dcc_test_clk_pll_en_n_disable"),
		.hssi_aibnd_tx_aib_tx_halfcode                                    ("aib_tx_halfcode_enable"),
		.hssi_aibnd_tx_aib_tx_selflock                                    ("aib_tx_selflock_enable"),
		.hssi_aibnd_tx_dfd_dll_dcc_en                                     ("disable_dfd"),
		.hssi_aibnd_tx_dft_hssitestip_dll_dcc_en                          ("disable_dft"),
		.hssi_aibnd_tx_op_mode                                            ("tx_dcc_disable"),
		.hssi_aibnd_tx_powerdown_mode                                     ("false"),
		.hssi_aibnd_tx_powermode_ac                                       ("txdatapath_low_speed_pwr"),
		.hssi_aibnd_tx_powermode_dc                                       ("powerup"),
		.hssi_aibnd_tx_powermode_freq_hz_aib_hssi_tx_transfer_clk         (322265625),
		.hssi_aibnd_tx_redundancy_en                                      ("disable"),
		.hssi_aibnd_tx_sup_mode                                           ("user_mode"),
		.hssi_aibnd_tx_silicon_rev                                        ("10nm8acr3a"),
		.hssi_avmm1_if_pcs_arbiter_ctrl                                   ("avmm1_arbiter_uc_sel"),
		.hssi_avmm1_if_pcs_cal_done                                       ("avmm1_cal_done_assert"),
		.hssi_avmm1_if_pcs_cal_reserved                                   (0),
		.hssi_avmm1_if_pcs_calibration_feature_en                         ("avmm1_pcs_calibration_dis"),
		.hssi_avmm1_if_pldadapt_gate_dis                                  ("disable"),
		.hssi_avmm1_if_pcs_hip_cal_en                                     ("disable"),
		.hssi_avmm1_if_hssiadapt_nfhssi_calibratio_feature_en             ("disable"),
		.hssi_avmm1_if_pldadapt_nfhssi_calibratio_feature_en              ("disable"),
		.hssi_avmm1_if_hssiadapt_read_blocking_enable                     ("enable"),
		.hssi_avmm1_if_pldadapt_read_blocking_enable                      ("enable"),
		.hssi_avmm1_if_hssiadapt_uc_blocking_enable                       ("enable"),
		.hssi_avmm1_if_pldadapt_uc_blocking_enable                        ("enable"),
		.hssi_avmm1_if_hssiadapt_avmm_osc_clock_setting                   ("osc_clk_div_by1"),
		.hssi_avmm1_if_pldadapt_avmm_osc_clock_setting                    ("osc_clk_div_by1"),
		.hssi_avmm1_if_hssiadapt_avmm_testbus_sel                         ("avmm1_transfer_testbus"),
		.hssi_avmm1_if_pldadapt_avmm_testbus_sel                          ("avmm1_transfer_testbus"),
		.hssi_avmm1_if_hssiadapt_hip_mode                                 ("user_chnl"),
		.hssi_avmm1_if_pldadapt_hip_mode                                  ("user_chnl"),
		.hssi_avmm1_if_silicon_rev                                        ("10nm8acr3a"),
		.hssi_avmm1_if_calibration_type                                   ("one_time"),
		.hssi_avmm2_if_pcs_arbiter_ctrl                                   ("avmm2_arbiter_uc_sel"),
		.hssi_avmm2_if_pcs_cal_done                                       ("avmm2_cal_done_assert"),
		.hssi_avmm2_if_pcs_cal_reserved                                   (0),
		.hssi_avmm2_if_pcs_calibration_feature_en                         ("avmm2_pcs_calibration_dis"),
		.hssi_avmm2_if_pldadapt_gate_dis                                  ("disable"),
		.hssi_avmm2_if_pcs_hip_cal_en                                     ("disable"),
		.hssi_avmm2_if_hssiadapt_avmm_osc_clock_setting                   ("osc_clk_div_by1"),
		.hssi_avmm2_if_pldadapt_avmm_osc_clock_setting                    ("osc_clk_div_by1"),
		.hssi_avmm2_if_hssiadapt_avmm_testbus_sel                         ("avmm1_transfer_testbus"),
		.hssi_avmm2_if_pldadapt_avmm_testbus_sel                          ("avmm1_transfer_testbus"),
		.hssi_avmm2_if_hssiadapt_hip_mode                                 ("user_chnl"),
		.hssi_avmm2_if_pldadapt_hip_mode                                  ("user_chnl"),
		.hssi_avmm2_if_silicon_rev                                        ("10nm8acr3a"),
		.hssi_avmm2_if_calibration_type                                   ("one_time"),
		.hssi_adapt_rx_adapter_lpbk_mode                                  ("loopback_disabled"),
		.hssi_adapt_rx_c3aibadapt_aib_hssi_pld_sclk_hz                    (0),
		.hssi_adapt_rx_c3aibadapt_aib_hssi_rx_sr_clk_in_hz                (900000000),
		.hssi_adapt_rx_c3aibadapt_aib_hssi_rx_transfer_clk_hz             (322265625),
		.hssi_adapt_rx_aib_lpbk_mode                                      ("disable"),
		.hssi_adapt_rx_async_direct_hip_en                                ("disable"),
		.hssi_adapt_rx_clock_del_measure_enable                           ("disable"),
		.hssi_adapt_rx_c3aibadapt_csr_clk_hz                              (0),
		.hssi_adapt_rx_datapath_mapping_mode                              ("map_rx_elane_mode"),
		.hssi_adapt_rx_fifo_double_write                                  ("fifo_double_write_en"),
		.hssi_adapt_rx_fifo_mode                                          ("phase_comp"),
		.hssi_adapt_rx_fifo_rd_clk_scg_en                                 ("disable"),
		.hssi_adapt_rx_fifo_rd_clk_sel                                    ("fifo_rd_tx_pma_clk"),
		.hssi_adapt_rx_fifo_stop_rd                                       ("rd_empty"),
		.hssi_adapt_rx_fifo_stop_wr                                       ("n_wr_full"),
		.hssi_adapt_rx_fifo_width                                         ("fifo_double_width"),
		.hssi_adapt_rx_fifo_wr_clk_scg_en                                 ("disable"),
		.hssi_adapt_rx_fifo_wr_clk_sel                                    ("fifo_wr_rx_elane_clk"),
		.hssi_adapt_rx_free_run_div_clk                                   ("out_of_reset_sync"),
		.hssi_adapt_rx_fsr_pld_10g_rx_crc32_err_rst_val                   ("reset_to_zero_crc32"),
		.hssi_adapt_rx_fsr_pld_8g_sigdet_out_rst_val                      ("reset_to_zero_sigdet"),
		.hssi_adapt_rx_fsr_pld_ltd_b_rst_val                              ("reset_to_one_ltdb"),
		.hssi_adapt_rx_fsr_pld_ltr_rst_val                                ("reset_to_zero_ltr"),
		.hssi_adapt_rx_fsr_pld_rx_fifo_align_clr_rst_val                  ("reset_to_zero_alignclr"),
		.hssi_adapt_rx_func_mode                                          ("c3adpt_elane_pcs_rc"),
		.hssi_adapt_rx_c3aibadapt_hip_aib_clk_2x_hz                       (0),
		.hssi_adapt_rx_hrdrst_dcd_cal_done_bypass                         ("disable"),
		.hssi_adapt_rx_hrdrst_rst_sm_dis                                  ("enable_rx_rst_sm"),
		.hssi_adapt_rx_hrdrst_rx_osc_clk_scg_en                           ("disable"),
		.hssi_adapt_rx_hrdrst_user_ctl_en                                 ("disable"),
		.hssi_adapt_rx_c3aibadapt_icm                                     (0),
		.hssi_adapt_rx_internal_clk1_sel                                  ("feedthru_clk0_clk1"),
		.hssi_adapt_rx_internal_clk1_sel0                                 ("feedthru_clks_or_txfifowr_post_ct_or_txfiford_pre_or_post_ct_mux_clk1_mux0"),
		.hssi_adapt_rx_internal_clk1_sel1                                 ("feedthru_clks_or_txfiford_pre_or_post_ct_mux_clk1_mux1"),
		.hssi_adapt_rx_internal_clk1_sel2                                 ("pma_clks_or_txfiford_pre_ct_mux_clk1_mux2"),
		.hssi_adapt_rx_internal_clk1_sel3                                 ("pma_clks_clk1_mux3"),
		.hssi_adapt_rx_internal_clk2_sel                                  ("feedthru_clk0_clk2"),
		.hssi_adapt_rx_internal_clk2_sel0                                 ("pma_clks_or_rxfiford_post_ct_or_rxfifowr_pre_or_post_ct_mux_clk2_mux0"),
		.hssi_adapt_rx_internal_clk2_sel1                                 ("pma_clks_or_rxfifowr_pre_or_post_ct_mux_clk2_mux1"),
		.hssi_adapt_rx_internal_clk2_sel2                                 ("pma_clks_or_rxfifowr_pre_ct_mux_clk2_mux2"),
		.hssi_adapt_rx_internal_clk2_sel3                                 ("pma_clks_clk2_mux3"),
		.hssi_adapt_rx_loopback_mode                                      ("loopback_disable"),
		.hssi_adapt_rx_msb_pipeline_byp                                   ("msb_pipe_byp_enable"),
		.hssi_adapt_rx_osc_clk_scg_en                                     ("disable"),
		.hssi_adapt_rx_phcomp_rd_del                                      ("phcomp_rd_del3"),
		.hssi_adapt_rx_c3aibadapt_pld_pcs_rx_clk_out_hz                   (0),
		.hssi_adapt_rx_c3aibadapt_pld_pma_hclk_hz                         (0),
		.hssi_adapt_rx_pma_aib_rx_clk_expected_setting                    ("not_used"),
		.hssi_adapt_rx_c3aibadapt_pma_aib_rx_clk_hz                       (0),
		.hssi_adapt_rx_pma_coreclkin_sel                                  ("pma_coreclkin_pld_sel"),
		.hssi_adapt_rx_powerdown_mode                                     ("powerup"),
		.hssi_adapt_rx_c3aibadapt_powermode_ac_avmm1                      ("avmm1_on"),
		.hssi_adapt_rx_c3aibadapt_powermode_ac_avmm2                      ("avmm2_on"),
		.hssi_adapt_rx_c3aibadapt_powermode_ac_rx_datapath                ("rx_datapath_hip_full_fifo"),
		.hssi_adapt_rx_c3aibadapt_powermode_ac_sr                         ("sr_hip"),
		.hssi_adapt_rx_c3aibadapt_powermode_dc                            ("powerdown_dc"),
		.hssi_adapt_rx_rx_10g_krfec_rx_diag_data_status_polling_bypass    ("disable"),
		.hssi_adapt_rx_rx_datapath_tb_sel                                 ("aib_dcc_dll_tb"),
		.hssi_adapt_rx_rx_fifo_power_mode                                 ("full_width_full_depth"),
		.hssi_adapt_rx_rx_fifo_read_latency_adjust                        ("disable"),
		.hssi_adapt_rx_rx_fifo_write_latency_adjust                       ("disable"),
		.hssi_adapt_rx_rx_osc_clock_setting                               ("osc_clk_div_by1"),
		.hssi_adapt_rx_rx_parity_sel                                      ("func_sel"),
		.hssi_adapt_rx_rx_pcs_testbus_sel                                 ("direct_tr_tb_bit0_sel"),
		.hssi_adapt_rx_rx_pcspma_testbus_sel                              ("enable"),
		.hssi_adapt_rx_rx_pld_8g_a1a2_k1k2_flag_polling_bypass            ("disable"),
		.hssi_adapt_rx_rx_pld_8g_wa_boundary_polling_bypass               ("disable"),
		.hssi_adapt_rx_rx_pld_pma_pcie_sw_done_polling_bypass             ("disable"),
		.hssi_adapt_rx_rx_pld_pma_reser_in_polling_bypass                 ("disable"),
		.hssi_adapt_rx_rx_pld_pma_testbus_polling_bypass                  ("disable"),
		.hssi_adapt_rx_rx_pld_test_data_polling_bypass                    ("disable"),
		.hssi_adapt_rx_rx_rmfflag_stretch_enable                          ("enable"),
		.hssi_adapt_rx_rx_rmfflag_stretch_num_stages                      ("rmfflag_two_stage"),
		.hssi_adapt_rx_rx_usertest_sel                                    ("direct_tr_usertest3_sel"),
		.hssi_adapt_rx_rxfifo_empty                                       ("empty_default"),
		.hssi_adapt_rx_rxfifo_full                                        ("full_dw"),
		.hssi_adapt_rx_rxfifo_mode                                        ("rxphase_comp"),
		.hssi_adapt_rx_rxfifo_pempty                                      (2),
		.hssi_adapt_rx_rxfifo_pfull                                       (5),
		.hssi_adapt_rx_rxfiford_post_ct_sel                               ("rxfiford_sclk_post_ct"),
		.hssi_adapt_rx_rxfiford_to_aib_sel                                ("rxfiford_sclk_to_aib"),
		.hssi_adapt_rx_rxfifowr_post_ct_sel                               ("rxfifowr_sclk_post_ct"),
		.hssi_adapt_rx_rxfifowr_pre_ct_sel                                ("rxfifowr_sclk_pre_ct"),
		.hssi_adapt_rx_c3aibadapt_speed_grade                             ("dash_1"),
		.hssi_adapt_rx_stretch_num_stages                                 ("seven_stage"),
		.hssi_adapt_rx_sup_mode                                           ("user_mode"),
		.hssi_adapt_rx_topology                                           ("elane_1ch"),
		.hssi_adapt_rx_txfiford_post_ct_sel                               ("txfiford_sclk_post_ct"),
		.hssi_adapt_rx_txfiford_pre_ct_sel                                ("txfiford_sclk_pre_ct"),
		.hssi_adapt_rx_txfifowr_from_aib_sel                              ("txfifowr_sclk_from_aib"),
		.hssi_adapt_rx_txfifowr_post_ct_sel                               ("txfifowr_sclk_post_ct"),
		.hssi_adapt_rx_word_align_enable                                  ("enable"),
		.hssi_adapt_rx_word_mark                                          ("wm_en"),
		.hssi_adapt_rx_silicon_rev                                        ("10nm8acr3a"),
		.hssi_adapt_tx_c3aibadapt_aib_hssi_pld_sclk_hz                    (0),
		.hssi_adapt_tx_c3aibadapt_aib_hssi_tx_sr_clk_in_hz                (900000000),
		.hssi_adapt_tx_c3aibadapt_aib_hssi_tx_transfer_clk_hz             (322265625),
		.hssi_adapt_tx_c3aibadapt_csr_clk_hz                              (0),
		.hssi_adapt_tx_datapath_mapping_mode                              ("map_tx_elane"),
		.hssi_adapt_tx_duplex_mode                                        ("enable"),
		.hssi_adapt_tx_dv_gating                                          ("disable"),
		.hssi_adapt_tx_fifo_double_read                                   ("fifo_double_read_en"),
		.hssi_adapt_tx_fifo_mode                                          ("phase_comp"),
		.hssi_adapt_tx_fifo_rd_clk_scg_en                                 ("disable"),
		.hssi_adapt_tx_fifo_rd_clk_sel                                    ("fifo_rd_elane_tx_clk"),
		.hssi_adapt_tx_fifo_stop_rd                                       ("rd_empty"),
		.hssi_adapt_tx_fifo_stop_wr                                       ("wr_full"),
		.hssi_adapt_tx_fifo_width                                         ("fifo_double_width"),
		.hssi_adapt_tx_fifo_wr_clk_scg_en                                 ("disable"),
		.hssi_adapt_tx_free_run_div_clk                                   ("out_of_reset_sync"),
		.hssi_adapt_tx_fsr_hip_fsr_in_bit0_rst_val                        ("reset_to_one_hfsrin0"),
		.hssi_adapt_tx_fsr_hip_fsr_in_bit1_rst_val                        ("reset_to_one_hfsrin1"),
		.hssi_adapt_tx_fsr_hip_fsr_in_bit2_rst_val                        ("reset_to_one_hfsrin2"),
		.hssi_adapt_tx_fsr_hip_fsr_in_bit3_rst_val                        ("reset_to_zero_hfsrin3"),
		.hssi_adapt_tx_fsr_hip_fsr_out_bit0_rst_val                       ("reset_to_one_hfsrout0"),
		.hssi_adapt_tx_fsr_hip_fsr_out_bit1_rst_val                       ("reset_to_one_hfsrout1"),
		.hssi_adapt_tx_fsr_hip_fsr_out_bit2_rst_val                       ("reset_to_zero_hfsrout2"),
		.hssi_adapt_tx_fsr_hip_fsr_out_bit3_rst_val                       ("reset_to_zero_hfsrout3"),
		.hssi_adapt_tx_fsr_mask_tx_pll_rst_val                            ("reset_to_zero_maskpll"),
		.hssi_adapt_tx_fsr_pld_txelecidle_rst_val                         ("reset_to_zero_txelec"),
		.hssi_adapt_tx_func_mode                                          ("c3adpt_elane_pcs_rc"),
		.hssi_adapt_tx_c3aibadapt_hip_aib_clk_2x_hz                       (0),
		.hssi_adapt_tx_c3aibadapt_hip_aib_txeq_clk_out_hz                 (0),
		.hssi_adapt_tx_hip_osc_clk_scg_en                                 ("disable"),
		.hssi_adapt_tx_hrdrst_align_bypass                                ("disable"),
		.hssi_adapt_tx_hrdrst_dcd_cal_done_bypass                         ("disable"),
		.hssi_adapt_tx_hrdrst_dll_lock_bypass                             ("disable"),
		.hssi_adapt_tx_hrdrst_rst_sm_dis                                  ("enable_tx_rst_sm"),
		.hssi_adapt_tx_hrdrst_rx_osc_clk_scg_en                           ("disable"),
		.hssi_adapt_tx_hrdrst_user_ctl_en                                 ("disable"),
		.hssi_adapt_tx_c3aibadapt_icm                                     (0),
		.hssi_adapt_tx_loopback_mode                                      ("loopback_disable"),
		.hssi_adapt_tx_osc_clk_scg_en                                     ("disable"),
		.hssi_adapt_tx_phcomp_rd_del                                      ("phcomp_rd_del2"),
		.hssi_adapt_tx_c3aibadapt_pld_pcs_tx_clk_out_hz                   (0),
		.hssi_adapt_tx_c3aibadapt_pld_pma_hclk_hz                         (0),
		.hssi_adapt_tx_c3aibadapt_pma_aib_tx_clk_hz                       (0),
		.hssi_adapt_tx_powerdown_mode                                     ("powerup"),
		.hssi_adapt_tx_c3aibadapt_powermode_ac_avmm1                      ("avmm1_on"),
		.hssi_adapt_tx_c3aibadapt_powermode_ac_avmm2                      ("avmm2_on"),
		.hssi_adapt_tx_c3aibadapt_powermode_ac_sr                         ("sr_hip"),
		.hssi_adapt_tx_c3aibadapt_powermode_ac_tx_datapath                ("tx_datapath_hip_full_fifo"),
		.hssi_adapt_tx_c3aibadapt_powermode_dc                            ("powerdown_dc"),
		.hssi_adapt_tx_c3aibadapt_speed_grade                             ("dash_1"),
		.hssi_adapt_tx_stretch_num_stages                                 ("seven_stage"),
		.hssi_adapt_tx_sup_mode                                           ("user_mode"),
		.hssi_adapt_tx_topology                                           ("elane_1ch"),
		.hssi_adapt_tx_tx_datapath_tb_sel                                 ("cp_bond"),
		.hssi_adapt_tx_tx_fifo_power_mode                                 ("full_width_full_depth"),
		.hssi_adapt_tx_tx_fifo_read_latency_adjust                        ("disable"),
		.hssi_adapt_tx_tx_fifo_write_latency_adjust                       ("disable"),
		.hssi_adapt_tx_tx_osc_clock_setting                               ("osc_clk_div_by1"),
		.hssi_adapt_tx_tx_rev_lpbk                                        ("disable"),
		.hssi_adapt_tx_tx_usertest_sel                                    ("enable"),
		.hssi_adapt_tx_txfifo_empty                                       ("empty_default"),
		.hssi_adapt_tx_txfifo_full                                        ("full_dw"),
		.hssi_adapt_tx_txfifo_pempty                                      (2),
		.hssi_adapt_tx_txfifo_pfull                                       (5),
		.hssi_adapt_tx_word_align                                         ("wa_en"),
		.hssi_adapt_tx_word_align_enable                                  ("enable"),
		.hssi_adapt_tx_silicon_rev                                        ("10nm8acr3a"),
		.hssi_ehip_lane_am_encoding40g_0                                  (9467463),
		.hssi_ehip_lane_am_encoding40g_1                                  (15779046),
		.hssi_ehip_lane_am_encoding40g_2                                  (12936603),
		.hssi_ehip_lane_am_encoding40g_3                                  (10647869),
		.hssi_ehip_lane_ber_invalid_count                                 (16),
		.hssi_ehip_lane_cfgonly_bypass_select                             (0),
		.hssi_ehip_lane_check_random_idles                                ("disable"),
		.hssi_ehip_lane_crete_type                                        ("crete3"),
		.hssi_ehip_lane_deskew_clear                                      ("disable"),
		.hssi_ehip_lane_disable_link_fault_rf                             ("disable"),
		.hssi_ehip_lane_ehip_clk_hz                                       (161132812),
		.hssi_ehip_lane_ehip_clk_sel                                      ("datapath_clock"),
		.hssi_ehip_lane_ehip_dist_clk_sel                                 (0),
		.hssi_ehip_lane_ehip_mode                                         ("ehip_mac_no_fec"),
		.hssi_ehip_lane_ehip_rate                                         ("rate_10gx1"),
		.hssi_ehip_lane_ehip_type                                         ("single_lane"),
		.hssi_ehip_lane_enable_rx_stats_snapshot                          ("disable"),
		.hssi_ehip_lane_enable_serialliteiv                               ("false"),
		.hssi_ehip_lane_enable_tx_stats_snapshot                          ("disable"),
		.hssi_ehip_lane_enforce_max_frame_size                            ("disable"),
		.hssi_ehip_lane_fec_dist_clk_sel                                  (0),
		.hssi_ehip_lane_flow_control                                      ("both_no_xoff"),
		.hssi_ehip_lane_flow_control_holdoff_mode                         ("per_queue"),
		.hssi_ehip_lane_force_deskew_done                                 ("disable"),
		.hssi_ehip_lane_force_hip_ready                                   ("disable"),
		.hssi_ehip_lane_force_link_fault_rf                               ("disable"),
		.hssi_ehip_lane_forward_rx_pause_requests                         ("disable"),
		.hssi_ehip_lane_func_mode                                         ("enable"),
		.hssi_ehip_lane_hi_ber_monitor                                    ("enable"),
		.hssi_ehip_lane_holdoff_quanta                                    (65535),
		.hssi_ehip_lane_ipg_removed_per_am_period                         (0),
		.hssi_ehip_lane_is_usr_avmm                                       ("true"),
		.hssi_ehip_lane_keep_rx_crc                                       ("disable"),
		.hssi_ehip_lane_link_fault_mode                                   ("lf_bidir"),
		.hssi_ehip_lane_pause_quanta                                      (65535),
		.hssi_ehip_lane_pfc_holdoff_quanta_0                              (65535),
		.hssi_ehip_lane_pfc_holdoff_quanta_1                              (65535),
		.hssi_ehip_lane_pfc_holdoff_quanta_2                              (65535),
		.hssi_ehip_lane_pfc_holdoff_quanta_3                              (65535),
		.hssi_ehip_lane_pfc_holdoff_quanta_4                              (65535),
		.hssi_ehip_lane_pfc_holdoff_quanta_5                              (65535),
		.hssi_ehip_lane_pfc_holdoff_quanta_6                              (65535),
		.hssi_ehip_lane_pfc_holdoff_quanta_7                              (65535),
		.hssi_ehip_lane_pfc_pause_quanta_0                                (65535),
		.hssi_ehip_lane_pfc_pause_quanta_1                                (65535),
		.hssi_ehip_lane_pfc_pause_quanta_2                                (65535),
		.hssi_ehip_lane_pfc_pause_quanta_3                                (65535),
		.hssi_ehip_lane_pfc_pause_quanta_4                                (65535),
		.hssi_ehip_lane_pfc_pause_quanta_5                                (65535),
		.hssi_ehip_lane_pfc_pause_quanta_6                                (65535),
		.hssi_ehip_lane_pfc_pause_quanta_7                                (65535),
		.hssi_ehip_lane_powerdown_mode                                    ("powerup"),
		.hssi_ehip_lane_powermode_ac_mac                                  ("mac_on_1_lane_noptp"),
		.hssi_ehip_lane_powermode_ac_misc                                 ("misc_on"),
		.hssi_ehip_lane_powermode_ac_pcs                                  ("pcs_on_1_lane_norsfec"),
		.hssi_ehip_lane_powermode_ac_pld                                  ("pld_on_1_lane_noptp"),
		.hssi_ehip_lane_powermode_dc                                      ("powerup_dc"),
		.hssi_ehip_lane_ptp_debug                                         ("0"),
		.hssi_ehip_lane_ptp_timestamp_format                              ("v2"),
		.hssi_ehip_lane_ptp_tx_timestamp_method                           ("ptp_2step"),
		.hssi_ehip_lane_remove_pads                                       ("disable"),
		.hssi_ehip_lane_request_tx_pause                                  (0),
		.hssi_ehip_lane_reset_rx_stats                                    ("disable"),
		.hssi_ehip_lane_reset_rx_stats_parity_error                       ("disable"),
		.hssi_ehip_lane_reset_tx_stats                                    ("disable"),
		.hssi_ehip_lane_reset_tx_stats_parity_error                       ("disable"),
		.hssi_ehip_lane_rx_aib_dp_latency                                 ("0"),
		.hssi_ehip_lane_rx_am_interval                                    ("standard_25g_fec_am_interval"),
		.hssi_ehip_lane_rx_clock_period                                   (162689),
		.hssi_ehip_lane_rx_datapath_soft_rst                              ("disable"),
		.hssi_ehip_lane_rx_length_checking                                ("enable"),
		.hssi_ehip_lane_rx_mac_soft_rst                                   ("disable"),
		.hssi_ehip_lane_rx_max_frame_size                                 (1518),
		.hssi_ehip_lane_rx_pause_daddr                                    ("1652522221569"),
		.hssi_ehip_lane_rx_pcs_max_skew                                   (47),
		.hssi_ehip_lane_rx_pcs_soft_rst                                   ("disable"),
		.hssi_ehip_lane_rx_preamble_passthrough                           ("disable"),
		.hssi_ehip_lane_rx_ptp_dp_latency                                 ("0"),
		.hssi_ehip_lane_rx_ptp_extra_latency                              ("0"),
		.hssi_ehip_lane_rx_vlan_detection                                 ("enable"),
		.hssi_ehip_lane_rxcrc_covers_preamble                             ("disable"),
		.hssi_ehip_lane_sim_mode                                          ("disable"),
		.hssi_ehip_lane_source_address_insertion                          ("disable"),
		.hssi_ehip_lane_strict_preamble_checking                          ("disable"),
		.hssi_ehip_lane_strict_sfd_checking                               ("disable"),
		.hssi_ehip_lane_sup_mode                                          ("user_mode"),
		.hssi_ehip_lane_topology                                          ("elane_1ch"),
		.hssi_ehip_lane_tx_aib_dp_latency                                 ("0"),
		.hssi_ehip_lane_tx_am_period                                      ("standard_25g_am_period"),
		.hssi_ehip_lane_tx_clock_period                                   (162689),
		.hssi_ehip_lane_tx_datapath_soft_rst                              ("disable"),
		.hssi_ehip_lane_tx_ipg_size                                       ("ipg_12"),
		.hssi_ehip_lane_tx_mac_data_flow                                  ("enable"),
		.hssi_ehip_lane_tx_mac_soft_rst                                   ("disable"),
		.hssi_ehip_lane_tx_max_frame_size                                 (1518),
		.hssi_ehip_lane_tx_pause_daddr                                    ("1652522221569"),
		.hssi_ehip_lane_tx_pause_saddr                                    ("247393538562781"),
		.hssi_ehip_lane_tx_pcs_soft_rst                                   ("disable"),
		.hssi_ehip_lane_tx_pld_fifo_almost_full_level                     (16),
		.hssi_ehip_lane_tx_preamble_passthrough                           ("disable"),
		.hssi_ehip_lane_tx_ptp_asym_latency                               ("0"),
		.hssi_ehip_lane_tx_ptp_dp_latency                                 ("0"),
		.hssi_ehip_lane_tx_ptp_extra_latency                              ("0"),
		.hssi_ehip_lane_tx_vlan_detection                                 ("enable"),
		.hssi_ehip_lane_txcrc_covers_preamble                             ("disable"),
		.hssi_ehip_lane_txmac_saddr                                       ("73588229205"),
		.hssi_ehip_lane_uniform_holdoff_quanta                            (65535),
		.hssi_ehip_lane_use_am_insert                                     ("disable"),
		.hssi_ehip_lane_use_factory_settings                              ("true"),
		.hssi_ehip_lane_use_lane_ptp                                      ("disable"),
		.hssi_ehip_lane_use_testbus                                       ("disable"),
		.hssi_ehip_lane_xus_timer_window                                  (20141),
		.hssi_ehip_lane_silicon_rev                                       ("10nm8acr3a"),
		.hssi_pldadapt_rx_aib_clk1_sel                                    ("aib_clk1_pld_pcs_rx_clk_out"),
		.hssi_pldadapt_rx_aib_clk2_sel                                    ("aib_clk2_pld_pma_clkdiv_rx_user"),
		.hssi_pldadapt_rx_hdpldadapt_aib_fabric_pld_pma_hclk_hz           (0),
		.hssi_pldadapt_rx_hdpldadapt_aib_fabric_rx_sr_clk_in_hz           (0),
		.hssi_pldadapt_rx_hdpldadapt_aib_fabric_rx_transfer_clk_hz        (322265625),
		.hssi_pldadapt_rx_asn_bypass_pma_pcie_sw_done                     ("disable"),
		.hssi_pldadapt_rx_asn_en                                          ("disable"),
		.hssi_pldadapt_rx_asn_wait_for_dll_reset_cnt                      (64),
		.hssi_pldadapt_rx_asn_wait_for_fifo_flush_cnt                     (64),
		.hssi_pldadapt_rx_asn_wait_for_pma_pcie_sw_done_cnt               (64),
		.hssi_pldadapt_rx_bonding_dft_en                                  ("dft_dis"),
		.hssi_pldadapt_rx_bonding_dft_val                                 ("dft_0"),
		.hssi_pldadapt_rx_chnl_bonding                                    ("disable"),
		.hssi_pldadapt_rx_clock_del_measure_enable                        ("disable"),
		.hssi_pldadapt_rx_comp_cnt                                        (0),
		.hssi_pldadapt_rx_compin_sel                                      ("compin_master"),
		.hssi_pldadapt_rx_hdpldadapt_csr_clk_hz                           (0),
		.hssi_pldadapt_rx_ctrl_plane_bonding                              ("individual"),
		.hssi_pldadapt_rx_ds_bypass_pipeln                                ("ds_bypass_pipeln_dis"),
		.hssi_pldadapt_rx_ds_last_chnl                                    ("ds_last_chnl"),
		.hssi_pldadapt_rx_ds_master                                       ("ds_master_en"),
		.hssi_pldadapt_rx_duplex_mode                                     ("enable"),
		.hssi_pldadapt_rx_dv_mode                                         ("dv_mode_dis"),
		.hssi_pldadapt_rx_fifo_double_read                                ("fifo_double_read_en"),
		.hssi_pldadapt_rx_fifo_mode                                       ("phase_comp"),
		.hssi_pldadapt_rx_fifo_rd_clk_ins_sm_scg_en                       ("enable"),
		.hssi_pldadapt_rx_fifo_rd_clk_scg_en                              ("disable"),
		.hssi_pldadapt_rx_fifo_rd_clk_sel                                 ("fifo_rd_clk_pld_rx_clk1"),
		.hssi_pldadapt_rx_fifo_stop_rd                                    ("rd_empty"),
		.hssi_pldadapt_rx_fifo_stop_wr                                    ("n_wr_full"),
		.hssi_pldadapt_rx_fifo_width                                      ("fifo_double_width"),
		.hssi_pldadapt_rx_fifo_wr_clk_del_sm_scg_en                       ("enable"),
		.hssi_pldadapt_rx_fifo_wr_clk_scg_en                              ("disable"),
		.hssi_pldadapt_rx_fifo_wr_clk_sel                                 ("fifo_wr_clk_rx_transfer_clk"),
		.hssi_pldadapt_rx_free_run_div_clk                                ("out_of_reset_sync"),
		.hssi_pldadapt_rx_fsr_pld_10g_rx_crc32_err_rst_val                ("reset_to_zero_crc32"),
		.hssi_pldadapt_rx_fsr_pld_8g_sigdet_out_rst_val                   ("reset_to_zero_sigdet"),
		.hssi_pldadapt_rx_fsr_pld_ltd_b_rst_val                           ("reset_to_one_ltdb"),
		.hssi_pldadapt_rx_fsr_pld_ltr_rst_val                             ("reset_to_zero_ltr"),
		.hssi_pldadapt_rx_fsr_pld_rx_fifo_align_clr_rst_val               ("reset_to_zero_alignclr"),
		.hssi_pldadapt_rx_gb_rx_idwidth                                   ("idwidth_64"),
		.hssi_pldadapt_rx_gb_rx_odwidth                                   ("odwidth_64"),
		.hssi_pldadapt_rx_hip_mode                                        ("disable_hip"),
		.hssi_pldadapt_rx_hrdrst_align_bypass                             ("enable"),
		.hssi_pldadapt_rx_hrdrst_dll_lock_bypass                          ("disable"),
		.hssi_pldadapt_rx_hrdrst_rst_sm_dis                               ("enable_rx_rst_sm"),
		.hssi_pldadapt_rx_hrdrst_rx_osc_clk_scg_en                        ("disable"),
		.hssi_pldadapt_rx_hrdrst_user_ctl_en                              ("disable"),
		.hssi_pldadapt_rx_indv                                            ("indv_en"),
		.hssi_pldadapt_rx_internal_clk1_sel1                              ("pma_clks_or_txfiford_post_ct_mux_clk1_mux1"),
		.hssi_pldadapt_rx_internal_clk1_sel2                              ("pma_clks_clk1_mux2"),
		.hssi_pldadapt_rx_internal_clk2_sel1                              ("pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1"),
		.hssi_pldadapt_rx_internal_clk2_sel2                              ("pma_clks_clk2_mux2"),
		.hssi_pldadapt_rx_loopback_mode                                   ("disable"),
		.hssi_pldadapt_rx_low_latency_en                                  ("disable"),
		.hssi_pldadapt_rx_lpbk_mode                                       ("disable"),
		.hssi_pldadapt_rx_osc_clk_scg_en                                  ("disable"),
		.hssi_pldadapt_rx_phcomp_rd_del                                   ("phcomp_rd_del2"),
		.hssi_pldadapt_rx_pipe_enable                                     ("disable"),
		.hssi_pldadapt_rx_pipe_mode                                       ("disable_pipe"),
		.hssi_pldadapt_rx_hdpldadapt_pld_avmm1_clk_rowclk_hz              (0),
		.hssi_pldadapt_rx_hdpldadapt_pld_avmm2_clk_rowclk_hz              (0),
		.hssi_pldadapt_rx_pld_clk1_delay_en                               ("enable"),
		.hssi_pldadapt_rx_pld_clk1_delay_sel                              ("delay_path3"),
		.hssi_pldadapt_rx_pld_clk1_inv_en                                 ("disable"),
		.hssi_pldadapt_rx_pld_clk1_sel                                    ("pld_clk1_dcm"),
		.hssi_pldadapt_rx_hdpldadapt_pld_rx_clk1_dcm_hz                   (161132812),
		.hssi_pldadapt_rx_hdpldadapt_pld_rx_clk1_rowclk_hz                (161132812),
		.hssi_pldadapt_rx_hdpldadapt_pld_sclk1_rowclk_hz                  (0),
		.hssi_pldadapt_rx_hdpldadapt_pld_sclk2_rowclk_hz                  (0),
		.hssi_pldadapt_rx_pma_hclk_scg_en                                 ("enable"),
		.hssi_pldadapt_rx_powerdown_mode                                  ("false"),
		.hssi_pldadapt_rx_powermode_dc                                    ("powerup"),
		.hssi_pldadapt_rx_powermode_freq_hz_aib_fabric_rx_sr_clk_in       (900000000),
		.hssi_pldadapt_rx_powermode_freq_hz_pld_rx_clk1_dcm               (161132812),
		.hssi_pldadapt_rx_rx_datapath_tb_sel                              ("cp_bond"),
		.hssi_pldadapt_rx_rx_fastbond_rden                                ("rden_ds_fast_us_fast"),
		.hssi_pldadapt_rx_rx_fastbond_wren                                ("wren_ds_del_us_del"),
		.hssi_pldadapt_rx_rx_fifo_power_mode                              ("full_width_ps_dw"),
		.hssi_pldadapt_rx_rx_fifo_read_latency_adjust                     ("disable"),
		.hssi_pldadapt_rx_rx_fifo_write_ctrl                              ("blklock_ignore"),
		.hssi_pldadapt_rx_rx_fifo_write_latency_adjust                    ("disable"),
		.hssi_pldadapt_rx_rx_osc_clock_setting                            ("osc_clk_div_by1"),
		.hssi_pldadapt_rx_rx_pld_8g_eidleinfersel_polling_bypass          ("disable"),
		.hssi_pldadapt_rx_rx_pld_pma_eye_monitor_polling_bypass           ("disable"),
		.hssi_pldadapt_rx_rx_pld_pma_pcie_switch_polling_bypass           ("disable"),
		.hssi_pldadapt_rx_rx_pld_pma_reser_out_polling_bypass             ("disable"),
		.hssi_pldadapt_rx_rx_prbs_flags_sr_enable                         ("disable"),
		.hssi_pldadapt_rx_rx_true_b2b                                     ("b2b"),
		.hssi_pldadapt_rx_rx_usertest_sel                                 ("enable"),
		.hssi_pldadapt_rx_rxfifo_empty                                    ("empty_dw"),
		.hssi_pldadapt_rx_rxfifo_full                                     ("full_pc_dw"),
		.hssi_pldadapt_rx_rxfifo_mode                                     ("rxphase_comp"),
		.hssi_pldadapt_rx_rxfifo_pempty                                   (2),
		.hssi_pldadapt_rx_rxfifo_pfull                                    (10),
		.hssi_pldadapt_rx_rxfiford_post_ct_sel                            ("rxfiford_sclk_post_ct"),
		.hssi_pldadapt_rx_rxfifowr_post_ct_sel                            ("rxfifowr_sclk_post_ct"),
		.hssi_pldadapt_rx_sclk_sel                                        ("sclk1_rowclk"),
		.hssi_pldadapt_rx_hdpldadapt_speed_grade                          ("dash_2"),
		.hssi_pldadapt_rx_stretch_num_stages                              ("two_stage"),
		.hssi_pldadapt_rx_sup_mode                                        ("user_mode"),
		.hssi_pldadapt_rx_txfiford_post_ct_sel                            ("txfiford_sclk_post_ct"),
		.hssi_pldadapt_rx_txfifowr_post_ct_sel                            ("txfifowr_sclk_post_ct"),
		.hssi_pldadapt_rx_us_bypass_pipeln                                ("us_bypass_pipeln_dis"),
		.hssi_pldadapt_rx_us_last_chnl                                    ("us_last_chnl"),
		.hssi_pldadapt_rx_us_master                                       ("us_master_en"),
		.hssi_pldadapt_rx_word_align                                      ("wa_en"),
		.hssi_pldadapt_rx_word_align_enable                               ("enable"),
		.hssi_pldadapt_rx_silicon_rev                                     ("10nm8acr3a"),
		.hssi_pldadapt_rx_reconfig_settings                               ("{}"),
		.hssi_pldadapt_tx_aib_clk1_sel                                    ("aib_clk1_pld_pcs_tx_clk_out"),
		.hssi_pldadapt_tx_aib_clk2_sel                                    ("aib_clk2_pld_pma_clkdiv_tx_user"),
		.hssi_pldadapt_tx_hdpldadapt_aib_fabric_pld_pma_hclk_hz           (0),
		.hssi_pldadapt_tx_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz         (322265625),
		.hssi_pldadapt_tx_hdpldadapt_aib_fabric_tx_sr_clk_in_hz           (0),
		.hssi_pldadapt_tx_bonding_dft_en                                  ("dft_dis"),
		.hssi_pldadapt_tx_bonding_dft_val                                 ("dft_0"),
		.hssi_pldadapt_tx_chnl_bonding                                    ("disable"),
		.hssi_pldadapt_tx_comp_cnt                                        (0),
		.hssi_pldadapt_tx_compin_sel                                      ("compin_master"),
		.hssi_pldadapt_tx_hdpldadapt_csr_clk_hz                           (0),
		.hssi_pldadapt_tx_ctrl_plane_bonding                              ("individual"),
		.hssi_pldadapt_tx_ds_bypass_pipeln                                ("ds_bypass_pipeln_dis"),
		.hssi_pldadapt_tx_ds_last_chnl                                    ("ds_last_chnl"),
		.hssi_pldadapt_tx_ds_master                                       ("ds_master_en"),
		.hssi_pldadapt_tx_duplex_mode                                     ("enable"),
		.hssi_pldadapt_tx_dv_bond                                         ("dv_bond_dis"),
		.hssi_pldadapt_tx_dv_gen                                          ("dv_gen_dis"),
		.hssi_pldadapt_tx_fifo_double_write                               ("fifo_double_write_en"),
		.hssi_pldadapt_tx_fifo_mode                                       ("phase_comp"),
		.hssi_pldadapt_tx_fifo_rd_clk_frm_gen_scg_en                      ("enable"),
		.hssi_pldadapt_tx_fifo_rd_clk_scg_en                              ("disable"),
		.hssi_pldadapt_tx_fifo_rd_clk_sel                                 ("fifo_rd_pma_aib_tx_clk"),
		.hssi_pldadapt_tx_fifo_stop_rd                                    ("rd_empty"),
		.hssi_pldadapt_tx_fifo_stop_wr                                    ("wr_full"),
		.hssi_pldadapt_tx_fifo_width                                      ("fifo_double_width"),
		.hssi_pldadapt_tx_fifo_wr_clk_scg_en                              ("disable"),
		.hssi_pldadapt_tx_fpll_shared_direct_async_in_sel                 ("fpll_shared_direct_async_in_rowclk"),
		.hssi_pldadapt_tx_frmgen_burst                                    ("frmgen_burst_dis"),
		.hssi_pldadapt_tx_frmgen_bypass                                   ("frmgen_bypass_en"),
		.hssi_pldadapt_tx_frmgen_mfrm_length                              (2048),
		.hssi_pldadapt_tx_frmgen_pipeln                                   ("frmgen_pipeln_en"),
		.hssi_pldadapt_tx_frmgen_pyld_ins                                 ("frmgen_pyld_ins_dis"),
		.hssi_pldadapt_tx_frmgen_wordslip                                 ("frmgen_wordslip_dis"),
		.hssi_pldadapt_tx_fsr_hip_fsr_in_bit0_rst_val                     ("reset_to_one_hfsrin0"),
		.hssi_pldadapt_tx_fsr_hip_fsr_in_bit1_rst_val                     ("reset_to_one_hfsrin1"),
		.hssi_pldadapt_tx_fsr_hip_fsr_in_bit2_rst_val                     ("reset_to_one_hfsrin2"),
		.hssi_pldadapt_tx_fsr_hip_fsr_in_bit3_rst_val                     ("reset_to_zero_hfsrin3"),
		.hssi_pldadapt_tx_fsr_hip_fsr_out_bit0_rst_val                    ("reset_to_one_hfsrout0"),
		.hssi_pldadapt_tx_fsr_hip_fsr_out_bit1_rst_val                    ("reset_to_one_hfsrout1"),
		.hssi_pldadapt_tx_fsr_hip_fsr_out_bit2_rst_val                    ("reset_to_zero_hfsrout2"),
		.hssi_pldadapt_tx_fsr_hip_fsr_out_bit3_rst_val                    ("reset_to_zero_hfsrout3"),
		.hssi_pldadapt_tx_fsr_mask_tx_pll_rst_val                         ("reset_to_zero_maskpll"),
		.hssi_pldadapt_tx_fsr_pld_txelecidle_rst_val                      ("reset_to_zero_txelec"),
		.hssi_pldadapt_tx_gb_tx_idwidth                                   ("idwidth_64"),
		.hssi_pldadapt_tx_gb_tx_odwidth                                   ("odwidth_64"),
		.hssi_pldadapt_tx_hip_mode                                        ("disable_hip"),
		.hssi_pldadapt_tx_hip_osc_clk_scg_en                              ("disable"),
		.hssi_pldadapt_tx_hrdrst_dcd_cal_done_bypass                      ("disable"),
		.hssi_pldadapt_tx_hrdrst_rst_sm_dis                               ("enable_tx_rst_sm"),
		.hssi_pldadapt_tx_hrdrst_rx_osc_clk_scg_en                        ("disable"),
		.hssi_pldadapt_tx_hrdrst_user_ctl_en                              ("disable"),
		.hssi_pldadapt_tx_indv                                            ("indv_en"),
		.hssi_pldadapt_tx_loopback_mode                                   ("disable"),
		.hssi_pldadapt_tx_low_latency_en                                  ("disable"),
		.hssi_pldadapt_tx_osc_clk_scg_en                                  ("disable"),
		.hssi_pldadapt_tx_phcomp_rd_del                                   ("phcomp_rd_del3"),
		.hssi_pldadapt_tx_pipe_mode                                       ("disable_pipe"),
		.hssi_pldadapt_tx_hdpldadapt_pld_avmm1_clk_rowclk_hz              (0),
		.hssi_pldadapt_tx_hdpldadapt_pld_avmm2_clk_rowclk_hz              (0),
		.hssi_pldadapt_tx_pld_clk1_delay_en                               ("enable"),
		.hssi_pldadapt_tx_pld_clk1_delay_sel                              ("delay_path3"),
		.hssi_pldadapt_tx_pld_clk1_inv_en                                 ("disable"),
		.hssi_pldadapt_tx_pld_clk1_sel                                    ("pld_clk1_dcm"),
		.hssi_pldadapt_tx_pld_clk2_sel                                    ("pld_clk2_dcm"),
		.hssi_pldadapt_tx_hdpldadapt_pld_sclk1_rowclk_hz                  (0),
		.hssi_pldadapt_tx_hdpldadapt_pld_sclk2_rowclk_hz                  (0),
		.hssi_pldadapt_tx_hdpldadapt_pld_tx_clk1_dcm_hz                   (161132812),
		.hssi_pldadapt_tx_hdpldadapt_pld_tx_clk1_rowclk_hz                (161132812),
		.hssi_pldadapt_tx_hdpldadapt_pld_tx_clk2_dcm_hz                   (0),
		.hssi_pldadapt_tx_hdpldadapt_pld_tx_clk2_rowclk_hz                (0),
		.hssi_pldadapt_tx_pma_aib_tx_clk_expected_setting                 ("x2"),
		.hssi_pldadapt_tx_powerdown_mode                                  ("false"),
		.hssi_pldadapt_tx_powermode_dc                                    ("powerup"),
		.hssi_pldadapt_tx_powermode_freq_hz_aib_fabric_rx_sr_clk_in       (900000000),
		.hssi_pldadapt_tx_powermode_freq_hz_pld_tx_clk1_dcm               (161132812),
		.hssi_pldadapt_tx_sh_err                                          ("sh_err_dis"),
		.hssi_pldadapt_tx_hdpldadapt_speed_grade                          ("dash_2"),
		.hssi_pldadapt_tx_stretch_num_stages                              ("two_stage"),
		.hssi_pldadapt_tx_sup_mode                                        ("user_mode"),
		.hssi_pldadapt_tx_tx_datapath_tb_sel                              ("cp_bond"),
		.hssi_pldadapt_tx_tx_fastbond_rden                                ("rden_ds_fast_us_fast"),
		.hssi_pldadapt_tx_tx_fastbond_wren                                ("wren_ds_fast_us_fast"),
		.hssi_pldadapt_tx_tx_fifo_power_mode                              ("full_width_ps_dw"),
		.hssi_pldadapt_tx_tx_fifo_read_latency_adjust                     ("disable"),
		.hssi_pldadapt_tx_tx_fifo_write_latency_adjust                    ("disable"),
		.hssi_pldadapt_tx_tx_hip_aib_ssr_in_polling_bypass                ("disable"),
		.hssi_pldadapt_tx_tx_osc_clock_setting                            ("osc_clk_div_by1"),
		.hssi_pldadapt_tx_tx_pld_10g_tx_bitslip_polling_bypass            ("disable"),
		.hssi_pldadapt_tx_tx_pld_8g_tx_boundary_sel_polling_bypass        ("disable"),
		.hssi_pldadapt_tx_tx_pld_pma_fpll_cnt_sel_polling_bypass          ("disable"),
		.hssi_pldadapt_tx_tx_pld_pma_fpll_num_phase_shifts_polling_bypass ("disable"),
		.hssi_pldadapt_tx_tx_usertest_sel                                 ("enable"),
		.hssi_pldadapt_tx_txfifo_empty                                    ("empty_default"),
		.hssi_pldadapt_tx_txfifo_full                                     ("full_pc_dw"),
		.hssi_pldadapt_tx_txfifo_mode                                     ("txphase_comp"),
		.hssi_pldadapt_tx_txfifo_pempty                                   (2),
		.hssi_pldadapt_tx_txfifo_pfull                                    (10),
		.hssi_pldadapt_tx_us_bypass_pipeln                                ("us_bypass_pipeln_dis"),
		.hssi_pldadapt_tx_us_last_chnl                                    ("us_last_chnl"),
		.hssi_pldadapt_tx_us_master                                       ("us_master_en"),
		.hssi_pldadapt_tx_word_align_enable                               ("enable"),
		.hssi_pldadapt_tx_word_mark                                       ("wm_en"),
		.hssi_pldadapt_tx_silicon_rev                                     ("10nm8acr3a"),
		.hssi_pldadapt_tx_reconfig_settings                               ("{}"),
		.hssi_rsfec_clocking_mode                                         ("no_clk"),
		.hssi_rsfec_core_eng_2lane_ena                                    ("false"),
		.hssi_rsfec_core_eng_am_5bad_dis                                  (0),
		.hssi_rsfec_core_eng_blk_chk_dis                                  (0),
		.hssi_rsfec_core_eng_cons_25g                                     (0),
		.hssi_rsfec_core_eng_cust_am_1st_0                                (0),
		.hssi_rsfec_core_eng_cust_am_1st_1                                (0),
		.hssi_rsfec_core_eng_cust_am_1st_2                                (0),
		.hssi_rsfec_core_eng_cust_am_1st_3                                (0),
		.hssi_rsfec_core_eng_cust_am_2nd_0                                (0),
		.hssi_rsfec_core_eng_cust_am_2nd_1                                (0),
		.hssi_rsfec_core_eng_cust_am_2nd_2                                (0),
		.hssi_rsfec_core_eng_cust_am_2nd_3                                (0),
		.hssi_rsfec_core_eng_cust_am_en                                   (0),
		.hssi_rsfec_core_eng_cust_log2_mrk                                (0),
		.hssi_rsfec_core_eng_enter_align                                  (0),
		.hssi_rsfec_core_eng_exit_align                                   (0),
		.hssi_rsfec_core_eng_fec_3bad_dis                                 (0),
		.hssi_rsfec_core_eng_sf_dis                                       (0),
		.hssi_rsfec_core_eng_swaps                                        (0),
		.hssi_rsfec_core_eng_test                                         (0),
		.hssi_rsfec_core_eng_trans_byp                                    (0),
		.hssi_rsfec_core_fibre_channel0                                   ("false"),
		.hssi_rsfec_core_fibre_channel1                                   ("false"),
		.hssi_rsfec_core_fibre_channel2                                   ("false"),
		.hssi_rsfec_core_fibre_channel3                                   ("false"),
		.hssi_rsfec_core_indic_byp                                        (0),
		.hssi_rsfec_core_rs544_0                                          ("false"),
		.hssi_rsfec_core_rs544_1                                          ("false"),
		.hssi_rsfec_core_rs544_2                                          ("false"),
		.hssi_rsfec_core_rs544_3                                          ("false"),
		.hssi_rsfec_core_scrambling0                                      ("false"),
		.hssi_rsfec_core_scrambling1                                      ("false"),
		.hssi_rsfec_core_scrambling2                                      ("false"),
		.hssi_rsfec_core_scrambling3                                      ("false"),
		.hssi_rsfec_core_tx_pcs_bypass0                                   ("false"),
		.hssi_rsfec_core_tx_pcs_bypass1                                   ("false"),
		.hssi_rsfec_core_tx_pcs_bypass2                                   ("false"),
		.hssi_rsfec_core_tx_pcs_bypass3                                   ("false"),
		.hssi_rsfec_deskew_channels_active                                ("dsk_ln_none"),
		.hssi_rsfec_deskew_channels_clear                                 ("false"),
		.hssi_rsfec_fec_tx2rx_loopback0                                   ("tx_rx_loopback_none0"),
		.hssi_rsfec_fec_tx2rx_loopback1                                   ("tx_rx_loopback_none1"),
		.hssi_rsfec_fec_tx2rx_loopback2                                   ("tx_rx_loopback_none2"),
		.hssi_rsfec_fec_tx2rx_loopback3                                   ("tx_rx_loopback_none3"),
		.hssi_rsfec_first_lane_sel                                        ("first_lane0"),
		.hssi_rsfec_force_deskew_done                                     ("false"),
		.hssi_rsfec_force_fec_ready                                       ("false"),
		.hssi_rsfec_func_mode                                             ("disabled"),
		.hssi_rsfec_hwcfg_ena                                             ("false"),
		.hssi_rsfec_hwcfg_mode                                            (0),
		.hssi_rsfec_lane_func_mode0                                       ("lane_mode_disable0"),
		.hssi_rsfec_lane_func_mode1                                       ("lane_mode_disable1"),
		.hssi_rsfec_lane_func_mode2                                       ("lane_mode_disable2"),
		.hssi_rsfec_lane_func_mode3                                       ("lane_mode_disable3"),
		.hssi_rsfec_operation_mode                                        ("oper_aggr"),
		.hssi_rsfec_powerdown_mode                                        ("true"),
		.hssi_rsfec_source_clk_sel                                        ("adp0_clk"),
		.hssi_rsfec_source_lane_ena0                                      ("false"),
		.hssi_rsfec_source_lane_ena1                                      ("false"),
		.hssi_rsfec_source_lane_ena2                                      ("false"),
		.hssi_rsfec_source_lane_ena3                                      ("false"),
		.hssi_rsfec_spare_bits                                            (0),
		.hssi_rsfec_sup_mode                                              ("user_mode"),
		.hssi_rsfec_topology                                              ("elane_1ch"),
		.hssi_rsfec_tx_data_source_sel0                                   ("fec_tx_lane_off0"),
		.hssi_rsfec_tx_data_source_sel1                                   ("fec_tx_lane_off1"),
		.hssi_rsfec_tx_data_source_sel2                                   ("fec_tx_lane_off2"),
		.hssi_rsfec_tx_data_source_sel3                                   ("fec_tx_lane_off3"),
		.hssi_rsfec_silicon_rev                                           ("10nm8acr3a"),
		.hssi_rsfec_u_rsfec_rx_mux0_rx_data_source                        ("xcvr_rx_data"),
		.hssi_rsfec_u_rsfec_rx_mux1_rx_data_source                        ("xcvr_rx_data"),
		.hssi_rsfec_u_rsfec_rx_mux2_rx_data_source                        ("xcvr_rx_data"),
		.hssi_rsfec_u_rsfec_rx_mux3_rx_data_source                        ("xcvr_rx_data"),
		.hssi_rsfecrx_mux_rx_data_source                                  ("xcvr_rx_data"),
		.hssi_rsfecrx_mux_silicon_rev                                     ("10nm8acr3a"),
		.hssi_xcvr_an_mode                                                ("an_mode_dis"),
		.hssi_xcvr_bonding_mode                                           ("nonbonded"),
		.hssi_xcvr_cfg_c_revbitorder                                      ("rev_bit_order_false"),
		.hssi_xcvr_cfg_clk_en_div66_tx                                    ("tx_clk_en_div66_en"),
		.hssi_xcvr_cfg_clk_en_sclk_rx                                     ("det_lat_en_sclk_rx"),
		.hssi_xcvr_cfg_clk_en_sclk_tx                                     ("det_lat_tx_sclk_en"),
		.hssi_xcvr_cfg_core_int_request                                   ("core_int_req_dis"),
		.hssi_xcvr_cfg_dcc_csr_core_rst_en                                ("dcc_core_rst_dis"),
		.hssi_xcvr_cfg_dcc_csr_dft_msel                                   (0),
		.hssi_xcvr_cfg_dcc_csr_dll_sel                                    ("dcc_dll_follow_fsm"),
		.hssi_xcvr_cfg_dcc_csr_dly_ovr                                    (0),
		.hssi_xcvr_cfg_dcc_csr_dly_ovr_10                                 ("dcc_dly_ovr_msb_0"),
		.hssi_xcvr_cfg_dcc_csr_dn_invert                                  ("dcc_no_invert_dn"),
		.hssi_xcvr_cfg_dcc_csr_en_fsm                                     ("dcc_dis_fsm"),
		.hssi_xcvr_cfg_dcc_csr_mux_sel                                    ("dcc_req_sel_adapter"),
		.hssi_xcvr_cfg_dcc_csr_resv                                       (0),
		.hssi_xcvr_cfg_dcc_csr_resv_10                                    ("dcc_resv_msb_0"),
		.hssi_xcvr_cfg_dcc_csr_rst_invert                                 ("dcc_no_invert_rst"),
		.hssi_xcvr_cfg_dcc_csr_up_invert                                  ("dcc_no_invert_up"),
		.hssi_xcvr_cfg_dcc_csr_updn_en                                    ("dcc_updn_dis"),
		.hssi_xcvr_cfg_idll_entest                                        ("dcc_test_dis"),
		.hssi_xcvr_cfg_mem_pbist                                          (0),
		.hssi_xcvr_cfg_mem_ulp_tmg_mode                                   (726),
		.hssi_xcvr_cfg_rb_clkdiv                                          ("dcc_ckdiv_16"),
		.hssi_xcvr_cfg_rb_cont_cal                                        ("dcc_cont_cal_dis"),
		.hssi_xcvr_cfg_rb_dcc_byp                                         ("dcc_byp_en"),
		.hssi_xcvr_cfg_rb_dcc_dft                                         ("dcc_dft_dis"),
		.hssi_xcvr_cfg_rb_dcc_dft_sel                                     ("dcc_dft_mode0"),
		.hssi_xcvr_cfg_rb_dcc_en                                          ("dcc_mast_dis"),
		.hssi_xcvr_cfg_rb_dcc_manual_dn                                   (0),
		.hssi_xcvr_cfg_rb_dcc_manual_up                                   (0),
		.hssi_xcvr_cfg_rb_dcc_req                                         ("dcc_req_dis"),
		.hssi_xcvr_cfg_rb_dcc_req_ovr                                     ("dcc_req_no_ovr"),
		.hssi_xcvr_cfg_rb_half_code                                       ("dcc_en_half_code"),
		.hssi_xcvr_cfg_rb_nfrzdrv                                         ("dcc_freeze"),
		.hssi_xcvr_cfg_rb_selflock                                        ("dcc_en_cntr_lock"),
		.hssi_xcvr_cfg_reset_rx_bit_counter                               ("noreset_rxbit_cnt"),
		.hssi_xcvr_cfg_restart_seq_sm                                     ("seq_sm_idle"),
		.hssi_xcvr_cfg_revbitorder                                        ("rev_bit_order_dis"),
		.hssi_xcvr_cfg_rx_bit_counter_rollover                            (6304),
		.hssi_xcvr_cfg_rx_fifo_lat_en                                     (0),
		.hssi_xcvr_cfg_rx_pcs_data_sel                                    ("sel_rx_fifo_data"),
		.hssi_xcvr_cfg_rxbit_cntr_pma                                     ("sel_async_cnt_fec"),
		.hssi_xcvr_cfg_sel_bit_counter_adder                              ("ser_fact_32"),
		.hssi_xcvr_cfg_sel_hw_decode_mode                                 ("hwdec_disable"),
		.hssi_xcvr_cfg_tbus_sel                                           ("tbus_sel_zero"),
		.hssi_xcvr_cfg_test_clk_pll_en_n                                  ("dcc_tclk_pll_dis"),
		.hssi_xcvr_cfg_tx_fifo_lat_en                                     (0),
		.hssi_xcvr_channel_mode                                           ("xcvr_duplex"),
		.hssi_xcvr_clk_en_direct_tx                                       ("dis_tx_direct_clk"),
		.hssi_xcvr_clk_en_div66_rx                                        ("en_rx_div66_clk"),
		.hssi_xcvr_clk_en_ehip_d2_tx                                      ("dis_tx_ehip_clk"),
		.hssi_xcvr_clk_en_fec_d2_tx                                       ("dis_tx_fec_clk"),
		.hssi_xcvr_clk_en_fifo_rd_rx                                      ("en_rx_fifo_rd_clk"),
		.hssi_xcvr_clk_en_fifo_rx                                         ("en_fifo_clk_rx"),
		.hssi_xcvr_clk_en_full_rx                                         ("en_rx_full_clk"),
		.hssi_xcvr_clk_en_full_tx                                         ("en_tx_full_clk"),
		.hssi_xcvr_clk_en_half_rx                                         ("en_rx_half_clk"),
		.hssi_xcvr_clk_en_pcs_d2_tx                                       ("en_tx_pcs_clk"),
		.hssi_xcvr_clk_en_rx                                              ("en_rx_clk"),
		.hssi_xcvr_clk_en_rx_adapt                                        ("en_rx_adapt_clk"),
		.hssi_xcvr_clk_en_tx                                              ("en_tx_clk"),
		.hssi_xcvr_clk_en_tx_datapath                                     ("en_tx_datapath_clk"),
		.hssi_xcvr_clk_en_tx_gbx                                          ("en_tx_gb_clk"),
		.hssi_xcvr_int_core_to_cntl                                       (0),
		.hssi_xcvr_int_if_code                                            (0),
		.hssi_xcvr_int_if_data                                            (0),
		.hssi_xcvr_int_seq10_txeq_amp                                     (0),
		.hssi_xcvr_int_seq11_txeq_post                                    (238),
		.hssi_xcvr_int_seq12_txeq_broadcast                               (241),
		.hssi_xcvr_int_seq13_rx_pll_recal                                 ("rx_pll_recal_en"),
		.hssi_xcvr_int_seq13_tx_pll_recal                                 ("tx_pll_recal_en"),
		.hssi_xcvr_int_seq1_tx_clk_slip_cnt                               (0),
		.hssi_xcvr_int_seq1_tx_phase_load_cnt                             (0),
		.hssi_xcvr_int_seq1_tx_slip_always_on                             ("dis_tx_always_on"),
		.hssi_xcvr_int_seq2_rx_clk_slip_cnt                               (28),
		.hssi_xcvr_int_seq2_rx_phase_load_cnt                             (0),
		.hssi_xcvr_int_seq2_rx_slip_always_on                             ("en_rx_always_on"),
		.hssi_xcvr_int_seq3_refclk_cfg_both                               ("refclk_cfg_tx"),
		.hssi_xcvr_int_seq3_tx_bit_rate                                   ("tx_full_rate"),
		.hssi_xcvr_int_seq3_tx_refclk_ratio                               (66),
		.hssi_xcvr_int_seq3_txpll_refclk_sel                              ("tx_refclk_sel_rck0"),
		.hssi_xcvr_int_seq4_refclk_cfg_both                               ("refclk_cfg_rx"),
		.hssi_xcvr_int_seq4_rx_bit_rate                                   ("rx_full_rate"),
		.hssi_xcvr_int_seq4_rx_refclk_ratio                               (66),
		.hssi_xcvr_int_seq4_rxpll_refclk_sel                              ("rx_refclk_sel_rck0"),
		.hssi_xcvr_int_seq5_ph_opt                                        ("dis_phase_opt"),
		.hssi_xcvr_int_seq6_rx_sr_enc                                     ("rx_enc_is_nrz"),
		.hssi_xcvr_int_seq6_rx_width                                      ("rx_width_32b"),
		.hssi_xcvr_int_seq6_tx_sr_enc                                     ("tx_enc_is_nrz"),
		.hssi_xcvr_int_seq6_tx_width                                      ("tx_width_32b"),
		.hssi_xcvr_int_seq7_txeq_pre1                                     (246),
		.hssi_xcvr_int_seq8_txeq_slew                                     (255),
		.hssi_xcvr_int_seq9_txeq_atten                                    (0),
		.hssi_xcvr_interrupt_cntl_ovr_en                                  ("aib_ovr_if_cntl"),
		.hssi_xcvr_interrupt_core_stat_sel_msw                            ("sel_core_stat_msw"),
		.hssi_xcvr_interrupt_in_prog_assert                               ("dis_int_in_prog_assert"),
		.hssi_xcvr_is_dyn_reconfigurable                                  ("false"),
		.hssi_xcvr_lpbk_mode                                              ("lpbk_disable"),
		.hssi_xcvr_powerdown_mode                                         ("false"),
		.hssi_xcvr_powermode_ac_avmm_freq_hz                              ("150000000"),
		.hssi_xcvr_powermode_ac_csr                                       ("ac_xcvr_csr_on"),
		.hssi_xcvr_powermode_ac_serdes_rx_par_freq_hz                     ("161132812"),
		.hssi_xcvr_powermode_ac_serdes_tx_par_freq_hz                     ("161132812"),
		.hssi_xcvr_powermode_ac_xcvrif_rx                                 ("ac_rxif_hip"),
		.hssi_xcvr_powermode_ac_xcvrif_tx                                 ("ac_txif_hip"),
		.hssi_xcvr_powermode_dc_csr                                       ("dc_xcvr_csr_on"),
		.hssi_xcvr_powermode_dc_xcvrif_rx                                 ("dc_rxif_on"),
		.hssi_xcvr_powermode_dc_xcvrif_tx                                 ("dc_txif_on"),
		.hssi_xcvr_rst_en_rx                                              ("rx_dis_ehip_fec_pcs"),
		.hssi_xcvr_rx_adapt_order_sel                                     ("rx_adapt_order_sel_0"),
		.hssi_xcvr_rx_bitslip                                             ("en_rx_user_bitslip"),
		.hssi_xcvr_rx_c_revbitorder                                       ("dis_rx_c_revbitorder"),
		.hssi_xcvr_rx_datarate_bps                                        ("10312500000"),
		.hssi_xcvr_rx_det_latency_en                                      ("rx_det_en"),
		.hssi_xcvr_rx_fifo_clk_sel                                        ("fifo_clk_sel2"),
		.hssi_xcvr_rx_gb_idwidth                                          ("rx_gb_idwidth_64b"),
		.hssi_xcvr_rx_gb_mode                                             ("rx_gb_66_64"),
		.hssi_xcvr_rx_gb_odwidth                                          ("rx_gb_odwidth_66b"),
		.hssi_xcvr_rx_interleave_mode                                     ("rx_il_disable"),
		.hssi_xcvr_rx_pma_width                                           ("rx_width_32"),
		.hssi_xcvr_rx_pma_width_sd                                        ("32"),
		.hssi_xcvr_rx_rden_sel                                            ("rden_frm_fifo"),
		.hssi_xcvr_rx_refclk_freq                                         ("156250000"),
		.hssi_xcvr_rx_revbitorder                                         ("dis_rx_revbitorder"),
		.hssi_xcvr_rx_sh_location                                         ("rx_sh_location_65_64"),
		.hssi_xcvr_rx_tag_sel                                             ("rx_tag_sel_lat_tag"),
		.hssi_xcvr_rx_width_adapt                                         ("rx_width_adp_en"),
		.hssi_xcvr_rxfifo_ae_thld                                         (4),
		.hssi_xcvr_rxfifo_af_thld                                         (20),
		.hssi_xcvr_rxfifo_e_thld                                          (1),
		.hssi_xcvr_rxfifo_f_thld                                          (31),
		.hssi_xcvr_rxfifo_rd_empty                                        ("prevent_rd_rx_fifo_empty"),
		.hssi_xcvr_rxfifo_wr_full                                         ("prevent_wr_rx_fifo_full"),
		.hssi_xcvr_seq_en_phaseopt                                        ("dis_ph_opt_seq"),
		.hssi_xcvr_seq_en_reserved1                                       ("dis_reserved1_seq"),
		.hssi_xcvr_seq_en_reserved2                                       ("dis_reserved2_seq"),
		.hssi_xcvr_seq_en_reserved3                                       ("dis_reserved3_seq"),
		.hssi_xcvr_seq_en_reserved4                                       ("dis_reserved4_seq"),
		.hssi_xcvr_seq_en_reserved5                                       ("dis_reserved5_seq"),
		.hssi_xcvr_seq_en_reserved6                                       ("dis_reserved6_seq"),
		.hssi_xcvr_seq_en_reserved7                                       ("dis_reserved7_seq"),
		.hssi_xcvr_seq_en_rx_phase_slip                                   ("en_rx_phase_slip_seq"),
		.hssi_xcvr_seq_en_tx_phase_slip                                   ("dis_tx_phase_slip_seq"),
		.hssi_xcvr_serdes_rx_enc                                          ("rx_nrz"),
		.hssi_xcvr_serdes_tx_enc                                          ("tx_nrz"),
		.hssi_xcvr_set_int_seq0                                           ("set_int_seq0"),
		.hssi_xcvr_set_int_seq1                                           ("set_int_seq1"),
		.hssi_xcvr_set_int_seq10                                          ("set_int_seq10"),
		.hssi_xcvr_set_int_seq11                                          ("set_int_seq11"),
		.hssi_xcvr_set_int_seq12                                          ("set_int_seq12"),
		.hssi_xcvr_set_int_seq13                                          ("set_int_seq13"),
		.hssi_xcvr_set_int_seq14_code                                     (0),
		.hssi_xcvr_set_int_seq14_data                                     (0),
		.hssi_xcvr_set_int_seq15_code                                     (0),
		.hssi_xcvr_set_int_seq15_data                                     (0),
		.hssi_xcvr_set_int_seq16_code                                     (0),
		.hssi_xcvr_set_int_seq16_data                                     (0),
		.hssi_xcvr_set_int_seq17_code                                     (0),
		.hssi_xcvr_set_int_seq17_data                                     (0),
		.hssi_xcvr_set_int_seq18_code                                     (0),
		.hssi_xcvr_set_int_seq18_data                                     (0),
		.hssi_xcvr_set_int_seq19_code                                     (0),
		.hssi_xcvr_set_int_seq19_data                                     (0),
		.hssi_xcvr_set_int_seq2                                           ("set_int_seq2"),
		.hssi_xcvr_set_int_seq3                                           ("set_int_seq3"),
		.hssi_xcvr_set_int_seq4                                           ("set_int_seq4"),
		.hssi_xcvr_set_int_seq5                                           ("set_int_seq5"),
		.hssi_xcvr_set_int_seq6                                           ("set_int_seq6"),
		.hssi_xcvr_set_int_seq7                                           ("set_int_seq7"),
		.hssi_xcvr_set_int_seq8                                           ("set_int_seq8"),
		.hssi_xcvr_set_int_seq9                                           ("set_int_seq9"),
		.hssi_xcvr_set_refclk_scratch0                                    ("i_refclk0"),
		.hssi_xcvr_set_refclk_scratch1                                    ("i_refclk1"),
		.hssi_xcvr_set_refclk_scratch2                                    ("i_refclk2"),
		.hssi_xcvr_set_refclk_scratch3                                    ("i_refclk3"),
		.hssi_xcvr_sh_location                                            ("tx_sh_location_65_64"),
		.hssi_xcvr_soft_reset_rx                                          ("dis_sft_rst_rx"),
		.hssi_xcvr_soft_reset_tx                                          ("dis_sft_rst_tx"),
		.hssi_xcvr_sup_mode                                               ("user_mode"),
		.hssi_xcvr_topology                                               ("elane_1ch"),
		.hssi_xcvr_tx_adapt_order_sel                                     ("tx_adapt_order_sel_1"),
		.hssi_xcvr_tx_bitslip                                             ("dis_tx_user_bitslip"),
		.hssi_xcvr_tx_clk_dp_sel                                          ("tx_clk_dp_sel_1"),
		.hssi_xcvr_tx_data_in_sel                                         ("tx_data_in_sel_0"),
		.hssi_xcvr_tx_datarate_bps                                        ("10312500000"),
		.hssi_xcvr_tx_det_latency_en                                      ("tx_det_en"),
		.hssi_xcvr_tx_gb_idwidth                                          ("tx_gb_idwidth_66b"),
		.hssi_xcvr_tx_gb_mode                                             ("tx_gb_66_64"),
		.hssi_xcvr_tx_gb_odwidth                                          ("tx_gb_odwidth_64b"),
		.hssi_xcvr_tx_interleave_mode                                     ("tx_il_disable"),
		.hssi_xcvr_tx_pma_width                                           ("tx_width_32"),
		.hssi_xcvr_tx_pma_width_sd                                        ("32"),
		.hssi_xcvr_tx_refclk_freq                                         ("156250000"),
		.hssi_xcvr_tx_reset_val_31_0                                      ("0"),
		.hssi_xcvr_tx_reset_val_63_32                                     ("0"),
		.hssi_xcvr_tx_reset_val_66_64                                     (0),
		.hssi_xcvr_tx_width_adapt                                         ("tx_width_adp_en"),
		.hssi_xcvr_txfifo_ae_thld                                         (7),
		.hssi_xcvr_txfifo_af_thld                                         (20),
		.hssi_xcvr_txfifo_e_thld                                          (0),
		.hssi_xcvr_txfifo_f_thld                                          (31),
		.hssi_xcvr_txfifo_ph_comp                                         ("dis_ph_comp"),
		.hssi_xcvr_txfifo_rd_empty                                        ("allow_rd_tx_fifo_empty"),
		.hssi_xcvr_txfifo_wr_full                                         ("allow_wr_tx_fifo_full"),
		.hssi_xcvr_xcvr_spare_ctrl0                                       ("0"),
		.hssi_xcvr_xcvr_spare_ctrl1                                       ("0"),
		.hssi_xcvr_silicon_rev                                            ("10nm8acr3a"),
		.hssi_xcvr_set_refclk_scratch4                                    ("i_refclk4"),
		.hssi_xcvr_refclk_mux_powerdown_mode                              ("false"),
		.hssi_xcvr_refclk_mux_topology                                    ("disabled_block"),
		.hssi_xcvr_refclk_mux_silicon_rev                                 ("10nm8acr3a"),
		.enable_deskew_ini                                                (0),
		.device_revision                                                  ("10nm8acr3a"),
		.silicon_revision                                                 ("10nm8acr3a"),
		.deskew_pma_only_enable                                           (0),
		.bti_channels_hssi_xcvr_bti_protected                             (0),
		.bti_channels_hssi_xcvr_bti_ref_clock_sel                         ("i_refclk0"),
		.bti_channels_hssi_xcvr_bti_ref_clock_freq_mhz                    ("100"),
		.bti_channels_hssi_xcvr_bti_ref_clock_freq_hz                     ("100000000"),
		.l_xcvr_native_mode                                               ("mode_duplex"),
		.l_is_for_ptp_channels                                            (0),
		.enable_manual_reset                                              (0),
		.reset_separation_ns                                              (200),
		.space_ns                                                         (100),
		.reduced_sim_time                                                 (1),
		.reduced_reset_sim_time                                           (0),
		.enable_ind_txrx                                                  (0),
		.l_enable_ind_channel                                             (0),
		.enable_seq                                                       (0),
		.t_tx_reset                                                       (100),
		.t_rx_reset                                                       (100),
		.l_num_channels                                                   (1),
		.enable_pma_reset                                                 (0),
		.enable_spico_reset                                               (0),
		.pma_rx_dedicated_refclk_select                                   (0),
		.l_pma_ical_enable                                                (0),
		.l_pma_ical_poweron_enable                                        (0),
		.l_pma_rx_dedicated_refclk_enable                                 (0),
		.l_channels                                                       (1),
		.l_tx_enable                                                      (1),
		.l_rx_enable                                                      (1),
		.l_enable_direct_reset_control                                    (1),
		.l_rsfec_enable                                                   (0),
		.l_pma_func_mode                                                  ("elane"),
		.l_pma_txrx_pll_refclk0_div_en                                    (0),
		.l_pma_txrx_pll_refclk1_div_en                                    (0),
		.l_pma_txrx_pll_refclk2_div_en                                    (0),
		.l_pma_txrx_pll_refclk3_div_en                                    (0),
		.l_pma_txrx_pll_refclk4_div_en                                    (0),
		.pldif_tx_fast_pipeln_reg_enable                                  (0),
		.pldif_rx_fast_pipeln_reg_enable                                  (0),
		.pldif_rx_double_width_transfer_enable                            (0),
		.pldif_tx_coreclkin_clock_network                                 ("dedicated"),
		.enable_port_tx_clkin2                                            (1),
		.pldif_tx_coreclkin2_clock_network                                ("dedicated"),
		.pldif_rx_coreclkin_clock_network                                 ("dedicated"),
		.l_hssi_xcvr_set_refclk_sel                                       ("i_refclk0"),
		.l_hssi_xcvr_tx_deskew                                            ("tx_dsk_dis"),
		.l_hssi_xcvr_powermode_ac_serdes_rx                               ("ac_rx_serdes_on"),
		.l_hssi_xcvr_powermode_ac_serdes_tx                               ("ac_tx_serdes_on"),
		.l_hssi_xcvr_cfg_hw_mode_sel                                      ("hwdec_disabled_block"),
		.l_hssi_xcvr_seq_en_tx_post1                                      ("dis_tx_post1_seq"),
		.l_hssi_xcvr_seq_en_tx_pre1                                       ("dis_tx_pre1_seq"),
		.l_hssi_xcvr_seq_en_tx_slew                                       ("dis_tx_slew_seq"),
		.l_hssi_xcvr_serdes_en_seq                                        ("en_serdes_seq"),
		.l_hssi_xcvr_set_int_seq_serd_en                                  ("seq_en_all"),
		.l_hssi_xcvr_tx_clk_out_sel                                       ("tx_clk_out_sel_0"),
		.l_hssi_xcvr_rx_ml_sel                                            ("rx_ml_sel_0"),
		.l_hssi_xcvr_tx_dskew_ml_sel                                      ("ml_dsk_sel_ckb_above_ckb_below"),
		.l_hssi_xcvr_func_mode                                            ("elane"),
		.l_hssi_xcvr_seq_en_bitwidth                                      ("en_bitwidth_seq"),
		.l_hssi_xcvr_seq_en_crc                                           ("dis_crc_seq"),
		.l_hssi_xcvr_seq_en_rx_bitrate                                    ("en_rx_bitrate_seq"),
		.l_hssi_xcvr_seq_en_tx_amp                                        ("dis_tx_amp_seq"),
		.l_hssi_xcvr_seq_en_tx_atten                                      ("dis_tx_atten_seq"),
		.l_hssi_xcvr_seq_en_tx_bitrate                                    ("en_tx_bitrate_seq"),
		.l_hssi_xcvr_seq_en_tx_broadcast                                  ("dis_tx_broadcast_seq"),
		.l_hssi_xcvr_rx_adapter_sel                                       ("rx_adapter_sel_data_reg"),
		.l_hssi_xcvr_interrupt_window_enable                              ("en_window_logic"),
		.l_hssi_xcvr_tx_ml_sel                                            ("tx_ml_sel_0"),
		.l_hssi_xcvr_en_tx_deskew                                         ("dis_tx_deskew"),
		.l_hssi_xcvr_int_seq3_refclk_sync_master                          ("refclk_sync_master"),
		.l_hssi_xcvr_powermode_ac_serdes_rx_enc_par_freq_hz               ("161132812"),
		.l_hssi_xcvr_powermode_ac_serdes_rx_ui_freq_hz                    ("10312500000"),
		.l_hssi_xcvr_powermode_ac_serdes_tx_enc_par_freq_hz               ("161132812"),
		.l_hssi_xcvr_powermode_ac_serdes_tx_ui_freq_hz                    ("10312500000"),
		.l_hssi_xcvr_powermode_dc_serdes_tx                               ("dc_tx_serdes_on"),
		.l_hssi_xcvr_powermode_dc_serdes_rx                               ("dc_rx_serdes_on"),
		.l_rcfg_ifaces                                                    (1),
		.bti_use_tx_refclk                                                (1),
		.bti_hssi_xcvr_tx_data_rate_bps                                   ("2500000000"),
		.bti_hssi_xcvr_rx_data_rate_bps                                   ("2500000000"),
		.bti_hssi_xcvr_cfg_rb_dcc_byp                                     ("dcc_byp_en"),
		.bti_hssi_xcvr_cfg_rb_dcc_en                                      ("dcc_mast_dis"),
		.bti_hssi_xcvr_int_seq3_tx_refclk_ratio                           ("20"),
		.bti_hssi_xcvr_int_seq4_rx_refclk_ratio                           ("20"),
		.bti_powermode_ac_serdes_tx_par_freq_hz                           ("39062500"),
		.bti_powermode_ac_serdes_rx_par_freq_hz                           ("39062500"),
		.bti_hssi_xcvr_passed_phony_tx_data_rate_bps                      ("2500000000"),
		.bti_hssi_xcvr_passed_phony_tx_data_rate_mbps                     ("2500.0"),
		.l_hssi_xcvr_tx_if_slv_bonding_config                             ("dis_tx_if_slv_bonding_config"),
		.bti_hssi_xcvr_powermode_ac_serdes_tx                             ("ac_tx_serdes_on"),
		.bti_hssi_xcvr_powermode_ac_serdes_rx                             ("ac_rx_serdes_on"),
		.bti_hssi_xcvr_powermode_ac_serdes_tx_ui_freq_hz                  ("2500000000"),
		.bti_hssi_xcvr_powermode_ac_serdes_rx_ui_freq_hz                  ("2500000000"),
		.bti_hssi_xcvr_powermode_ac_serdes_tx_enc_par_freq_hz             ("39062500"),
		.bti_hssi_xcvr_powermode_ac_serdes_rx_enc_par_freq_hz             ("39062500"),
		.bti_hssi_xcvr_powermode_dc_serdes_tx                             ("dc_tx_serdes_on"),
		.bti_hssi_xcvr_powermode_dc_serdes_rx                             ("dc_rx_serdes_on"),
		.DR_NRZ_PAM4                                                      (0),
		.rcfg_shared                                                      (0),
		.adme_prot_mode                                                   ("teng"),
		.adme_data_rate                                                   ("10312500000"),
		.rcp_load_enable                                                  (0),
		.rcfg_enable                                                      (1),
		.rcfg_jtag_enable                                                 (1),
		.rcfg_separate_avmm_busy                                          (0),
		.dbg_embedded_debug_enable                                        (1),
		.dbg_capability_reg_enable                                        (1),
		.dbg_user_identifier                                              (0),
		.dbg_stat_soft_logic_enable                                       (1),
		.dbg_ctrl_soft_logic_enable                                       (1),
		.rcfg_emb_strm_enable                                             (0),
		.rcfg_profile_cnt                                                 (2),
		.l_hssi_rsfec_is_ehip_mode                                        (0),
		.l_hssi_rsfec_is_elane_mode                                       (0),
		.l_hssi_rsfec_is_direct_fec_mode                                  (0),
		.l_hssi_rsfec_avmm2_func_mode                                     ("c3adpt_disable"),
		.l_hssi_rsfec_pldadapt_avmm_clk_scg_en                            ("disable"),
		.l_hssi_rsfec_hssiadapt_avmm_clk_scg_en                           ("disable"),
		.l_hssi_rsfec_hssiadapt_osc_clk_scg_en                            ("disable"),
		.l_hssi_rsfec_pldadapt_osc_clk_scg_en                             ("disable"),
		.l_hssi_rsfec_hssiadapt_avmm_clk_dcg_en                           ("disable")
	) alt_ehipc3_fm_nphy_elane (
		.tx_pmaif_reset                             (tx_pmaif_reset),                             //   input,   width = 1,                             tx_pmaif_reset.reset
		.rx_pmaif_reset                             (rx_pmaif_reset),                             //   input,   width = 1,                             rx_pmaif_reset.reset
		.enh_reset                                  (enh_reset),                                  //   input,   width = 1,                                  enh_reset.reset
		.enh_reset_stat                             (enh_reset_stat),                             //  output,   width = 1,                             enh_reset_stat.enh_reset_stat
		.enh_ready                                  (enh_ready),                                  //  output,   width = 1,                                  enh_ready.enh_ready
		.enh_pld_ready                              (enh_pld_ready),                              //   input,   width = 1,                              enh_pld_ready.enh_pld_ready
		.tx_enh_reset                               (tx_enh_reset),                               //   input,   width = 1,                               tx_enh_reset.reset
		.tx_enh_reset_stat                          (tx_enh_reset_stat),                          //  output,   width = 1,                          tx_enh_reset_stat.tx_enh_reset_stat
		.rx_enh_reset                               (rx_enh_reset),                               //   input,   width = 1,                               rx_enh_reset.reset
		.rx_enh_reset_stat                          (rx_enh_reset_stat),                          //  output,   width = 1,                          rx_enh_reset_stat.rx_enh_reset_stat
		.tx_aib_reset                               (tx_aib_reset),                               //   input,   width = 1,                               tx_aib_reset.reset
		.rx_aib_reset                               (rx_aib_reset),                               //   input,   width = 1,                               rx_aib_reset.reset
		.tx_transfer_ready                          (tx_transfer_ready),                          //  output,   width = 1,                          tx_transfer_ready.tx_transfer_ready
		.rx_transfer_ready                          (rx_transfer_ready),                          //  output,   width = 1,                          rx_transfer_ready.rx_transfer_ready
		.osc_transfer_en                            (osc_transfer_en),                            //  output,   width = 1,                            osc_transfer_en.osc_transfer_en
		.tx_fifo_ready                              (tx_fifo_ready),                              //  output,   width = 1,                              tx_fifo_ready.tx_fifo_ready
		.rx_fifo_ready                              (rx_fifo_ready),                              //  output,   width = 1,                              rx_fifo_ready.rx_fifo_ready
		.tx_dll_lock                                (tx_dll_lock),                                //  output,   width = 1,                                tx_dll_lock.tx_dll_lock
		.tx_pma_ready                               (tx_pma_ready),                               //  output,   width = 1,                               tx_pma_ready.tx_pma_ready
		.rx_pma_ready                               (rx_pma_ready),                               //  output,   width = 1,                               rx_pma_ready.rx_pma_ready
		.tx_serial_data                             (tx_serial_data),                             //  output,   width = 1,                             tx_serial_data.tx_serial_data
		.tx_serial_data_n                           (tx_serial_data_n),                           //  output,   width = 1,                           tx_serial_data_n.tx_serial_data_n
		.rx_serial_data                             (rx_serial_data),                             //   input,   width = 1,                             rx_serial_data.rx_serial_data
		.rx_serial_data_n                           (rx_serial_data_n),                           //   input,   width = 1,                           rx_serial_data_n.rx_serial_data_n
		.pll_refclk0                                (pll_refclk0),                                //   input,   width = 1,                                pll_refclk0.clk
		.pll_refclk1                                (pll_refclk1),                                //   input,   width = 1,                                pll_refclk1.clk
		.pll_refclk2                                (pll_refclk2),                                //   input,   width = 1,                                pll_refclk2.clk
		.pll_refclk3                                (pll_refclk3),                                //   input,   width = 1,                                pll_refclk3.clk
		.pll_refclk4                                (pll_refclk4),                                //   input,   width = 1,                                pll_refclk4.clk
		.rx_is_lockedtodata                         (rx_is_lockedtodata),                         //  output,   width = 1,                         rx_is_lockedtodata.rx_is_lockedtodata
		.tx_parallel_data                           (tx_parallel_data),                           //   input,  width = 80,                           tx_parallel_data.tx_parallel_data
		.rx_parallel_data                           (rx_parallel_data),                           //  output,  width = 80,                           rx_parallel_data.rx_parallel_data
		.tx_coreclkin                               (tx_coreclkin),                               //   input,   width = 1,                               tx_coreclkin.clk
		.rx_coreclkin                               (rx_coreclkin),                               //   input,   width = 1,                               rx_coreclkin.clk
		.tx_coreclkin2                              (tx_coreclkin2),                              //   input,   width = 1,                              tx_coreclkin2.clk
		.tx_clkout                                  (tx_clkout),                                  //  output,   width = 1,                                  tx_clkout.clk
		.tx_clkout2                                 (tx_clkout2),                                 //  output,   width = 1,                                 tx_clkout2.clk
		.rx_clkout                                  (rx_clkout),                                  //  output,   width = 1,                                  rx_clkout.clk
		.rx_clkout2                                 (rx_clkout2),                                 //  output,   width = 1,                                 rx_clkout2.clk
		.tx_dl_async_pulse                          (tx_dl_async_pulse),                          //  output,   width = 1,                          tx_dl_async_pulse.tx_dl_async_pulse
		.rx_dl_async_pulse                          (rx_dl_async_pulse),                          //  output,   width = 1,                          rx_dl_async_pulse.rx_dl_async_pulse
		.latency_sclk                               (latency_sclk),                               //   input,   width = 1,                               latency_sclk.latency_sclk
		.tx_dl_measure_sel                          (tx_dl_measure_sel),                          //   input,   width = 1,                          tx_dl_measure_sel.tx_dl_measure_sel
		.rx_dl_measure_sel                          (rx_dl_measure_sel),                          //   input,   width = 1,                          rx_dl_measure_sel.rx_dl_measure_sel
		.rx_fifo_latency_adj_ena                    (rx_fifo_latency_adj_ena),                    //   input,   width = 1,                    rx_fifo_latency_adj_ena.rx_fifo_latency_adj_ena
		.tx_fifo_full                               (tx_fifo_full),                               //  output,   width = 1,                               tx_fifo_full.tx_fifo_full
		.tx_fifo_empty                              (tx_fifo_empty),                              //  output,   width = 1,                              tx_fifo_empty.tx_fifo_empty
		.tx_fifo_pfull                              (tx_fifo_pfull),                              //  output,   width = 1,                              tx_fifo_pfull.tx_fifo_pfull
		.tx_fifo_pempty                             (tx_fifo_pempty),                             //  output,   width = 1,                             tx_fifo_pempty.tx_fifo_pempty
		.rx_fifo_full                               (rx_fifo_full),                               //  output,   width = 1,                               rx_fifo_full.rx_fifo_full
		.rx_fifo_empty                              (rx_fifo_empty),                              //  output,   width = 1,                              rx_fifo_empty.rx_fifo_empty
		.rx_fifo_pfull                              (rx_fifo_pfull),                              //  output,   width = 1,                              rx_fifo_pfull.rx_fifo_pfull
		.rx_fifo_pempty                             (rx_fifo_pempty),                             //  output,   width = 1,                             rx_fifo_pempty.rx_fifo_pempty
		.rx_fifo_rd_en                              (rx_fifo_rd_en),                              //   input,   width = 1,                              rx_fifo_rd_en.rx_fifo_rd_en
		.enh_force_rcfg_reset                       (enh_force_rcfg_reset),                       //   input,   width = 1,                       enh_force_rcfg_reset.reset
		.enh_initialized                            (enh_initialized),                            //  output,   width = 1,                            enh_initialized.enh_initialized
		.enh_clear_internal_error                   (enh_clear_internal_error),                   //   input,   width = 1,                   enh_clear_internal_error.enh_clear_internal_error
		.enh_internal_error                         (enh_internal_error),                         //  output,   width = 1,                         enh_internal_error.enh_internal_error
		.tx_enh_pfc                                 (tx_enh_pfc),                                 //   input,   width = 8,                                 tx_enh_pfc.tx_enh_pfc
		.tx_enh_pause                               (tx_enh_pause),                               //   input,   width = 1,                               tx_enh_pause.tx_enh_pause
		.tx_enh_pmaif_fifo_almost_full              (tx_enh_pmaif_fifo_almost_full),              //  output,   width = 1,              tx_enh_pmaif_fifo_almost_full.tx_enh_pmaif_fifo_almost_full
		.tx_enh_pmaif_fifo_almost_empty             (tx_enh_pmaif_fifo_almost_empty),             //  output,   width = 1,             tx_enh_pmaif_fifo_almost_empty.tx_enh_pmaif_fifo_almost_empty
		.tx_enh_pmaif_fifo_overflow                 (tx_enh_pmaif_fifo_overflow),                 //  output,   width = 1,                 tx_enh_pmaif_fifo_overflow.tx_enh_pmaif_fifo_overflow
		.tx_enh_pmaif_fifo_underflow                (tx_enh_pmaif_fifo_underflow),                //  output,   width = 1,                tx_enh_pmaif_fifo_underflow.tx_enh_pmaif_fifo_underflow
		.rx_enh_aligned                             (rx_enh_aligned),                             //  output,   width = 1,                             rx_enh_aligned.rx_enh_aligned
		.rx_enh_blk_lock                            (rx_enh_blk_lock),                            //  output,   width = 1,                            rx_enh_blk_lock.rx_enh_blk_lock
		.rx_enh_highber                             (rx_enh_highber),                             //  output,   width = 1,                             rx_enh_highber.rx_enh_highber
		.rx_enh_signal_ok                           (rx_enh_signal_ok),                           //   input,   width = 1,                           rx_enh_signal_ok.rx_enh_signal_ok
		.rx_enh_local_fault                         (rx_enh_local_fault),                         //  output,   width = 1,                         rx_enh_local_fault.rx_enh_local_fault
		.rx_enh_remote_fault                        (rx_enh_remote_fault),                        //  output,   width = 1,                        rx_enh_remote_fault.rx_enh_remote_fault
		.rx_enh_pfc                                 (rx_enh_pfc),                                 //  output,   width = 8,                                 rx_enh_pfc.rx_enh_pfc
		.rx_enh_pause                               (rx_enh_pause),                               //  output,   width = 1,                               rx_enh_pause.rx_enh_pause
		.rx_enh_pmaif_fifo_overflow                 (rx_enh_pmaif_fifo_overflow),                 //  output,   width = 1,                 rx_enh_pmaif_fifo_overflow.rx_enh_pmaif_fifo_overflow
		.reconfig_clk                               (reconfig_clk),                               //   input,   width = 1,                               reconfig_clk.clk
		.reconfig_reset                             (reconfig_reset),                             //   input,   width = 1,                             reconfig_reset.reset
		.reconfig_write                             (reconfig_write),                             //   input,   width = 1,                              reconfig_avmm.write
		.reconfig_read                              (reconfig_read),                              //   input,   width = 1,                                           .read
		.reconfig_address                           (reconfig_address),                           //   input,  width = 19,                                           .address
		.reconfig_writedata                         (reconfig_writedata),                         //   input,   width = 8,                                           .writedata
		.reconfig_readdata                          (reconfig_readdata),                          //  output,   width = 8,                                           .readdata
		.reconfig_waitrequest                       (reconfig_waitrequest),                       //  output,   width = 1,                                           .waitrequest
		.ehip_aib_tx_transfer_div2_clk              (ehip_aib_tx_transfer_div2_clk),              //  output,   width = 1,              ehip_aib_tx_transfer_div2_clk.ehip_aib_tx_transfer_div2_clk
		.ehip_aib_tx_sync_data                      (ehip_aib_tx_sync_data),                      //  output,  width = 78,                      ehip_aib_tx_sync_data.ehip_aib_tx_sync_data
		.ehip_aib_aib_status                        (ehip_aib_aib_status),                        //  output,   width = 3,                        ehip_aib_aib_status.ehip_aib_aib_status
		.aib_ehip_rx_ehip_fr_clk                    (aib_ehip_rx_ehip_fr_clk),                    //   input,   width = 1,                    aib_ehip_rx_ehip_fr_clk.aib_ehip_rx_ehip_fr_clk
		.aib_ehip_rx_fec_fr_clk                     (aib_ehip_rx_fec_fr_clk),                     //   input,   width = 1,                     aib_ehip_rx_fec_fr_clk.aib_ehip_rx_fec_fr_clk
		.aib_ehip_tx_ehip_clk                       (aib_ehip_tx_ehip_clk),                       //   input,   width = 1,                       aib_ehip_tx_ehip_clk.aib_ehip_tx_ehip_clk
		.aib_ehip_rx_ehip_clk                       (aib_ehip_rx_ehip_clk),                       //   input,   width = 1,                       aib_ehip_rx_ehip_clk.aib_ehip_rx_ehip_clk
		.aib_ehip_rx_sync_data                      (aib_ehip_rx_sync_data),                      //   input,  width = 78,                      aib_ehip_rx_sync_data.aib_ehip_rx_sync_data
		.ehip_pma_tx_pma_clk                        (ehip_pma_tx_pma_clk),                        //  output,   width = 1,                        ehip_pma_tx_pma_clk.ehip_pma_tx_pma_clk
		.pma_ehip_rx_ehip_fifo_rst_n                (pma_ehip_rx_ehip_fifo_rst_n),                //   input,   width = 1,                pma_ehip_rx_ehip_fifo_rst_n.pma_ehip_rx_ehip_fifo_rst_n
		.pma_ehip_tx_ehip_clk_div2                  (pma_ehip_tx_ehip_clk_div2),                  //   input,   width = 1,                  pma_ehip_tx_ehip_clk_div2.pma_ehip_tx_ehip_clk_div2
		.pma_ehip_rx_ehip_clk_div2                  (pma_ehip_rx_ehip_clk_div2),                  //   input,   width = 1,                  pma_ehip_rx_ehip_clk_div2.pma_ehip_rx_ehip_clk_div2
		.elane_ehip_shared_clk                      (elane_ehip_shared_clk),                      //   input,   width = 1,                      elane_ehip_shared_clk.elane_ehip_shared_clk
		.elane_ehip_ptp_mac_tx_fp                   (elane_ehip_ptp_mac_tx_fp),                   //   input,   width = 2,                   elane_ehip_ptp_mac_tx_fp.elane_ehip_ptp_mac_tx_fp
		.elane_ehip_ptp_mac_ts                      (elane_ehip_ptp_mac_ts),                      //   input,  width = 24,                      elane_ehip_ptp_mac_ts.elane_ehip_ptp_mac_ts
		.elane_ehip_ptp_mac_ins_type                (elane_ehip_ptp_mac_ins_type),                //   input,   width = 3,                elane_ehip_ptp_mac_ins_type.elane_ehip_ptp_mac_ins_type
		.elane_ehip_ptp_mac_byte_offset             (elane_ehip_ptp_mac_byte_offset),             //   input,   width = 3,             elane_ehip_ptp_mac_byte_offset.elane_ehip_ptp_mac_byte_offset
		.elane_ehip_ptp_deskewed_tx_fp              (elane_ehip_ptp_deskewed_tx_fp),              //   input,   width = 2,              elane_ehip_ptp_deskewed_tx_fp.elane_ehip_ptp_deskewed_tx_fp
		.elane_ehip_ptp_deskewed_ts                 (elane_ehip_ptp_deskewed_ts),                 //   input,  width = 24,                 elane_ehip_ptp_deskewed_ts.elane_ehip_ptp_deskewed_ts
		.elane_ehip_ptp_deskewed_ins_type           (elane_ehip_ptp_deskewed_ins_type),           //   input,   width = 3,           elane_ehip_ptp_deskewed_ins_type.elane_ehip_ptp_deskewed_ins_type
		.elane_ehip_ptp_deskewed_byte_offset        (elane_ehip_ptp_deskewed_byte_offset),        //   input,   width = 3,        elane_ehip_ptp_deskewed_byte_offset.elane_ehip_ptp_deskewed_byte_offset
		.elane_ehip_ptp_lane_deskew_got_marker      (elane_ehip_ptp_lane_deskew_got_marker),      //   input,   width = 1,      elane_ehip_ptp_lane_deskew_got_marker.elane_ehip_ptp_lane_deskew_got_marker
		.elane_ehip_ptp_lane_deskew_tap_sel_one_hot (elane_ehip_ptp_lane_deskew_tap_sel_one_hot), //   input,   width = 6, elane_ehip_ptp_lane_deskew_tap_sel_one_hot.elane_ehip_ptp_lane_deskew_tap_sel_one_hot
		.elane_ehip_ptp_lane_deskew_deskew_marker   (elane_ehip_ptp_lane_deskew_deskew_marker),   //   input,   width = 1,   elane_ehip_ptp_lane_deskew_deskew_marker.elane_ehip_ptp_lane_deskew_deskew_marker
		.ehip_elane_ptp_tx_ts_valid                 (ehip_elane_ptp_tx_ts_valid),                 //  output,   width = 1,                 ehip_elane_ptp_tx_ts_valid.ehip_elane_ptp_tx_ts_valid
		.ehip_elane_ptp_tx_ts                       (ehip_elane_ptp_tx_ts),                       //  output,  width = 12,                       ehip_elane_ptp_tx_ts.ehip_elane_ptp_tx_ts
		.ehip_elane_ptp_tx_ts_fp                    (ehip_elane_ptp_tx_ts_fp),                    //  output,   width = 2,                    ehip_elane_ptp_tx_ts_fp.ehip_elane_ptp_tx_ts_fp
		.ehip_elane_rx_ptp_ts                       (ehip_elane_rx_ptp_ts),                       //  output,  width = 23,                       ehip_elane_rx_ptp_ts.ehip_elane_rx_ptp_ts
		.ehip_elane_ptp_fifo_share_wr_en            (ehip_elane_ptp_fifo_share_wr_en),            //  output,   width = 1,            ehip_elane_ptp_fifo_share_wr_en.ehip_elane_ptp_fifo_share_wr_en
		.ehip_elane_ptp_fifo_share_rd_en            (ehip_elane_ptp_fifo_share_rd_en),            //  output,   width = 1,            ehip_elane_ptp_fifo_share_rd_en.ehip_elane_ptp_fifo_share_rd_en
		.ehip_elane_shared_dsk_done                 (ehip_elane_shared_dsk_done),                 //  output,   width = 1,                 ehip_elane_shared_dsk_done.ehip_elane_shared_dsk_done
		.ehip_elane_shared_clear                    (ehip_elane_shared_clear),                    //  output,   width = 1,                    ehip_elane_shared_clear.ehip_elane_shared_clear
		.ehip_elane_am_insert                       (ehip_elane_am_insert),                       //  output,   width = 1,                       ehip_elane_am_insert.ehip_elane_am_insert
		.ehip_elane_am_detect                       (ehip_elane_am_detect),                       //  output,   width = 1,                       ehip_elane_am_detect.ehip_elane_am_detect
		.ehip_pmaRsfec_fec_rx_data                  (ehip_pmaRsfec_fec_rx_data),                  //  output,  width = 66,                  ehip_pmaRsfec_fec_rx_data.ehip_pmaRsfec_fec_rx_data
		.ehip_pmaRsfec_fec_rx_data_valid            (ehip_pmaRsfec_fec_rx_data_valid),            //  output,   width = 1,            ehip_pmaRsfec_fec_rx_data_valid.ehip_pmaRsfec_fec_rx_data_valid
		.ehip_pmaRsfec_fec_rx_data_am_valid         (ehip_pmaRsfec_fec_rx_data_am_valid),         //  output,   width = 1,         ehip_pmaRsfec_fec_rx_data_am_valid.ehip_pmaRsfec_fec_rx_data_am_valid
		.pmaRsfec_ehip_tx_ehip_data                 (pmaRsfec_ehip_tx_ehip_data),                 //   input,  width = 66,                 pmaRsfec_ehip_tx_ehip_data.pmaRsfec_ehip_tx_ehip_data
		.pmaRsfec_ehip_tx_ehip_dv                   (pmaRsfec_ehip_tx_ehip_dv),                   //   input,   width = 1,                   pmaRsfec_ehip_tx_ehip_dv.pmaRsfec_ehip_tx_ehip_dv
		.pmaRsfec_ehip_tx_ehip_fifo_rst_n           (pmaRsfec_ehip_tx_ehip_fifo_rst_n),           //   input,   width = 1,           pmaRsfec_ehip_tx_ehip_fifo_rst_n.pmaRsfec_ehip_tx_ehip_fifo_rst_n
		.pmaRsfec_ehip_tx_ehip_data_am_valid_in     (pmaRsfec_ehip_tx_ehip_data_am_valid_in),     //   input,   width = 1,     pmaRsfec_ehip_tx_ehip_data_am_valid_in.pmaRsfec_ehip_tx_ehip_data_am_valid_in
		.RSFEC_ehip_tx_adpt_clock                   (RSFEC_ehip_tx_adpt_clock),                   //   input,   width = 1,                   RSFEC_ehip_tx_adpt_clock.RSFEC_ehip_tx_adpt_clock
		.RSFEC_ehip_clock                           (RSFEC_ehip_clock),                           //   input,   width = 1,                           RSFEC_ehip_clock.RSFEC_ehip_clock
		.hip_aib_fsr_in                             (hip_aib_fsr_in),                             //   input,   width = 4,                             hip_aib_fsr_in.hip_aib_fsr_in
		.hip_aib_ssr_in                             (hip_aib_ssr_in),                             //   input,  width = 40,                             hip_aib_ssr_in.hip_aib_ssr_in
		.EHIP_out_o_xcvrif_aib_fsr_out              (EHIP_out_o_xcvrif_aib_fsr_out),              //  output,   width = 1,              EHIP_out_o_xcvrif_aib_fsr_out.EHIP_out_o_xcvrif_aib_fsr_out
		.rsfec_reset                                (1'b0),                                       // (terminated),                                                         
		.tx_rsfec_reset                             (1'b0),                                       // (terminated),                                                         
		.rx_rsfec_reset                             (1'b0),                                       // (terminated),                                                         
		.reset                                      (1'b0),                                       // (terminated),                                                         
		.tx_reset                                   (1'b0),                                       // (terminated),                                                         
		.rx_reset                                   (1'b0),                                       // (terminated),                                                         
		.tx_ready                                   (),                                           // (terminated),                                                         
		.rx_ready                                   (),                                           // (terminated),                                                         
		.tx_reset_timeout                           (),                                           // (terminated),                                                         
		.rx_reset_timeout                           (),                                           // (terminated),                                                         
		.tx_reset_stat                              (),                                           // (terminated),                                                         
		.rx_reset_stat                              (),                                           // (terminated),                                                         
		.tx_reset_req                               (1'b0),                                       // (terminated),                                                         
		.rx_reset_req                               (1'b0),                                       // (terminated),                                                         
		.tx_reset_ack                               (),                                           // (terminated),                                                         
		.rx_reset_ack                               (),                                           // (terminated),                                                         
		.pma_reset                                  (1'b0),                                       // (terminated),                                                         
		.spico_reset                                (1'b0),                                       // (terminated),                                                         
		.rx_dskw_ready                              (),                                           // (terminated),                                                         
		.rcp_load_finish                            (),                                           // (terminated),                                                         
		.rcp_load_timeout                           (),                                           // (terminated),                                                         
		.rx_pma_clkslip                             (1'b0),                                       // (terminated),                                                         
		.tx_pma_en                                  (1'b0),                                       // (terminated),                                                         
		.rx_pma_en                                  (1'b0),                                       // (terminated),                                                         
		.rx_pma_elecidle                            (),                                           // (terminated),                                                         
		.pma_initialized                            (),                                           // (terminated),                                                         
		.rx_pmaif_fifo_underflow                    (),                                           // (terminated),                                                         
		.tx_pmaif_bitslip                           (7'b0000000),                                 // (terminated),                                                         
		.rx_pmaif_bitslip                           (1'b0),                                       // (terminated),                                                         
		.tx_clkout_hioint                           (),                                           // (terminated),                                                         
		.tx_clkout2_hioint                          (),                                           // (terminated),                                                         
		.rx_clkout_hioint                           (),                                           // (terminated),                                                         
		.rx_clkout2_hioint                          (),                                           // (terminated),                                                         
		.tx_pcs_fifo_full                           (),                                           // (terminated),                                                         
		.tx_pcs_fifo_empty                          (),                                           // (terminated),                                                         
		.rx_pcs_fifo_full                           (),                                           // (terminated),                                                         
		.rx_pcs_fifo_empty                          (),                                           // (terminated),                                                         
		.reconfig_rsfec_clk                         (1'b0),                                       // (terminated),                                                         
		.reconfig_rsfec_reset                       (1'b0),                                       // (terminated),                                                         
		.reconfig_rsfec_write                       (1'b0),                                       // (terminated),                                                         
		.reconfig_rsfec_read                        (1'b0),                                       // (terminated),                                                         
		.reconfig_rsfec_address                     (11'b00000000000),                            // (terminated),                                                         
		.reconfig_rsfec_writedata                   (8'b00000000),                                // (terminated),                                                         
		.reconfig_rsfec_readdata                    (),                                           // (terminated),                                                         
		.reconfig_rsfec_waitrequest                 (),                                           // (terminated),                                                         
		.o_rsfec_channel_ssr                        (),                                           // (terminated),                                                         
		.i_rsfec_pld_ready                          (1'b0),                                       // (terminated),                                                         
		.rsfec_signal_ok                            (4'b0000),                                    // (terminated),                                                         
		.rsfec_usr_avmm2_rst                        (1'b0),                                       // (terminated),                                                         
		.rsfec_o_config_done                        (),                                           // (terminated),                                                         
		.rsfec_o_fec_ready                          (),                                           // (terminated),                                                         
		.rsfec_o_internal_error                     (),                                           // (terminated),                                                         
		.rsfec_o_status_rx_not_align                (),                                           // (terminated),                                                         
		.rsfec_o_status_rx_not_deskew               (),                                           // (terminated),                                                         
		.rsfec_o_tx_dsk_valid                       ()                                            // (terminated),                                                         
	);

endmodule
