
control_ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000282a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00800060  0000282a  000028be  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000007  00800078  00800078  000028d6  2**0
                  ALLOC
  3 .stab         000026dc  00000000  00000000  000028d8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001173  00000000  00000000  00004fb4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00006127  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00006267  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  000063d7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00008020  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00008f0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00009cb8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00009e18  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000a0a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000a873  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 28 0f 	jmp	0x1e50	; 0x1e50 <__vector_3>
      10:	0c 94 f5 0e 	jmp	0x1dea	; 0x1dea <__vector_4>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 c2 0e 	jmp	0x1d84	; 0x1d84 <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 8f 0e 	jmp	0x1d1e	; 0x1d1e <__vector_8>
      24:	0c 94 29 0e 	jmp	0x1c52	; 0x1c52 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 5c 0e 	jmp	0x1cb8	; 0x1cb8 <__vector_19>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e2       	ldi	r30, 0x2A	; 42
      68:	f8 e2       	ldi	r31, 0x28	; 40
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 37       	cpi	r26, 0x78	; 120
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a8 e7       	ldi	r26, 0x78	; 120
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	af 37       	cpi	r26, 0x7F	; 127
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 71 06 	call	0xce2	; 0xce2 <main>
      8a:	0c 94 13 14 	jmp	0x2826	; 0x2826 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 dc 13 	jmp	0x27b8	; 0x27b8 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 f8 13 	jmp	0x27f0	; 0x27f0 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 e8 13 	jmp	0x27d0	; 0x27d0 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 04 14 	jmp	0x2808	; 0x2808 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 e8 13 	jmp	0x27d0	; 0x27d0 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 04 14 	jmp	0x2808	; 0x2808 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 dc 13 	jmp	0x27b8	; 0x27b8 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 f8 13 	jmp	0x27f0	; 0x27f0 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 e8 13 	jmp	0x27d0	; 0x27d0 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 04 14 	jmp	0x2808	; 0x2808 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 e8 13 	jmp	0x27d0	; 0x27d0 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 04 14 	jmp	0x2808	; 0x2808 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 e8 13 	jmp	0x27d0	; 0x27d0 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 04 14 	jmp	0x2808	; 0x2808 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 ec 13 	jmp	0x27d8	; 0x27d8 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 08 14 	jmp	0x2810	; 0x2810 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <password_checkMismatch>:
 * [Out]           unsigned char
 *
 * [Returns]:     the result of the comparing the two passwords
 ***************************************************************************************************/
uint8 password_checkMismatch(uint8* pass1, uint8* pass2)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	00 d0       	rcall	.+0      	; 0xb4c <password_checkMismatch+0x6>
     b4c:	00 d0       	rcall	.+0      	; 0xb4e <password_checkMismatch+0x8>
     b4e:	00 d0       	rcall	.+0      	; 0xb50 <password_checkMismatch+0xa>
     b50:	cd b7       	in	r28, 0x3d	; 61
     b52:	de b7       	in	r29, 0x3e	; 62
     b54:	9c 83       	std	Y+4, r25	; 0x04
     b56:	8b 83       	std	Y+3, r24	; 0x03
     b58:	7e 83       	std	Y+6, r23	; 0x06
     b5a:	6d 83       	std	Y+5, r22	; 0x05
	/*
	 * local variable to use it to check the mismatch
	 * between the two entered password
	 * give it initial value assuming no mismatch happen at first
	 */
	uint8 mismatch=0;
     b5c:	19 82       	std	Y+1, r1	; 0x01
	 * for loop to check the matching or not
	 * to pass on the two passwords entered digit by digit
	 * to find the mismatch in any digit
	 */

	for(count=INITIAL_VALUE; count<PASSWORD_WIDTH; count++)
     b5e:	1a 82       	std	Y+2, r1	; 0x02
     b60:	1b c0       	rjmp	.+54     	; 0xb98 <password_checkMismatch+0x52>
	{
		if( pass1[count] != pass2[count] )
     b62:	8a 81       	ldd	r24, Y+2	; 0x02
     b64:	28 2f       	mov	r18, r24
     b66:	30 e0       	ldi	r19, 0x00	; 0
     b68:	8b 81       	ldd	r24, Y+3	; 0x03
     b6a:	9c 81       	ldd	r25, Y+4	; 0x04
     b6c:	fc 01       	movw	r30, r24
     b6e:	e2 0f       	add	r30, r18
     b70:	f3 1f       	adc	r31, r19
     b72:	40 81       	ld	r20, Z
     b74:	8a 81       	ldd	r24, Y+2	; 0x02
     b76:	28 2f       	mov	r18, r24
     b78:	30 e0       	ldi	r19, 0x00	; 0
     b7a:	8d 81       	ldd	r24, Y+5	; 0x05
     b7c:	9e 81       	ldd	r25, Y+6	; 0x06
     b7e:	fc 01       	movw	r30, r24
     b80:	e2 0f       	add	r30, r18
     b82:	f3 1f       	adc	r31, r19
     b84:	80 81       	ld	r24, Z
     b86:	48 17       	cp	r20, r24
     b88:	21 f0       	breq	.+8      	; 0xb92 <password_checkMismatch+0x4c>
		{
			/*
			 * change the value of the mismatch if any two digits
			 * are not equal
			 */
			mismatch = MISMATCH_OCCUR;
     b8a:	81 e0       	ldi	r24, 0x01	; 1
     b8c:	89 83       	std	Y+1, r24	; 0x01
			/*
			 * change the value of the counter to another value
			 * value larger than the no of iteration to exit from the loop
			 * there is no need to complete the loop after finding difference in one digit
			 */
			count= PASSWORD_WIDTH;
     b8e:	85 e0       	ldi	r24, 0x05	; 5
     b90:	8a 83       	std	Y+2, r24	; 0x02
	 * for loop to check the matching or not
	 * to pass on the two passwords entered digit by digit
	 * to find the mismatch in any digit
	 */

	for(count=INITIAL_VALUE; count<PASSWORD_WIDTH; count++)
     b92:	8a 81       	ldd	r24, Y+2	; 0x02
     b94:	8f 5f       	subi	r24, 0xFF	; 255
     b96:	8a 83       	std	Y+2, r24	; 0x02
     b98:	8a 81       	ldd	r24, Y+2	; 0x02
     b9a:	85 30       	cpi	r24, 0x05	; 5
     b9c:	10 f3       	brcs	.-60     	; 0xb62 <password_checkMismatch+0x1c>
	}/*End of for loop of mismatching*/

	/*
	 * return the final value of the mismatch variable to the original application
	 */
	return mismatch;
     b9e:	89 81       	ldd	r24, Y+1	; 0x01

}/*End of check_Mismatch function*/
     ba0:	26 96       	adiw	r28, 0x06	; 6
     ba2:	0f b6       	in	r0, 0x3f	; 63
     ba4:	f8 94       	cli
     ba6:	de bf       	out	0x3e, r29	; 62
     ba8:	0f be       	out	0x3f, r0	; 63
     baa:	cd bf       	out	0x3d, r28	; 61
     bac:	cf 91       	pop	r28
     bae:	df 91       	pop	r29
     bb0:	08 95       	ret

00000bb2 <timerMoving_Anti_Clockwise>:
 * [Out]           NONE
 *
 * [Returns]:      NONE
 ***************************************************************************************************/
void timerMoving_Anti_Clockwise(void)
{
     bb2:	df 93       	push	r29
     bb4:	cf 93       	push	r28
     bb6:	cd b7       	in	r28, 0x3d	; 61
     bb8:	de b7       	in	r29, 0x3e	; 62
	/*
	 * increment the value of the global variable
	 * every increase of it means that an interrupt of the occurs
	 * every increase of it mans 1 second has passed
	 */
	g_tickFlag++;
     bba:	80 91 78 00 	lds	r24, 0x0078
     bbe:	8f 5f       	subi	r24, 0xFF	; 255
     bc0:	80 93 78 00 	sts	0x0078, r24

	/*
	 * As long as g_tickFlag smaller than the value of maximum seconds
	 * the MOTOR is remaining to moving in the same direction
	 */
	if( g_tickFlag < MAXIMUM_SECONDS_ANTI_CLOCKWISE)
     bc4:	80 91 78 00 	lds	r24, 0x0078
     bc8:	8f 30       	cpi	r24, 0x0F	; 15
     bca:	18 f4       	brcc	.+6      	; 0xbd2 <timerMoving_Anti_Clockwise+0x20>
	{
		/*
		 * call the function of motor_onAnti_ClockWise
		 * to make the motor move in Anti clock wise direction
		 */
		motor_onAnti_ClockWise();
     bcc:	0e 94 eb 0d 	call	0x1bd6	; 0x1bd6 <motor_onAnti_ClockWise>
     bd0:	0d c0       	rjmp	.+26     	; 0xbec <timerMoving_Anti_Clockwise+0x3a>

	/*
	 * As long as g_tickFlag reaches the maximum value of seconds
	 * so the MOTOR will stop moving
	 */
	else if(g_tickFlag == MAXIMUM_SECONDS_ANTI_CLOCKWISE)
     bd2:	80 91 78 00 	lds	r24, 0x0078
     bd6:	8f 30       	cpi	r24, 0x0F	; 15
     bd8:	49 f4       	brne	.+18     	; 0xbec <timerMoving_Anti_Clockwise+0x3a>
	{
		/*
		 *DE-initialization of all the register of the timer
		 *to be ready for another interrupts occur
		 */
		Timer_DeInit(Timer1);
     bda:	81 e0       	ldi	r24, 0x01	; 1
     bdc:	0e 94 57 12 	call	0x24ae	; 0x24ae <Timer_DeInit>
		/*
		 * call the function of motor_on_Stop
		 * to force the motor to return on its initial value
		 * in stopping state
		 */
		motor_on_Stop();
     be0:	0e 94 0a 0e 	call	0x1c14	; 0x1c14 <motor_on_Stop>
		/*
		 * return the initial value of the global flag
		 * to be ready for another interrupt occur
		 */
		g_tickFlag= 0;
     be4:	10 92 78 00 	sts	0x0078, r1
		/*
		 * change the value of g_holdSystem variable to
		 * log out from the polling on the time interrupt
		 * and return to the remain parts of the application
		 */
		g_holdSystem = RESUME_SYSTEM;
     be8:	10 92 68 00 	sts	0x0068, r1

	}/*End of else if condition*/

}/*end of timerMoving_Anti_Clockwise function*/
     bec:	cf 91       	pop	r28
     bee:	df 91       	pop	r29
     bf0:	08 95       	ret

00000bf2 <timerStopping>:
 * [Out]           NONE
 *
 * [Returns]:      NONE
 ***************************************************************************************************/
void timerStopping(void)
{
     bf2:	df 93       	push	r29
     bf4:	cf 93       	push	r28
     bf6:	cd b7       	in	r28, 0x3d	; 61
     bf8:	de b7       	in	r29, 0x3e	; 62
	/*
	 * increment the value of the global variable
	 * every increase of it means that an interrupt of the occurs
	 * every increase of it mans 1 second has passed
	 */
	g_tickFlag++;
     bfa:	80 91 78 00 	lds	r24, 0x0078
     bfe:	8f 5f       	subi	r24, 0xFF	; 255
     c00:	80 93 78 00 	sts	0x0078, r24

	/*
	 * As long as g_tickFlag smaller than the value of maximum seconds
	 * the MOTOR is remaining to be in stop case
	 */
	if( g_tickFlag < MAXIMUM_SECONDS_STOPPING)
     c04:	80 91 78 00 	lds	r24, 0x0078
     c08:	85 30       	cpi	r24, 0x05	; 5
     c0a:	18 f4       	brcc	.+6      	; 0xc12 <timerStopping+0x20>
	{
		/*
		 * call the function of motor_on_Stop
		 * to force the motor to stop
		 */
		motor_on_Stop();
     c0c:	0e 94 0a 0e 	call	0x1c14	; 0x1c14 <motor_on_Stop>
     c10:	0b c0       	rjmp	.+22     	; 0xc28 <timerStopping+0x36>

	/*
	 * As long as g_tickFlag reaches the maximum value of seconds
	 * so the LCD will stop displaying the message
	 */
	else if(g_tickFlag == MAXIMUM_SECONDS_STOPPING)
     c12:	80 91 78 00 	lds	r24, 0x0078
     c16:	85 30       	cpi	r24, 0x05	; 5
     c18:	39 f4       	brne	.+14     	; 0xc28 <timerStopping+0x36>

		/*
		 * return the initial value of the global flag
		 * to be ready for another interrupt occur
		 */
		g_tickFlag=0;
     c1a:	10 92 78 00 	sts	0x0078, r1
		 * change the address of the function that the timer's ISR
		 * will call after every interrupt to be the address of
		 * the timerMoving_Anti_Clockwise function to make the
		 * door moving on anti clock wise direction after stopping
		 */
		Timer_setCallBack(timerMoving_Anti_Clockwise, Timer1);
     c1e:	89 ed       	ldi	r24, 0xD9	; 217
     c20:	95 e0       	ldi	r25, 0x05	; 5
     c22:	61 e0       	ldi	r22, 0x01	; 1
     c24:	0e 94 e7 11 	call	0x23ce	; 0x23ce <Timer_setCallBack>
	}/*End of else if condition*/

}/*End of timerStopping function*/
     c28:	cf 91       	pop	r28
     c2a:	df 91       	pop	r29
     c2c:	08 95       	ret

00000c2e <timerMoving_Clockwise>:
 * [Out]           NONE
 *
 * [Returns]:      NONE
 ***************************************************************************************************/
void timerMoving_Clockwise(void)
{
     c2e:	df 93       	push	r29
     c30:	cf 93       	push	r28
     c32:	cd b7       	in	r28, 0x3d	; 61
     c34:	de b7       	in	r29, 0x3e	; 62
	/*
	 * to keep the system into polling to prevent it from doing
	 *  any thing until the operation of open door ends
	 */
	g_tickFlag++;
     c36:	80 91 78 00 	lds	r24, 0x0078
     c3a:	8f 5f       	subi	r24, 0xFF	; 255
     c3c:	80 93 78 00 	sts	0x0078, r24
	/*
	 * As long as g_tickFlag smaller than the value of maximum seconds
	 * the MOTOR is remaining to moving in the same direction
	 */
	if( g_tickFlag < MAXIMUM_SECONDS_CLOCKWISE)
     c40:	80 91 78 00 	lds	r24, 0x0078
     c44:	8f 30       	cpi	r24, 0x0F	; 15
     c46:	18 f4       	brcc	.+6      	; 0xc4e <timerMoving_Clockwise+0x20>
	{
		/*
		 * call the function of motor_on_CLOCKWISE to
		 * force the motor to move in clock wise direction
		 */
		motor_on_ClockWise();
     c48:	0e 94 cc 0d 	call	0x1b98	; 0x1b98 <motor_on_ClockWise>
     c4c:	0b c0       	rjmp	.+22     	; 0xc64 <timerMoving_Clockwise+0x36>
	}/*end of if condition*/
	/*
	 * As long as g_tickFlag reaches the maximum value of seconds
	 * so the LCD will stop displaying the message
	 */
	else if(g_tickFlag == MAXIMUM_SECONDS_CLOCKWISE)
     c4e:	80 91 78 00 	lds	r24, 0x0078
     c52:	8f 30       	cpi	r24, 0x0F	; 15
     c54:	39 f4       	brne	.+14     	; 0xc64 <timerMoving_Clockwise+0x36>
	{
		/*
		 * return the initial value of the global flag
		 * to be ready for another interrupt occur
		 */
		g_tickFlag=0;
     c56:	10 92 78 00 	sts	0x0078, r1
		 * change the address of the function that the timer's ISR
		 * will call after every interrupt to be the address of
		 * the timerMoving_Anti_Clockwise function to make the
		 * door moving on anti clock wise direction after stopping
		 */
		Timer_setCallBack(timerStopping, Timer1);
     c5a:	89 ef       	ldi	r24, 0xF9	; 249
     c5c:	95 e0       	ldi	r25, 0x05	; 5
     c5e:	61 e0       	ldi	r22, 0x01	; 1
     c60:	0e 94 e7 11 	call	0x23ce	; 0x23ce <Timer_setCallBack>

	}/*End of else if condition*/

}/*end of timerMoving_Clockwise function*/
     c64:	cf 91       	pop	r28
     c66:	df 91       	pop	r29
     c68:	08 95       	ret

00000c6a <timerDanger>:
 * [Out]           NONE
 *
 * [Returns]:      NONE
 *****************************************************************************************************/
void timerDanger(void)
{
     c6a:	df 93       	push	r29
     c6c:	cf 93       	push	r28
     c6e:	cd b7       	in	r28, 0x3d	; 61
     c70:	de b7       	in	r29, 0x3e	; 62
	/*
	 * to keep the system into polling to prevent it from doing
	 *  any thing until the operation of open door ends
	 */
	g_tickFlag++;
     c72:	80 91 78 00 	lds	r24, 0x0078
     c76:	8f 5f       	subi	r24, 0xFF	; 255
     c78:	80 93 78 00 	sts	0x0078, r24

	/*
	 * As long as g_tickFlag smaller than the value of maximum seconds
	 * the BUZZER is remaining to give sound
	 */
	if( g_tickFlag < MAXIMUM_SECONDS_BUZZER)
     c7c:	80 91 78 00 	lds	r24, 0x0078
     c80:	8f 30       	cpi	r24, 0x0F	; 15
     c82:	18 f4       	brcc	.+6      	; 0xc8a <timerDanger+0x20>
	{
		/*
		 * turn on the buzzer
		 */
		Buzzer_On();
     c84:	0e 94 55 06 	call	0xcaa	; 0xcaa <Buzzer_On>
     c88:	0d c0       	rjmp	.+26     	; 0xca4 <timerDanger+0x3a>

	/*
	 * As long as g_tickFlag reaches the maximum value of seconds
	 * so the BUZZER will stop giving sound
	 */
	else if(g_tickFlag == MAXIMUM_SECONDS_BUZZER )
     c8a:	80 91 78 00 	lds	r24, 0x0078
     c8e:	8f 30       	cpi	r24, 0x0F	; 15
     c90:	49 f4       	brne	.+18     	; 0xca4 <timerDanger+0x3a>
	{
		/*
		 * turn off the buzzer
		 */

		Buzzer_Off();
     c92:	0e 94 63 06 	call	0xcc6	; 0xcc6 <Buzzer_Off>
		/*
		 * change the mode of the timer to return to the
		 * initial state for all registers
		 */
		Timer_DeInit(Timer1);
     c96:	81 e0       	ldi	r24, 0x01	; 1
     c98:	0e 94 57 12 	call	0x24ae	; 0x24ae <Timer_DeInit>
		/*
		 * return the initial value of the global flag
		 * to be ready for another interrupt occur
		 */
		g_tickFlag=0;
     c9c:	10 92 78 00 	sts	0x0078, r1
		/*
		 * change the value of g_holdSystem variable to
		 * log out from the polling on the time interrupt
		 * and return to the remain parts of the application
		 */
		g_holdSystem= RESUME_SYSTEM;
     ca0:	10 92 68 00 	sts	0x0068, r1

	}/*end of else if condition*/

}/*End of timeDanger Function*/
     ca4:	cf 91       	pop	r28
     ca6:	df 91       	pop	r29
     ca8:	08 95       	ret

00000caa <Buzzer_On>:
 * [Out]           NONE
 *
 * [Returns]:      NONE
 *******************************************************************************/
void Buzzer_On(void)
{
     caa:	df 93       	push	r29
     cac:	cf 93       	push	r28
     cae:	cd b7       	in	r28, 0x3d	; 61
     cb0:	de b7       	in	r29, 0x3e	; 62
	/*
	 * put 1 on the bit of buzzer_port
	 */
	SET_BIT(BUZZER_DATA_PORT , BUZZER_PIN );
     cb2:	ab e3       	ldi	r26, 0x3B	; 59
     cb4:	b0 e0       	ldi	r27, 0x00	; 0
     cb6:	eb e3       	ldi	r30, 0x3B	; 59
     cb8:	f0 e0       	ldi	r31, 0x00	; 0
     cba:	80 81       	ld	r24, Z
     cbc:	81 60       	ori	r24, 0x01	; 1
     cbe:	8c 93       	st	X, r24

}/*end of function buzzer_on*/
     cc0:	cf 91       	pop	r28
     cc2:	df 91       	pop	r29
     cc4:	08 95       	ret

00000cc6 <Buzzer_Off>:
 * [Out]           NONE
 *
 * [Returns]:      NONE
 *******************************************************************************/
void Buzzer_Off(void)
{
     cc6:	df 93       	push	r29
     cc8:	cf 93       	push	r28
     cca:	cd b7       	in	r28, 0x3d	; 61
     ccc:	de b7       	in	r29, 0x3e	; 62
	/*
	 * put 0 on the bit of buzzer_port
	 */
	CLEAR_BIT(BUZZER_DATA_PORT , BUZZER_PIN);
     cce:	ab e3       	ldi	r26, 0x3B	; 59
     cd0:	b0 e0       	ldi	r27, 0x00	; 0
     cd2:	eb e3       	ldi	r30, 0x3B	; 59
     cd4:	f0 e0       	ldi	r31, 0x00	; 0
     cd6:	80 81       	ld	r24, Z
     cd8:	8e 7f       	andi	r24, 0xFE	; 254
     cda:	8c 93       	st	X, r24

}/*end of function buzzer_off*/
     cdc:	cf 91       	pop	r28
     cde:	df 91       	pop	r29
     ce0:	08 95       	ret

00000ce2 <main>:
/******************************************************************************************
 *                                   START OF THE PROGRAM
 *****************************************************************************************/

int main(void)
{
     ce2:	0f 93       	push	r16
     ce4:	1f 93       	push	r17
     ce6:	df 93       	push	r29
     ce8:	cf 93       	push	r28
     cea:	cd b7       	in	r28, 0x3d	; 61
     cec:	de b7       	in	r29, 0x3e	; 62
     cee:	cd 57       	subi	r28, 0x7D	; 125
     cf0:	d0 40       	sbci	r29, 0x00	; 0
     cf2:	0f b6       	in	r0, 0x3f	; 63
     cf4:	f8 94       	cli
     cf6:	de bf       	out	0x3e, r29	; 62
     cf8:	0f be       	out	0x3f, r0	; 63
     cfa:	cd bf       	out	0x3d, r28	; 61

	/*
	 *local variable to store the checking byte from the control ECU
	 * to check if it is first time to run the program or not
	 */
	uint8 systemStarting = 0;
     cfc:	fe 01       	movw	r30, r28
     cfe:	e6 5a       	subi	r30, 0xA6	; 166
     d00:	ff 4f       	sbci	r31, 0xFF	; 255
     d02:	10 82       	st	Z, r1
	 *and use it to store the password in EEPROM
	 */

	uint8 password_Stored[PASSWORD_WIDTH];
	uint8 password_compare[PASSWORD_WIDTH];
	uint8 compare=0;      /*variable to use it to read the value in the external memory*/
     d04:	fe 01       	movw	r30, r28
     d06:	eb 59       	subi	r30, 0x9B	; 155
     d08:	ff 4f       	sbci	r31, 0xFF	; 255
     d0a:	10 82       	st	Z, r1
	/*
	 * local variable to use it to increment the numbers of
	 * tries to enter the password wrong not equal to stored password
	 * give it initial value by 0 assuming no error in entered password as first
	 */
	uint8 danger_error = NO_DANGER;
     d0c:	fe 01       	movw	r30, r28
     d0e:	ea 5a       	subi	r30, 0xAA	; 170
     d10:	ff 4f       	sbci	r31, 0xFF	; 255
     d12:	10 82       	st	Z, r1
	/*
	 * local variable to use it to force the program to begin from the first
	 *  super loop if the password entered wrong for 3 times to
	 *  to prevent the program return from the same sequence after thief event occur
	 */
	uint8 restart_mainProgram = FALSE;
     d14:	fe 01       	movw	r30, r28
     d16:	eb 5a       	subi	r30, 0xAB	; 171
     d18:	ff 4f       	sbci	r31, 0xFF	; 255
     d1a:	10 82       	st	Z, r1

	/*
	 * initialize the configure structure of the timer
	 * choosing value in order to form the structure
	 */
	Timer_ConfigType timer={START_VALUE, COMPARE_VALUE, Timer1, F_CPU_1024, Compare};
     d1c:	ce 01       	movw	r24, r28
     d1e:	8a 59       	subi	r24, 0x9A	; 154
     d20:	9f 4f       	sbci	r25, 0xFF	; 255
     d22:	e6 96       	adiw	r28, 0x36	; 54
     d24:	9f af       	std	Y+63, r25	; 0x3f
     d26:	8e af       	std	Y+62, r24	; 0x3e
     d28:	e6 97       	sbiw	r28, 0x36	; 54
     d2a:	8c e6       	ldi	r24, 0x6C	; 108
     d2c:	90 e0       	ldi	r25, 0x00	; 0
     d2e:	e8 96       	adiw	r28, 0x38	; 56
     d30:	9f af       	std	Y+63, r25	; 0x3f
     d32:	8e af       	std	Y+62, r24	; 0x3e
     d34:	e8 97       	sbiw	r28, 0x38	; 56
     d36:	9b e0       	ldi	r25, 0x0B	; 11
     d38:	e9 96       	adiw	r28, 0x39	; 57
     d3a:	9f af       	std	Y+63, r25	; 0x3f
     d3c:	e9 97       	sbiw	r28, 0x39	; 57
     d3e:	e8 96       	adiw	r28, 0x38	; 56
     d40:	ee ad       	ldd	r30, Y+62	; 0x3e
     d42:	ff ad       	ldd	r31, Y+63	; 0x3f
     d44:	e8 97       	sbiw	r28, 0x38	; 56
     d46:	00 80       	ld	r0, Z
     d48:	e8 96       	adiw	r28, 0x38	; 56
     d4a:	8e ad       	ldd	r24, Y+62	; 0x3e
     d4c:	9f ad       	ldd	r25, Y+63	; 0x3f
     d4e:	e8 97       	sbiw	r28, 0x38	; 56
     d50:	01 96       	adiw	r24, 0x01	; 1
     d52:	e8 96       	adiw	r28, 0x38	; 56
     d54:	9f af       	std	Y+63, r25	; 0x3f
     d56:	8e af       	std	Y+62, r24	; 0x3e
     d58:	e8 97       	sbiw	r28, 0x38	; 56
     d5a:	e6 96       	adiw	r28, 0x36	; 54
     d5c:	ee ad       	ldd	r30, Y+62	; 0x3e
     d5e:	ff ad       	ldd	r31, Y+63	; 0x3f
     d60:	e6 97       	sbiw	r28, 0x36	; 54
     d62:	00 82       	st	Z, r0
     d64:	e6 96       	adiw	r28, 0x36	; 54
     d66:	8e ad       	ldd	r24, Y+62	; 0x3e
     d68:	9f ad       	ldd	r25, Y+63	; 0x3f
     d6a:	e6 97       	sbiw	r28, 0x36	; 54
     d6c:	01 96       	adiw	r24, 0x01	; 1
     d6e:	e6 96       	adiw	r28, 0x36	; 54
     d70:	9f af       	std	Y+63, r25	; 0x3f
     d72:	8e af       	std	Y+62, r24	; 0x3e
     d74:	e6 97       	sbiw	r28, 0x36	; 54
     d76:	e9 96       	adiw	r28, 0x39	; 57
     d78:	9f ad       	ldd	r25, Y+63	; 0x3f
     d7a:	e9 97       	sbiw	r28, 0x39	; 57
     d7c:	91 50       	subi	r25, 0x01	; 1
     d7e:	e9 96       	adiw	r28, 0x39	; 57
     d80:	9f af       	std	Y+63, r25	; 0x3f
     d82:	e9 97       	sbiw	r28, 0x39	; 57
     d84:	e9 96       	adiw	r28, 0x39	; 57
     d86:	ef ad       	ldd	r30, Y+63	; 0x3f
     d88:	e9 97       	sbiw	r28, 0x39	; 57
     d8a:	ee 23       	and	r30, r30
     d8c:	c1 f6       	brne	.-80     	; 0xd3e <main+0x5c>

	/*
	 * initialize the configure structure of UART
	 * choosing value in order to form the structure
	 */
	UART_config uart = {BIT_8, DISABLE, STOP_BIT_1};
     d8e:	ce 01       	movw	r24, r28
     d90:	8f 58       	subi	r24, 0x8F	; 143
     d92:	9f 4f       	sbci	r25, 0xFF	; 255
     d94:	eb 96       	adiw	r28, 0x3b	; 59
     d96:	9f af       	std	Y+63, r25	; 0x3f
     d98:	8e af       	std	Y+62, r24	; 0x3e
     d9a:	eb 97       	sbiw	r28, 0x3b	; 59
     d9c:	89 e6       	ldi	r24, 0x69	; 105
     d9e:	90 e0       	ldi	r25, 0x00	; 0
     da0:	ed 96       	adiw	r28, 0x3d	; 61
     da2:	9f af       	std	Y+63, r25	; 0x3f
     da4:	8e af       	std	Y+62, r24	; 0x3e
     da6:	ed 97       	sbiw	r28, 0x3d	; 61
     da8:	93 e0       	ldi	r25, 0x03	; 3
     daa:	ee 96       	adiw	r28, 0x3e	; 62
     dac:	9f af       	std	Y+63, r25	; 0x3f
     dae:	ee 97       	sbiw	r28, 0x3e	; 62
     db0:	ed 96       	adiw	r28, 0x3d	; 61
     db2:	ee ad       	ldd	r30, Y+62	; 0x3e
     db4:	ff ad       	ldd	r31, Y+63	; 0x3f
     db6:	ed 97       	sbiw	r28, 0x3d	; 61
     db8:	00 80       	ld	r0, Z
     dba:	ed 96       	adiw	r28, 0x3d	; 61
     dbc:	8e ad       	ldd	r24, Y+62	; 0x3e
     dbe:	9f ad       	ldd	r25, Y+63	; 0x3f
     dc0:	ed 97       	sbiw	r28, 0x3d	; 61
     dc2:	01 96       	adiw	r24, 0x01	; 1
     dc4:	ed 96       	adiw	r28, 0x3d	; 61
     dc6:	9f af       	std	Y+63, r25	; 0x3f
     dc8:	8e af       	std	Y+62, r24	; 0x3e
     dca:	ed 97       	sbiw	r28, 0x3d	; 61
     dcc:	eb 96       	adiw	r28, 0x3b	; 59
     dce:	ee ad       	ldd	r30, Y+62	; 0x3e
     dd0:	ff ad       	ldd	r31, Y+63	; 0x3f
     dd2:	eb 97       	sbiw	r28, 0x3b	; 59
     dd4:	00 82       	st	Z, r0
     dd6:	eb 96       	adiw	r28, 0x3b	; 59
     dd8:	8e ad       	ldd	r24, Y+62	; 0x3e
     dda:	9f ad       	ldd	r25, Y+63	; 0x3f
     ddc:	eb 97       	sbiw	r28, 0x3b	; 59
     dde:	01 96       	adiw	r24, 0x01	; 1
     de0:	eb 96       	adiw	r28, 0x3b	; 59
     de2:	9f af       	std	Y+63, r25	; 0x3f
     de4:	8e af       	std	Y+62, r24	; 0x3e
     de6:	eb 97       	sbiw	r28, 0x3b	; 59
     de8:	ee 96       	adiw	r28, 0x3e	; 62
     dea:	9f ad       	ldd	r25, Y+63	; 0x3f
     dec:	ee 97       	sbiw	r28, 0x3e	; 62
     dee:	91 50       	subi	r25, 0x01	; 1
     df0:	ee 96       	adiw	r28, 0x3e	; 62
     df2:	9f af       	std	Y+63, r25	; 0x3f
     df4:	ee 97       	sbiw	r28, 0x3e	; 62
     df6:	ee 96       	adiw	r28, 0x3e	; 62
     df8:	ef ad       	ldd	r30, Y+63	; 0x3f
     dfa:	ee 97       	sbiw	r28, 0x3e	; 62
     dfc:	ee 23       	and	r30, r30
     dfe:	c1 f6       	brne	.-80     	; 0xdb0 <main+0xce>
	/*
	 * initialize UART module to begin
	 * pass to it the address of the uart structure
	 * to substitute with its value in the init function
	 */
	UART_init(&uart);
     e00:	ce 01       	movw	r24, r28
     e02:	8f 58       	subi	r24, 0x8F	; 143
     e04:	9f 4f       	sbci	r25, 0xFF	; 255
     e06:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <UART_init>

	/*
	 * enable the interrupt bit in the SREG register
	 * to be ready for any interrupt occur
	 */
	SREG |= (1<<7);
     e0a:	af e5       	ldi	r26, 0x5F	; 95
     e0c:	b0 e0       	ldi	r27, 0x00	; 0
     e0e:	ef e5       	ldi	r30, 0x5F	; 95
     e10:	f0 e0       	ldi	r31, 0x00	; 0
     e12:	80 81       	ld	r24, Z
     e14:	80 68       	ori	r24, 0x80	; 128
     e16:	8c 93       	st	X, r24

	/*
	 * Initialize EEPROM module to begin
	 * to be ready to store any value in it
	 */
	EEPROM_init();
     e18:	0e 94 a5 0c 	call	0x194a	; 0x194a <EEPROM_init>
	/*
	 * Configure Buzzer pin as output pin
	 * set initial value to the Buzzer for beginning
	 * the program as off mode
	 */
	BUZZER_DIRECTION_PORT = SET_BIT(BUZZER_DIRECTION_PORT, BUZZER_PIN);
     e1c:	2a e3       	ldi	r18, 0x3A	; 58
     e1e:	30 e0       	ldi	r19, 0x00	; 0
     e20:	aa e3       	ldi	r26, 0x3A	; 58
     e22:	b0 e0       	ldi	r27, 0x00	; 0
     e24:	ea e3       	ldi	r30, 0x3A	; 58
     e26:	f0 e0       	ldi	r31, 0x00	; 0
     e28:	80 81       	ld	r24, Z
     e2a:	81 60       	ori	r24, 0x01	; 1
     e2c:	8c 93       	st	X, r24
     e2e:	8c 91       	ld	r24, X
     e30:	f9 01       	movw	r30, r18
     e32:	80 83       	st	Z, r24
	BUZZER_DATA_PORT = CLEAR_BIT(BUZZER_DATA_PORT, BUZZER_PIN);
     e34:	2b e3       	ldi	r18, 0x3B	; 59
     e36:	30 e0       	ldi	r19, 0x00	; 0
     e38:	ab e3       	ldi	r26, 0x3B	; 59
     e3a:	b0 e0       	ldi	r27, 0x00	; 0
     e3c:	eb e3       	ldi	r30, 0x3B	; 59
     e3e:	f0 e0       	ldi	r31, 0x00	; 0
     e40:	80 81       	ld	r24, Z
     e42:	8e 7f       	andi	r24, 0xFE	; 254
     e44:	8c 93       	st	X, r24
     e46:	8c 91       	ld	r24, X
     e48:	f9 01       	movw	r30, r18
     e4a:	80 83       	st	Z, r24
	/*
	 * Configure Motor pins as output pin
	 * set initial value to the motor pins
	 * for beginning the program as stop mode
	 */
	MOTOR_DIRECTION_PORT = SET_BIT(MOTOR_DIRECTION_PORT,MOTOR_PIN_IN1 );
     e4c:	2a e3       	ldi	r18, 0x3A	; 58
     e4e:	30 e0       	ldi	r19, 0x00	; 0
     e50:	aa e3       	ldi	r26, 0x3A	; 58
     e52:	b0 e0       	ldi	r27, 0x00	; 0
     e54:	ea e3       	ldi	r30, 0x3A	; 58
     e56:	f0 e0       	ldi	r31, 0x00	; 0
     e58:	80 81       	ld	r24, Z
     e5a:	88 60       	ori	r24, 0x08	; 8
     e5c:	8c 93       	st	X, r24
     e5e:	8c 91       	ld	r24, X
     e60:	f9 01       	movw	r30, r18
     e62:	80 83       	st	Z, r24
	MOTOR_DIRECTION_PORT = SET_BIT(MOTOR_DIRECTION_PORT,MOTOR_PIN_IN2 );
     e64:	2a e3       	ldi	r18, 0x3A	; 58
     e66:	30 e0       	ldi	r19, 0x00	; 0
     e68:	aa e3       	ldi	r26, 0x3A	; 58
     e6a:	b0 e0       	ldi	r27, 0x00	; 0
     e6c:	ea e3       	ldi	r30, 0x3A	; 58
     e6e:	f0 e0       	ldi	r31, 0x00	; 0
     e70:	80 81       	ld	r24, Z
     e72:	80 61       	ori	r24, 0x10	; 16
     e74:	8c 93       	st	X, r24
     e76:	8c 91       	ld	r24, X
     e78:	f9 01       	movw	r30, r18
     e7a:	80 83       	st	Z, r24

	MOTOR_DATA_PORT = CLEAR_BIT( MOTOR_DATA_PORT, MOTOR_PIN_IN2);
     e7c:	2b e3       	ldi	r18, 0x3B	; 59
     e7e:	30 e0       	ldi	r19, 0x00	; 0
     e80:	ab e3       	ldi	r26, 0x3B	; 59
     e82:	b0 e0       	ldi	r27, 0x00	; 0
     e84:	eb e3       	ldi	r30, 0x3B	; 59
     e86:	f0 e0       	ldi	r31, 0x00	; 0
     e88:	80 81       	ld	r24, Z
     e8a:	8f 7e       	andi	r24, 0xEF	; 239
     e8c:	8c 93       	st	X, r24
     e8e:	8c 91       	ld	r24, X
     e90:	f9 01       	movw	r30, r18
     e92:	80 83       	st	Z, r24
	MOTOR_DATA_PORT = CLEAR_BIT( MOTOR_DATA_PORT, MOTOR_PIN_IN1);
     e94:	2b e3       	ldi	r18, 0x3B	; 59
     e96:	30 e0       	ldi	r19, 0x00	; 0
     e98:	ab e3       	ldi	r26, 0x3B	; 59
     e9a:	b0 e0       	ldi	r27, 0x00	; 0
     e9c:	eb e3       	ldi	r30, 0x3B	; 59
     e9e:	f0 e0       	ldi	r31, 0x00	; 0
     ea0:	80 81       	ld	r24, Z
     ea2:	87 7f       	andi	r24, 0xF7	; 247
     ea4:	8c 93       	st	X, r24
     ea6:	8c 91       	ld	r24, X
     ea8:	f9 01       	movw	r30, r18
     eaa:	80 83       	st	Z, r24
	/*
	 * read the value in address FIRST_ADDRESS_TO_STORE_PASSWORD
	 * and store its value in a variable to check if
	 * it is first time to use the program or not
	 */
	EEPROM_readByte(FIRST_ADDRESS_TO_STORE_PASSWORD, &systemStarting);
     eac:	9e 01       	movw	r18, r28
     eae:	26 5a       	subi	r18, 0xA6	; 166
     eb0:	3f 4f       	sbci	r19, 0xFF	; 255
     eb2:	82 e1       	ldi	r24, 0x12	; 18
     eb4:	93 e0       	ldi	r25, 0x03	; 3
     eb6:	b9 01       	movw	r22, r18
     eb8:	0e 94 ef 0c 	call	0x19de	; 0x19de <EEPROM_readByte>

	/*
	 * if it is the first time to run the system
	 * the stored value in the address will be 0xff
	 */
	if(systemStarting == 0XFF)
     ebc:	fe 01       	movw	r30, r28
     ebe:	e6 5a       	subi	r30, 0xA6	; 166
     ec0:	ff 4f       	sbci	r31, 0xFF	; 255
     ec2:	80 81       	ld	r24, Z
     ec4:	8f 3f       	cpi	r24, 0xFF	; 255
     ec6:	09 f0       	breq	.+2      	; 0xeca <main+0x1e8>
     ec8:	fd c0       	rjmp	.+506    	; 0x10c4 <main+0x3e2>
	{
		/*
		 * wait for the HMI ECU to be ready to
		 * send the password to it byte by byte using UART
		 */
		while(UART_recieveByte() != ECU_READY){}
     eca:	0e 94 61 13 	call	0x26c2	; 0x26c2 <UART_recieveByte>
     ece:	80 31       	cpi	r24, 0x10	; 16
     ed0:	e1 f7       	brne	.-8      	; 0xeca <main+0x1e8>
		UART_sendByte(FIRST_TIME_TO_LOG_IN);
     ed2:	81 e0       	ldi	r24, 0x01	; 1
     ed4:	0e 94 4a 13 	call	0x2694	; 0x2694 <UART_sendByte>
		 * receive the password from the HMI ECU
		 * store it in array to be able to compare it with
		 * other entered passwords, then stored it in the EEPROM
		 */

		for(counter = INITIAL_VALUE; counter< PASSWORD_WIDTH; counter++)
     ed8:	fe 01       	movw	r30, r28
     eda:	e7 5a       	subi	r30, 0xA7	; 167
     edc:	ff 4f       	sbci	r31, 0xFF	; 255
     ede:	10 82       	st	Z, r1
     ee0:	e9 c0       	rjmp	.+466    	; 0x10b4 <main+0x3d2>
		{
			/*
			 * tell HMI ECU that control is ready to receive the
			 * password byte byte
			 */
			UART_sendByte(ECU_READY);
     ee2:	80 e1       	ldi	r24, 0x10	; 16
     ee4:	0e 94 4a 13 	call	0x2694	; 0x2694 <UART_sendByte>
			/*
			 *store byte byte in the array until fill
			 *store it with the password digits
			 */
			password_Stored[counter]= UART_recieveByte();
     ee8:	fe 01       	movw	r30, r28
     eea:	e7 5a       	subi	r30, 0xA7	; 167
     eec:	ff 4f       	sbci	r31, 0xFF	; 255
     eee:	80 81       	ld	r24, Z
     ef0:	08 2f       	mov	r16, r24
     ef2:	10 e0       	ldi	r17, 0x00	; 0
     ef4:	0e 94 61 13 	call	0x26c2	; 0x26c2 <UART_recieveByte>
     ef8:	28 2f       	mov	r18, r24
     efa:	ce 01       	movw	r24, r28
     efc:	85 5a       	subi	r24, 0xA5	; 165
     efe:	9f 4f       	sbci	r25, 0xFF	; 255
     f00:	fc 01       	movw	r30, r24
     f02:	e0 0f       	add	r30, r16
     f04:	f1 1f       	adc	r31, r17
     f06:	20 83       	st	Z, r18
			/*
			 * store the password in the EEPROM in required address
			 * in the EEPROM to avoid loss the entered password in
			 * other times to log in
			 */
			EEPROM_writeByte( (FIRST_ADDRESS_TO_STORE_PASSWORD | counter) , password_Stored[counter]);
     f08:	fe 01       	movw	r30, r28
     f0a:	e7 5a       	subi	r30, 0xA7	; 167
     f0c:	ff 4f       	sbci	r31, 0xFF	; 255
     f0e:	80 81       	ld	r24, Z
     f10:	88 2f       	mov	r24, r24
     f12:	90 e0       	ldi	r25, 0x00	; 0
     f14:	82 61       	ori	r24, 0x12	; 18
     f16:	93 60       	ori	r25, 0x03	; 3
     f18:	ac 01       	movw	r20, r24
     f1a:	fe 01       	movw	r30, r28
     f1c:	e7 5a       	subi	r30, 0xA7	; 167
     f1e:	ff 4f       	sbci	r31, 0xFF	; 255
     f20:	80 81       	ld	r24, Z
     f22:	28 2f       	mov	r18, r24
     f24:	30 e0       	ldi	r19, 0x00	; 0
     f26:	ce 01       	movw	r24, r28
     f28:	85 5a       	subi	r24, 0xA5	; 165
     f2a:	9f 4f       	sbci	r25, 0xFF	; 255
     f2c:	fc 01       	movw	r30, r24
     f2e:	e2 0f       	add	r30, r18
     f30:	f3 1f       	adc	r31, r19
     f32:	20 81       	ld	r18, Z
     f34:	ca 01       	movw	r24, r20
     f36:	62 2f       	mov	r22, r18
     f38:	0e 94 ae 0c 	call	0x195c	; 0x195c <EEPROM_writeByte>
     f3c:	fe 01       	movw	r30, r28
     f3e:	ef 5a       	subi	r30, 0xAF	; 175
     f40:	ff 4f       	sbci	r31, 0xFF	; 255
     f42:	80 e0       	ldi	r24, 0x00	; 0
     f44:	90 e0       	ldi	r25, 0x00	; 0
     f46:	a0 ea       	ldi	r26, 0xA0	; 160
     f48:	b2 e4       	ldi	r27, 0x42	; 66
     f4a:	80 83       	st	Z, r24
     f4c:	91 83       	std	Z+1, r25	; 0x01
     f4e:	a2 83       	std	Z+2, r26	; 0x02
     f50:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f52:	8e 01       	movw	r16, r28
     f54:	03 5b       	subi	r16, 0xB3	; 179
     f56:	1f 4f       	sbci	r17, 0xFF	; 255
     f58:	fe 01       	movw	r30, r28
     f5a:	ef 5a       	subi	r30, 0xAF	; 175
     f5c:	ff 4f       	sbci	r31, 0xFF	; 255
     f5e:	60 81       	ld	r22, Z
     f60:	71 81       	ldd	r23, Z+1	; 0x01
     f62:	82 81       	ldd	r24, Z+2	; 0x02
     f64:	93 81       	ldd	r25, Z+3	; 0x03
     f66:	20 e0       	ldi	r18, 0x00	; 0
     f68:	30 e0       	ldi	r19, 0x00	; 0
     f6a:	4a e7       	ldi	r20, 0x7A	; 122
     f6c:	53 e4       	ldi	r21, 0x43	; 67
     f6e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f72:	dc 01       	movw	r26, r24
     f74:	cb 01       	movw	r24, r22
     f76:	f8 01       	movw	r30, r16
     f78:	80 83       	st	Z, r24
     f7a:	91 83       	std	Z+1, r25	; 0x01
     f7c:	a2 83       	std	Z+2, r26	; 0x02
     f7e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     f80:	fe 01       	movw	r30, r28
     f82:	e3 5b       	subi	r30, 0xB3	; 179
     f84:	ff 4f       	sbci	r31, 0xFF	; 255
     f86:	60 81       	ld	r22, Z
     f88:	71 81       	ldd	r23, Z+1	; 0x01
     f8a:	82 81       	ldd	r24, Z+2	; 0x02
     f8c:	93 81       	ldd	r25, Z+3	; 0x03
     f8e:	20 e0       	ldi	r18, 0x00	; 0
     f90:	30 e0       	ldi	r19, 0x00	; 0
     f92:	40 e8       	ldi	r20, 0x80	; 128
     f94:	5f e3       	ldi	r21, 0x3F	; 63
     f96:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     f9a:	88 23       	and	r24, r24
     f9c:	44 f4       	brge	.+16     	; 0xfae <main+0x2cc>
		__ticks = 1;
     f9e:	fe 01       	movw	r30, r28
     fa0:	e5 5b       	subi	r30, 0xB5	; 181
     fa2:	ff 4f       	sbci	r31, 0xFF	; 255
     fa4:	81 e0       	ldi	r24, 0x01	; 1
     fa6:	90 e0       	ldi	r25, 0x00	; 0
     fa8:	91 83       	std	Z+1, r25	; 0x01
     faa:	80 83       	st	Z, r24
     fac:	64 c0       	rjmp	.+200    	; 0x1076 <main+0x394>
	else if (__tmp > 65535)
     fae:	fe 01       	movw	r30, r28
     fb0:	e3 5b       	subi	r30, 0xB3	; 179
     fb2:	ff 4f       	sbci	r31, 0xFF	; 255
     fb4:	60 81       	ld	r22, Z
     fb6:	71 81       	ldd	r23, Z+1	; 0x01
     fb8:	82 81       	ldd	r24, Z+2	; 0x02
     fba:	93 81       	ldd	r25, Z+3	; 0x03
     fbc:	20 e0       	ldi	r18, 0x00	; 0
     fbe:	3f ef       	ldi	r19, 0xFF	; 255
     fc0:	4f e7       	ldi	r20, 0x7F	; 127
     fc2:	57 e4       	ldi	r21, 0x47	; 71
     fc4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     fc8:	18 16       	cp	r1, r24
     fca:	0c f0       	brlt	.+2      	; 0xfce <main+0x2ec>
     fcc:	43 c0       	rjmp	.+134    	; 0x1054 <main+0x372>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     fce:	fe 01       	movw	r30, r28
     fd0:	ef 5a       	subi	r30, 0xAF	; 175
     fd2:	ff 4f       	sbci	r31, 0xFF	; 255
     fd4:	60 81       	ld	r22, Z
     fd6:	71 81       	ldd	r23, Z+1	; 0x01
     fd8:	82 81       	ldd	r24, Z+2	; 0x02
     fda:	93 81       	ldd	r25, Z+3	; 0x03
     fdc:	20 e0       	ldi	r18, 0x00	; 0
     fde:	30 e0       	ldi	r19, 0x00	; 0
     fe0:	40 e2       	ldi	r20, 0x20	; 32
     fe2:	51 e4       	ldi	r21, 0x41	; 65
     fe4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     fe8:	dc 01       	movw	r26, r24
     fea:	cb 01       	movw	r24, r22
     fec:	8e 01       	movw	r16, r28
     fee:	05 5b       	subi	r16, 0xB5	; 181
     ff0:	1f 4f       	sbci	r17, 0xFF	; 255
     ff2:	bc 01       	movw	r22, r24
     ff4:	cd 01       	movw	r24, r26
     ff6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     ffa:	dc 01       	movw	r26, r24
     ffc:	cb 01       	movw	r24, r22
     ffe:	f8 01       	movw	r30, r16
    1000:	91 83       	std	Z+1, r25	; 0x01
    1002:	80 83       	st	Z, r24
    1004:	1f c0       	rjmp	.+62     	; 0x1044 <main+0x362>
    1006:	fe 01       	movw	r30, r28
    1008:	e7 5b       	subi	r30, 0xB7	; 183
    100a:	ff 4f       	sbci	r31, 0xFF	; 255
    100c:	89 e1       	ldi	r24, 0x19	; 25
    100e:	90 e0       	ldi	r25, 0x00	; 0
    1010:	91 83       	std	Z+1, r25	; 0x01
    1012:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1014:	fe 01       	movw	r30, r28
    1016:	e7 5b       	subi	r30, 0xB7	; 183
    1018:	ff 4f       	sbci	r31, 0xFF	; 255
    101a:	80 81       	ld	r24, Z
    101c:	91 81       	ldd	r25, Z+1	; 0x01
    101e:	01 97       	sbiw	r24, 0x01	; 1
    1020:	f1 f7       	brne	.-4      	; 0x101e <main+0x33c>
    1022:	fe 01       	movw	r30, r28
    1024:	e7 5b       	subi	r30, 0xB7	; 183
    1026:	ff 4f       	sbci	r31, 0xFF	; 255
    1028:	91 83       	std	Z+1, r25	; 0x01
    102a:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    102c:	de 01       	movw	r26, r28
    102e:	a5 5b       	subi	r26, 0xB5	; 181
    1030:	bf 4f       	sbci	r27, 0xFF	; 255
    1032:	fe 01       	movw	r30, r28
    1034:	e5 5b       	subi	r30, 0xB5	; 181
    1036:	ff 4f       	sbci	r31, 0xFF	; 255
    1038:	80 81       	ld	r24, Z
    103a:	91 81       	ldd	r25, Z+1	; 0x01
    103c:	01 97       	sbiw	r24, 0x01	; 1
    103e:	11 96       	adiw	r26, 0x01	; 1
    1040:	9c 93       	st	X, r25
    1042:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1044:	fe 01       	movw	r30, r28
    1046:	e5 5b       	subi	r30, 0xB5	; 181
    1048:	ff 4f       	sbci	r31, 0xFF	; 255
    104a:	80 81       	ld	r24, Z
    104c:	91 81       	ldd	r25, Z+1	; 0x01
    104e:	00 97       	sbiw	r24, 0x00	; 0
    1050:	d1 f6       	brne	.-76     	; 0x1006 <main+0x324>
    1052:	27 c0       	rjmp	.+78     	; 0x10a2 <main+0x3c0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1054:	8e 01       	movw	r16, r28
    1056:	05 5b       	subi	r16, 0xB5	; 181
    1058:	1f 4f       	sbci	r17, 0xFF	; 255
    105a:	fe 01       	movw	r30, r28
    105c:	e3 5b       	subi	r30, 0xB3	; 179
    105e:	ff 4f       	sbci	r31, 0xFF	; 255
    1060:	60 81       	ld	r22, Z
    1062:	71 81       	ldd	r23, Z+1	; 0x01
    1064:	82 81       	ldd	r24, Z+2	; 0x02
    1066:	93 81       	ldd	r25, Z+3	; 0x03
    1068:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    106c:	dc 01       	movw	r26, r24
    106e:	cb 01       	movw	r24, r22
    1070:	f8 01       	movw	r30, r16
    1072:	91 83       	std	Z+1, r25	; 0x01
    1074:	80 83       	st	Z, r24
    1076:	de 01       	movw	r26, r28
    1078:	a9 5b       	subi	r26, 0xB9	; 185
    107a:	bf 4f       	sbci	r27, 0xFF	; 255
    107c:	fe 01       	movw	r30, r28
    107e:	e5 5b       	subi	r30, 0xB5	; 181
    1080:	ff 4f       	sbci	r31, 0xFF	; 255
    1082:	80 81       	ld	r24, Z
    1084:	91 81       	ldd	r25, Z+1	; 0x01
    1086:	8d 93       	st	X+, r24
    1088:	9c 93       	st	X, r25
    108a:	fe 01       	movw	r30, r28
    108c:	e9 5b       	subi	r30, 0xB9	; 185
    108e:	ff 4f       	sbci	r31, 0xFF	; 255
    1090:	80 81       	ld	r24, Z
    1092:	91 81       	ldd	r25, Z+1	; 0x01
    1094:	01 97       	sbiw	r24, 0x01	; 1
    1096:	f1 f7       	brne	.-4      	; 0x1094 <main+0x3b2>
    1098:	fe 01       	movw	r30, r28
    109a:	e9 5b       	subi	r30, 0xB9	; 185
    109c:	ff 4f       	sbci	r31, 0xFF	; 255
    109e:	91 83       	std	Z+1, r25	; 0x01
    10a0:	80 83       	st	Z, r24
		 * receive the password from the HMI ECU
		 * store it in array to be able to compare it with
		 * other entered passwords, then stored it in the EEPROM
		 */

		for(counter = INITIAL_VALUE; counter< PASSWORD_WIDTH; counter++)
    10a2:	de 01       	movw	r26, r28
    10a4:	a7 5a       	subi	r26, 0xA7	; 167
    10a6:	bf 4f       	sbci	r27, 0xFF	; 255
    10a8:	fe 01       	movw	r30, r28
    10aa:	e7 5a       	subi	r30, 0xA7	; 167
    10ac:	ff 4f       	sbci	r31, 0xFF	; 255
    10ae:	80 81       	ld	r24, Z
    10b0:	8f 5f       	subi	r24, 0xFF	; 255
    10b2:	8c 93       	st	X, r24
    10b4:	fe 01       	movw	r30, r28
    10b6:	e7 5a       	subi	r30, 0xA7	; 167
    10b8:	ff 4f       	sbci	r31, 0xFF	; 255
    10ba:	80 81       	ld	r24, Z
    10bc:	85 30       	cpi	r24, 0x05	; 5
    10be:	08 f4       	brcc	.+2      	; 0x10c2 <main+0x3e0>
    10c0:	10 cf       	rjmp	.-480    	; 0xee2 <main+0x200>
    10c2:	07 c0       	rjmp	.+14     	; 0x10d2 <main+0x3f0>
	{
		/*
		 * wait for the HMI ECU to be ready to
		 * send the password to it byte by byte using UART
		 */
		while(UART_recieveByte() != ECU_READY){}
    10c4:	0e 94 61 13 	call	0x26c2	; 0x26c2 <UART_recieveByte>
    10c8:	80 31       	cpi	r24, 0x10	; 16
    10ca:	e1 f7       	brne	.-8      	; 0x10c4 <main+0x3e2>
		UART_sendByte(ANY_TIME_TO_LOG_IN);
    10cc:	80 e0       	ldi	r24, 0x00	; 0
    10ce:	0e 94 4a 13 	call	0x2694	; 0x2694 <UART_sendByte>

		/*
		 * tell HMI ECU that control is ready to receive the
		 * selected option byte
		 */
		UART_sendByte(ECU_READY);
    10d2:	80 e1       	ldi	r24, 0x10	; 16
    10d4:	0e 94 4a 13 	call	0x2694	; 0x2694 <UART_sendByte>
		/*
		 * store the received decision in a variable to
		 * check if it is required to do first choice
		 * or to do second choice
		 */
		decision = UART_recieveByte();
    10d8:	0e 94 61 13 	call	0x26c2	; 0x26c2 <UART_recieveByte>
    10dc:	fe 01       	movw	r30, r28
    10de:	e9 5a       	subi	r30, 0xA9	; 169
    10e0:	ff 4f       	sbci	r31, 0xFF	; 255
    10e2:	80 83       	st	Z, r24

		/*
		 * option to change the password if the selected
		 * option is first choice
		 */
		if(decision == CHOICE_1)
    10e4:	fe 01       	movw	r30, r28
    10e6:	e9 5a       	subi	r30, 0xA9	; 169
    10e8:	ff 4f       	sbci	r31, 0xFF	; 255
    10ea:	80 81       	ld	r24, Z
    10ec:	81 30       	cpi	r24, 0x01	; 1
    10ee:	09 f0       	breq	.+2      	; 0x10f2 <main+0x410>
    10f0:	6c c2       	rjmp	.+1240   	; 0x15ca <main+0x8e8>
				/*
				 *receive the required password to store in the non-volatile memory
				 *store it in an array at first
				 */

				for(counter = INITIAL_VALUE; counter< PASSWORD_WIDTH; counter++)
    10f2:	fe 01       	movw	r30, r28
    10f4:	e7 5a       	subi	r30, 0xA7	; 167
    10f6:	ff 4f       	sbci	r31, 0xFF	; 255
    10f8:	10 82       	st	Z, r1
    10fa:	a1 c0       	rjmp	.+322    	; 0x123e <main+0x55c>
				{
					/*
					 * tell HMI ECU that control is ready to receive the
					 * password byte byte
					 */
					UART_sendByte(ECU_READY);
    10fc:	80 e1       	ldi	r24, 0x10	; 16
    10fe:	0e 94 4a 13 	call	0x2694	; 0x2694 <UART_sendByte>
					/*
					 *store byte byte in the array until fill
					 *store it with the password digits
					 */
					password_compare[counter]= UART_recieveByte();
    1102:	fe 01       	movw	r30, r28
    1104:	e7 5a       	subi	r30, 0xA7	; 167
    1106:	ff 4f       	sbci	r31, 0xFF	; 255
    1108:	80 81       	ld	r24, Z
    110a:	08 2f       	mov	r16, r24
    110c:	10 e0       	ldi	r17, 0x00	; 0
    110e:	0e 94 61 13 	call	0x26c2	; 0x26c2 <UART_recieveByte>
    1112:	28 2f       	mov	r18, r24
    1114:	ce 01       	movw	r24, r28
    1116:	80 5a       	subi	r24, 0xA0	; 160
    1118:	9f 4f       	sbci	r25, 0xFF	; 255
    111a:	fc 01       	movw	r30, r24
    111c:	e0 0f       	add	r30, r16
    111e:	f1 1f       	adc	r31, r17
    1120:	20 83       	st	Z, r18
    1122:	fe 01       	movw	r30, r28
    1124:	ed 5b       	subi	r30, 0xBD	; 189
    1126:	ff 4f       	sbci	r31, 0xFF	; 255
    1128:	80 e0       	ldi	r24, 0x00	; 0
    112a:	90 e0       	ldi	r25, 0x00	; 0
    112c:	a0 ea       	ldi	r26, 0xA0	; 160
    112e:	b2 e4       	ldi	r27, 0x42	; 66
    1130:	80 83       	st	Z, r24
    1132:	91 83       	std	Z+1, r25	; 0x01
    1134:	a2 83       	std	Z+2, r26	; 0x02
    1136:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1138:	8e 01       	movw	r16, r28
    113a:	01 5c       	subi	r16, 0xC1	; 193
    113c:	1f 4f       	sbci	r17, 0xFF	; 255
    113e:	fe 01       	movw	r30, r28
    1140:	ed 5b       	subi	r30, 0xBD	; 189
    1142:	ff 4f       	sbci	r31, 0xFF	; 255
    1144:	60 81       	ld	r22, Z
    1146:	71 81       	ldd	r23, Z+1	; 0x01
    1148:	82 81       	ldd	r24, Z+2	; 0x02
    114a:	93 81       	ldd	r25, Z+3	; 0x03
    114c:	20 e0       	ldi	r18, 0x00	; 0
    114e:	30 e0       	ldi	r19, 0x00	; 0
    1150:	4a e7       	ldi	r20, 0x7A	; 122
    1152:	53 e4       	ldi	r21, 0x43	; 67
    1154:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1158:	dc 01       	movw	r26, r24
    115a:	cb 01       	movw	r24, r22
    115c:	f8 01       	movw	r30, r16
    115e:	80 83       	st	Z, r24
    1160:	91 83       	std	Z+1, r25	; 0x01
    1162:	a2 83       	std	Z+2, r26	; 0x02
    1164:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1166:	fe 01       	movw	r30, r28
    1168:	ff 96       	adiw	r30, 0x3f	; 63
    116a:	60 81       	ld	r22, Z
    116c:	71 81       	ldd	r23, Z+1	; 0x01
    116e:	82 81       	ldd	r24, Z+2	; 0x02
    1170:	93 81       	ldd	r25, Z+3	; 0x03
    1172:	20 e0       	ldi	r18, 0x00	; 0
    1174:	30 e0       	ldi	r19, 0x00	; 0
    1176:	40 e8       	ldi	r20, 0x80	; 128
    1178:	5f e3       	ldi	r21, 0x3F	; 63
    117a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    117e:	88 23       	and	r24, r24
    1180:	2c f4       	brge	.+10     	; 0x118c <main+0x4aa>
		__ticks = 1;
    1182:	81 e0       	ldi	r24, 0x01	; 1
    1184:	90 e0       	ldi	r25, 0x00	; 0
    1186:	9e af       	std	Y+62, r25	; 0x3e
    1188:	8d af       	std	Y+61, r24	; 0x3d
    118a:	46 c0       	rjmp	.+140    	; 0x1218 <main+0x536>
	else if (__tmp > 65535)
    118c:	fe 01       	movw	r30, r28
    118e:	ff 96       	adiw	r30, 0x3f	; 63
    1190:	60 81       	ld	r22, Z
    1192:	71 81       	ldd	r23, Z+1	; 0x01
    1194:	82 81       	ldd	r24, Z+2	; 0x02
    1196:	93 81       	ldd	r25, Z+3	; 0x03
    1198:	20 e0       	ldi	r18, 0x00	; 0
    119a:	3f ef       	ldi	r19, 0xFF	; 255
    119c:	4f e7       	ldi	r20, 0x7F	; 127
    119e:	57 e4       	ldi	r21, 0x47	; 71
    11a0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    11a4:	18 16       	cp	r1, r24
    11a6:	64 f5       	brge	.+88     	; 0x1200 <main+0x51e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    11a8:	fe 01       	movw	r30, r28
    11aa:	ed 5b       	subi	r30, 0xBD	; 189
    11ac:	ff 4f       	sbci	r31, 0xFF	; 255
    11ae:	60 81       	ld	r22, Z
    11b0:	71 81       	ldd	r23, Z+1	; 0x01
    11b2:	82 81       	ldd	r24, Z+2	; 0x02
    11b4:	93 81       	ldd	r25, Z+3	; 0x03
    11b6:	20 e0       	ldi	r18, 0x00	; 0
    11b8:	30 e0       	ldi	r19, 0x00	; 0
    11ba:	40 e2       	ldi	r20, 0x20	; 32
    11bc:	51 e4       	ldi	r21, 0x41	; 65
    11be:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11c2:	dc 01       	movw	r26, r24
    11c4:	cb 01       	movw	r24, r22
    11c6:	bc 01       	movw	r22, r24
    11c8:	cd 01       	movw	r24, r26
    11ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11ce:	dc 01       	movw	r26, r24
    11d0:	cb 01       	movw	r24, r22
    11d2:	9e af       	std	Y+62, r25	; 0x3e
    11d4:	8d af       	std	Y+61, r24	; 0x3d
    11d6:	0f c0       	rjmp	.+30     	; 0x11f6 <main+0x514>
    11d8:	89 e1       	ldi	r24, 0x19	; 25
    11da:	90 e0       	ldi	r25, 0x00	; 0
    11dc:	9c af       	std	Y+60, r25	; 0x3c
    11de:	8b af       	std	Y+59, r24	; 0x3b
    11e0:	8b ad       	ldd	r24, Y+59	; 0x3b
    11e2:	9c ad       	ldd	r25, Y+60	; 0x3c
    11e4:	01 97       	sbiw	r24, 0x01	; 1
    11e6:	f1 f7       	brne	.-4      	; 0x11e4 <main+0x502>
    11e8:	9c af       	std	Y+60, r25	; 0x3c
    11ea:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    11ec:	8d ad       	ldd	r24, Y+61	; 0x3d
    11ee:	9e ad       	ldd	r25, Y+62	; 0x3e
    11f0:	01 97       	sbiw	r24, 0x01	; 1
    11f2:	9e af       	std	Y+62, r25	; 0x3e
    11f4:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    11f6:	8d ad       	ldd	r24, Y+61	; 0x3d
    11f8:	9e ad       	ldd	r25, Y+62	; 0x3e
    11fa:	00 97       	sbiw	r24, 0x00	; 0
    11fc:	69 f7       	brne	.-38     	; 0x11d8 <main+0x4f6>
    11fe:	16 c0       	rjmp	.+44     	; 0x122c <main+0x54a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1200:	fe 01       	movw	r30, r28
    1202:	ff 96       	adiw	r30, 0x3f	; 63
    1204:	60 81       	ld	r22, Z
    1206:	71 81       	ldd	r23, Z+1	; 0x01
    1208:	82 81       	ldd	r24, Z+2	; 0x02
    120a:	93 81       	ldd	r25, Z+3	; 0x03
    120c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1210:	dc 01       	movw	r26, r24
    1212:	cb 01       	movw	r24, r22
    1214:	9e af       	std	Y+62, r25	; 0x3e
    1216:	8d af       	std	Y+61, r24	; 0x3d
    1218:	8d ad       	ldd	r24, Y+61	; 0x3d
    121a:	9e ad       	ldd	r25, Y+62	; 0x3e
    121c:	9a af       	std	Y+58, r25	; 0x3a
    121e:	89 af       	std	Y+57, r24	; 0x39
    1220:	89 ad       	ldd	r24, Y+57	; 0x39
    1222:	9a ad       	ldd	r25, Y+58	; 0x3a
    1224:	01 97       	sbiw	r24, 0x01	; 1
    1226:	f1 f7       	brne	.-4      	; 0x1224 <main+0x542>
    1228:	9a af       	std	Y+58, r25	; 0x3a
    122a:	89 af       	std	Y+57, r24	; 0x39
				/*
				 *receive the required password to store in the non-volatile memory
				 *store it in an array at first
				 */

				for(counter = INITIAL_VALUE; counter< PASSWORD_WIDTH; counter++)
    122c:	de 01       	movw	r26, r28
    122e:	a7 5a       	subi	r26, 0xA7	; 167
    1230:	bf 4f       	sbci	r27, 0xFF	; 255
    1232:	fe 01       	movw	r30, r28
    1234:	e7 5a       	subi	r30, 0xA7	; 167
    1236:	ff 4f       	sbci	r31, 0xFF	; 255
    1238:	80 81       	ld	r24, Z
    123a:	8f 5f       	subi	r24, 0xFF	; 255
    123c:	8c 93       	st	X, r24
    123e:	fe 01       	movw	r30, r28
    1240:	e7 5a       	subi	r30, 0xA7	; 167
    1242:	ff 4f       	sbci	r31, 0xFF	; 255
    1244:	80 81       	ld	r24, Z
    1246:	85 30       	cpi	r24, 0x05	; 5
    1248:	08 f4       	brcc	.+2      	; 0x124c <main+0x56a>
    124a:	58 cf       	rjmp	.-336    	; 0x10fc <main+0x41a>
				 *read the stored password from the EEPROM digit by digit
				 *storing the digit in the a variable
				 *storing the store it in the array
				 *delay some time to give chance for the EEPROM to read values
				 */
				for (counter = INITIAL_VALUE; counter < PASSWORD_WIDTH; counter++)
    124c:	fe 01       	movw	r30, r28
    124e:	e7 5a       	subi	r30, 0xA7	; 167
    1250:	ff 4f       	sbci	r31, 0xFF	; 255
    1252:	10 82       	st	Z, r1
    1254:	9a c0       	rjmp	.+308    	; 0x138a <main+0x6a8>
				{

					EEPROM_readByte( (FIRST_ADDRESS_TO_STORE_PASSWORD | counter) , &compare );
    1256:	fe 01       	movw	r30, r28
    1258:	e7 5a       	subi	r30, 0xA7	; 167
    125a:	ff 4f       	sbci	r31, 0xFF	; 255
    125c:	80 81       	ld	r24, Z
    125e:	88 2f       	mov	r24, r24
    1260:	90 e0       	ldi	r25, 0x00	; 0
    1262:	82 61       	ori	r24, 0x12	; 18
    1264:	93 60       	ori	r25, 0x03	; 3
    1266:	9e 01       	movw	r18, r28
    1268:	2b 59       	subi	r18, 0x9B	; 155
    126a:	3f 4f       	sbci	r19, 0xFF	; 255
    126c:	b9 01       	movw	r22, r18
    126e:	0e 94 ef 0c 	call	0x19de	; 0x19de <EEPROM_readByte>

					password_Stored[counter]= compare;
    1272:	fe 01       	movw	r30, r28
    1274:	e7 5a       	subi	r30, 0xA7	; 167
    1276:	ff 4f       	sbci	r31, 0xFF	; 255
    1278:	80 81       	ld	r24, Z
    127a:	28 2f       	mov	r18, r24
    127c:	30 e0       	ldi	r19, 0x00	; 0
    127e:	fe 01       	movw	r30, r28
    1280:	eb 59       	subi	r30, 0x9B	; 155
    1282:	ff 4f       	sbci	r31, 0xFF	; 255
    1284:	40 81       	ld	r20, Z
    1286:	ce 01       	movw	r24, r28
    1288:	85 5a       	subi	r24, 0xA5	; 165
    128a:	9f 4f       	sbci	r25, 0xFF	; 255
    128c:	fc 01       	movw	r30, r24
    128e:	e2 0f       	add	r30, r18
    1290:	f3 1f       	adc	r31, r19
    1292:	40 83       	st	Z, r20
    1294:	80 e0       	ldi	r24, 0x00	; 0
    1296:	90 e0       	ldi	r25, 0x00	; 0
    1298:	a0 ea       	ldi	r26, 0xA0	; 160
    129a:	b2 e4       	ldi	r27, 0x42	; 66
    129c:	8d ab       	std	Y+53, r24	; 0x35
    129e:	9e ab       	std	Y+54, r25	; 0x36
    12a0:	af ab       	std	Y+55, r26	; 0x37
    12a2:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12a4:	6d a9       	ldd	r22, Y+53	; 0x35
    12a6:	7e a9       	ldd	r23, Y+54	; 0x36
    12a8:	8f a9       	ldd	r24, Y+55	; 0x37
    12aa:	98 ad       	ldd	r25, Y+56	; 0x38
    12ac:	20 e0       	ldi	r18, 0x00	; 0
    12ae:	30 e0       	ldi	r19, 0x00	; 0
    12b0:	4a e7       	ldi	r20, 0x7A	; 122
    12b2:	53 e4       	ldi	r21, 0x43	; 67
    12b4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12b8:	dc 01       	movw	r26, r24
    12ba:	cb 01       	movw	r24, r22
    12bc:	89 ab       	std	Y+49, r24	; 0x31
    12be:	9a ab       	std	Y+50, r25	; 0x32
    12c0:	ab ab       	std	Y+51, r26	; 0x33
    12c2:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    12c4:	69 a9       	ldd	r22, Y+49	; 0x31
    12c6:	7a a9       	ldd	r23, Y+50	; 0x32
    12c8:	8b a9       	ldd	r24, Y+51	; 0x33
    12ca:	9c a9       	ldd	r25, Y+52	; 0x34
    12cc:	20 e0       	ldi	r18, 0x00	; 0
    12ce:	30 e0       	ldi	r19, 0x00	; 0
    12d0:	40 e8       	ldi	r20, 0x80	; 128
    12d2:	5f e3       	ldi	r21, 0x3F	; 63
    12d4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    12d8:	88 23       	and	r24, r24
    12da:	2c f4       	brge	.+10     	; 0x12e6 <main+0x604>
		__ticks = 1;
    12dc:	81 e0       	ldi	r24, 0x01	; 1
    12de:	90 e0       	ldi	r25, 0x00	; 0
    12e0:	98 ab       	std	Y+48, r25	; 0x30
    12e2:	8f a7       	std	Y+47, r24	; 0x2f
    12e4:	3f c0       	rjmp	.+126    	; 0x1364 <main+0x682>
	else if (__tmp > 65535)
    12e6:	69 a9       	ldd	r22, Y+49	; 0x31
    12e8:	7a a9       	ldd	r23, Y+50	; 0x32
    12ea:	8b a9       	ldd	r24, Y+51	; 0x33
    12ec:	9c a9       	ldd	r25, Y+52	; 0x34
    12ee:	20 e0       	ldi	r18, 0x00	; 0
    12f0:	3f ef       	ldi	r19, 0xFF	; 255
    12f2:	4f e7       	ldi	r20, 0x7F	; 127
    12f4:	57 e4       	ldi	r21, 0x47	; 71
    12f6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    12fa:	18 16       	cp	r1, r24
    12fc:	4c f5       	brge	.+82     	; 0x1350 <main+0x66e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    12fe:	6d a9       	ldd	r22, Y+53	; 0x35
    1300:	7e a9       	ldd	r23, Y+54	; 0x36
    1302:	8f a9       	ldd	r24, Y+55	; 0x37
    1304:	98 ad       	ldd	r25, Y+56	; 0x38
    1306:	20 e0       	ldi	r18, 0x00	; 0
    1308:	30 e0       	ldi	r19, 0x00	; 0
    130a:	40 e2       	ldi	r20, 0x20	; 32
    130c:	51 e4       	ldi	r21, 0x41	; 65
    130e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1312:	dc 01       	movw	r26, r24
    1314:	cb 01       	movw	r24, r22
    1316:	bc 01       	movw	r22, r24
    1318:	cd 01       	movw	r24, r26
    131a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    131e:	dc 01       	movw	r26, r24
    1320:	cb 01       	movw	r24, r22
    1322:	98 ab       	std	Y+48, r25	; 0x30
    1324:	8f a7       	std	Y+47, r24	; 0x2f
    1326:	0f c0       	rjmp	.+30     	; 0x1346 <main+0x664>
    1328:	89 e1       	ldi	r24, 0x19	; 25
    132a:	90 e0       	ldi	r25, 0x00	; 0
    132c:	9e a7       	std	Y+46, r25	; 0x2e
    132e:	8d a7       	std	Y+45, r24	; 0x2d
    1330:	8d a5       	ldd	r24, Y+45	; 0x2d
    1332:	9e a5       	ldd	r25, Y+46	; 0x2e
    1334:	01 97       	sbiw	r24, 0x01	; 1
    1336:	f1 f7       	brne	.-4      	; 0x1334 <main+0x652>
    1338:	9e a7       	std	Y+46, r25	; 0x2e
    133a:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    133c:	8f a5       	ldd	r24, Y+47	; 0x2f
    133e:	98 a9       	ldd	r25, Y+48	; 0x30
    1340:	01 97       	sbiw	r24, 0x01	; 1
    1342:	98 ab       	std	Y+48, r25	; 0x30
    1344:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1346:	8f a5       	ldd	r24, Y+47	; 0x2f
    1348:	98 a9       	ldd	r25, Y+48	; 0x30
    134a:	00 97       	sbiw	r24, 0x00	; 0
    134c:	69 f7       	brne	.-38     	; 0x1328 <main+0x646>
    134e:	14 c0       	rjmp	.+40     	; 0x1378 <main+0x696>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1350:	69 a9       	ldd	r22, Y+49	; 0x31
    1352:	7a a9       	ldd	r23, Y+50	; 0x32
    1354:	8b a9       	ldd	r24, Y+51	; 0x33
    1356:	9c a9       	ldd	r25, Y+52	; 0x34
    1358:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    135c:	dc 01       	movw	r26, r24
    135e:	cb 01       	movw	r24, r22
    1360:	98 ab       	std	Y+48, r25	; 0x30
    1362:	8f a7       	std	Y+47, r24	; 0x2f
    1364:	8f a5       	ldd	r24, Y+47	; 0x2f
    1366:	98 a9       	ldd	r25, Y+48	; 0x30
    1368:	9c a7       	std	Y+44, r25	; 0x2c
    136a:	8b a7       	std	Y+43, r24	; 0x2b
    136c:	8b a5       	ldd	r24, Y+43	; 0x2b
    136e:	9c a5       	ldd	r25, Y+44	; 0x2c
    1370:	01 97       	sbiw	r24, 0x01	; 1
    1372:	f1 f7       	brne	.-4      	; 0x1370 <main+0x68e>
    1374:	9c a7       	std	Y+44, r25	; 0x2c
    1376:	8b a7       	std	Y+43, r24	; 0x2b
				 *read the stored password from the EEPROM digit by digit
				 *storing the digit in the a variable
				 *storing the store it in the array
				 *delay some time to give chance for the EEPROM to read values
				 */
				for (counter = INITIAL_VALUE; counter < PASSWORD_WIDTH; counter++)
    1378:	de 01       	movw	r26, r28
    137a:	a7 5a       	subi	r26, 0xA7	; 167
    137c:	bf 4f       	sbci	r27, 0xFF	; 255
    137e:	fe 01       	movw	r30, r28
    1380:	e7 5a       	subi	r30, 0xA7	; 167
    1382:	ff 4f       	sbci	r31, 0xFF	; 255
    1384:	80 81       	ld	r24, Z
    1386:	8f 5f       	subi	r24, 0xFF	; 255
    1388:	8c 93       	st	X, r24
    138a:	fe 01       	movw	r30, r28
    138c:	e7 5a       	subi	r30, 0xA7	; 167
    138e:	ff 4f       	sbci	r31, 0xFF	; 255
    1390:	80 81       	ld	r24, Z
    1392:	85 30       	cpi	r24, 0x05	; 5
    1394:	08 f4       	brcc	.+2      	; 0x1398 <main+0x6b6>
    1396:	5f cf       	rjmp	.-322    	; 0x1256 <main+0x574>
				 * passwords has been filled from the user inputs and stored password
				 * from EEPROM
				 * send them to the password_checkMismatch function to check if
				 * there is mismatch between them them or not
				 */
				pass_match= password_checkMismatch(password_Stored, password_compare);
    1398:	ce 01       	movw	r24, r28
    139a:	85 5a       	subi	r24, 0xA5	; 165
    139c:	9f 4f       	sbci	r25, 0xFF	; 255
    139e:	9e 01       	movw	r18, r28
    13a0:	20 5a       	subi	r18, 0xA0	; 160
    13a2:	3f 4f       	sbci	r19, 0xFF	; 255
    13a4:	b9 01       	movw	r22, r18
    13a6:	0e 94 a3 05 	call	0xb46	; 0xb46 <password_checkMismatch>
    13aa:	fe 01       	movw	r30, r28
    13ac:	e8 5a       	subi	r30, 0xA8	; 168
    13ae:	ff 4f       	sbci	r31, 0xFF	; 255
    13b0:	80 83       	st	Z, r24


				/*
				 * Actions if there is a mismatch between the two entered passwords
				 */
				if(pass_match == MISMATCH)
    13b2:	fe 01       	movw	r30, r28
    13b4:	e8 5a       	subi	r30, 0xA8	; 168
    13b6:	ff 4f       	sbci	r31, 0xFF	; 255
    13b8:	80 81       	ld	r24, Z
    13ba:	81 30       	cpi	r24, 0x01	; 1
    13bc:	79 f5       	brne	.+94     	; 0x141c <main+0x73a>
				{
					/*
					 * wait for the HMI ECU to be ready to
					 * send the password to it byte by byte using UART
					 */
					while(UART_recieveByte() != ECU_READY){}
    13be:	0e 94 61 13 	call	0x26c2	; 0x26c2 <UART_recieveByte>
    13c2:	80 31       	cpi	r24, 0x10	; 16
    13c4:	e1 f7       	brne	.-8      	; 0x13be <main+0x6dc>
					UART_sendByte(pass_match);
    13c6:	fe 01       	movw	r30, r28
    13c8:	e8 5a       	subi	r30, 0xA8	; 168
    13ca:	ff 4f       	sbci	r31, 0xFF	; 255
    13cc:	80 81       	ld	r24, Z
    13ce:	0e 94 4a 13 	call	0x2694	; 0x2694 <UART_sendByte>

					/*
					 *increment the danger_error to be indicator for number of
					 *valid tries to let the user be able to enter the pass
					 */
					danger_error++;
    13d2:	de 01       	movw	r26, r28
    13d4:	aa 5a       	subi	r26, 0xAA	; 170
    13d6:	bf 4f       	sbci	r27, 0xFF	; 255
    13d8:	fe 01       	movw	r30, r28
    13da:	ea 5a       	subi	r30, 0xAA	; 170
    13dc:	ff 4f       	sbci	r31, 0xFF	; 255
    13de:	80 81       	ld	r24, Z
    13e0:	8f 5f       	subi	r24, 0xFF	; 255
    13e2:	8c 93       	st	X, r24
					 */

					/******************************************************************************************
					 *                                THIEF MODE in STAGE (3-1)
					 *****************************************************************************************/
					if(danger_error == ALLOWED_TRIES_TO_ENTER_PASSWORD)
    13e4:	fe 01       	movw	r30, r28
    13e6:	ea 5a       	subi	r30, 0xAA	; 170
    13e8:	ff 4f       	sbci	r31, 0xFF	; 255
    13ea:	80 81       	ld	r24, Z
    13ec:	83 30       	cpi	r24, 0x03	; 3
    13ee:	b1 f4       	brne	.+44     	; 0x141c <main+0x73a>
						/*
						 * call the function Timer_setCallBack and give it
						 * the address of function timerdanger to force the timer ISR
						 * to call this function every interrupt occur, "every one second"
						 */
						Timer_setCallBack(timerDanger, Timer1);
    13f0:	85 e3       	ldi	r24, 0x35	; 53
    13f2:	96 e0       	ldi	r25, 0x06	; 6
    13f4:	61 e0       	ldi	r22, 0x01	; 1
    13f6:	0e 94 e7 11 	call	0x23ce	; 0x23ce <Timer_setCallBack>
						 * Start the timer to count
						 * give it the address of the declared structure
						 * to put its values in the initialization function
						 * in the entire registers of the timer
						 */
						Timer_init(&timer);
    13fa:	ce 01       	movw	r24, r28
    13fc:	8a 59       	subi	r24, 0x9A	; 154
    13fe:	9f 4f       	sbci	r25, 0xFF	; 255
    1400:	0e 94 5b 0f 	call	0x1eb6	; 0x1eb6 <Timer_init>
						/*
						 *pooling to hold the whole program until the thief event finished
						 * to make all peripherals keyPad , LCD pooled with no work
						 * until the action of Buzzer ends successfully
						 */
						while(g_holdSystem != RESUME_SYSTEM){}
    1404:	80 91 68 00 	lds	r24, 0x0068
    1408:	88 23       	and	r24, r24
    140a:	e1 f7       	brne	.-8      	; 0x1404 <main+0x722>
						/*
						 * return the state of the g_holdSystem to be hold again
						 * after being RESUME to be ready for any required
						 * action to hold the system again
						 */
						g_holdSystem = HOLD_SYSTEM;
    140c:	81 e0       	ldi	r24, 0x01	; 1
    140e:	80 93 68 00 	sts	0x0068, r24
						/*
						 * change the state of the restart main program to TRUE state
						 * to terminate from the while loop and make
						 * the force the program to start from the basic options
						 */
						restart_mainProgram = TRUE;
    1412:	fe 01       	movw	r30, r28
    1414:	eb 5a       	subi	r30, 0xAB	; 171
    1416:	ff 4f       	sbci	r31, 0xFF	; 255
    1418:	81 e0       	ldi	r24, 0x01	; 1
    141a:	80 83       	st	Z, r24

					}/*end of danger_error condition*/

				}/*End of pass_match condition*/

			}while( (pass_match== MISMATCH) && restart_mainProgram == FALSE);
    141c:	fe 01       	movw	r30, r28
    141e:	e8 5a       	subi	r30, 0xA8	; 168
    1420:	ff 4f       	sbci	r31, 0xFF	; 255
    1422:	80 81       	ld	r24, Z
    1424:	81 30       	cpi	r24, 0x01	; 1
    1426:	39 f4       	brne	.+14     	; 0x1436 <main+0x754>
    1428:	fe 01       	movw	r30, r28
    142a:	eb 5a       	subi	r30, 0xAB	; 171
    142c:	ff 4f       	sbci	r31, 0xFF	; 255
    142e:	80 81       	ld	r24, Z
    1430:	88 23       	and	r24, r24
    1432:	09 f4       	brne	.+2      	; 0x1436 <main+0x754>
    1434:	5e ce       	rjmp	.-836    	; 0x10f2 <main+0x410>
			 *****************************************************************************************/
			/*
			 *if there is no difference between the entered password
			 *and the password stored in the EEPROM
			 */
			if(pass_match == MATCH)
    1436:	fe 01       	movw	r30, r28
    1438:	e8 5a       	subi	r30, 0xA8	; 168
    143a:	ff 4f       	sbci	r31, 0xFF	; 255
    143c:	80 81       	ld	r24, Z
    143e:	88 23       	and	r24, r24
    1440:	09 f0       	breq	.+2      	; 0x1444 <main+0x762>
    1442:	be c0       	rjmp	.+380    	; 0x15c0 <main+0x8de>
			{
				/*
				 * wait for the HMI ECU to be ready to
				 * send the password to it byte by byte using UART
				 */
				while(UART_recieveByte() != ECU_READY){}
    1444:	0e 94 61 13 	call	0x26c2	; 0x26c2 <UART_recieveByte>
    1448:	80 31       	cpi	r24, 0x10	; 16
    144a:	e1 f7       	brne	.-8      	; 0x1444 <main+0x762>
				UART_sendByte(pass_match);
    144c:	fe 01       	movw	r30, r28
    144e:	e8 5a       	subi	r30, 0xA8	; 168
    1450:	ff 4f       	sbci	r31, 0xFF	; 255
    1452:	80 81       	ld	r24, Z
    1454:	0e 94 4a 13 	call	0x2694	; 0x2694 <UART_sendByte>
				 * receive the password from the HMI ECU
				 * store it in array to be able to compare it with
				 * other entered passwords, then stored it in the EEPROM
				 */

				for(counter = INITIAL_VALUE; counter< PASSWORD_WIDTH; counter++)
    1458:	fe 01       	movw	r30, r28
    145a:	e7 5a       	subi	r30, 0xA7	; 167
    145c:	ff 4f       	sbci	r31, 0xFF	; 255
    145e:	10 82       	st	Z, r1
    1460:	a8 c0       	rjmp	.+336    	; 0x15b2 <main+0x8d0>
				{
					/*
					 * tell HMI ECU that control is ready to receive the
					 * password byte byte
					 */
					UART_sendByte(ECU_READY);
    1462:	80 e1       	ldi	r24, 0x10	; 16
    1464:	0e 94 4a 13 	call	0x2694	; 0x2694 <UART_sendByte>
					/*
					 *store byte byte in the array until fill
					 *store it with the password digits
					 */
					password_Stored[counter]= UART_recieveByte();
    1468:	fe 01       	movw	r30, r28
    146a:	e7 5a       	subi	r30, 0xA7	; 167
    146c:	ff 4f       	sbci	r31, 0xFF	; 255
    146e:	80 81       	ld	r24, Z
    1470:	08 2f       	mov	r16, r24
    1472:	10 e0       	ldi	r17, 0x00	; 0
    1474:	0e 94 61 13 	call	0x26c2	; 0x26c2 <UART_recieveByte>
    1478:	28 2f       	mov	r18, r24
    147a:	ce 01       	movw	r24, r28
    147c:	85 5a       	subi	r24, 0xA5	; 165
    147e:	9f 4f       	sbci	r25, 0xFF	; 255
    1480:	fc 01       	movw	r30, r24
    1482:	e0 0f       	add	r30, r16
    1484:	f1 1f       	adc	r31, r17
    1486:	20 83       	st	Z, r18
					/*
					 * store the password in the EEPROM in required address
					 * in the EEPROM to avoid loss the entered password in
					 * other times to log in
					 */
					EEPROM_writeByte( (FIRST_ADDRESS_TO_STORE_PASSWORD | counter) , password_Stored[counter]);
    1488:	fe 01       	movw	r30, r28
    148a:	e7 5a       	subi	r30, 0xA7	; 167
    148c:	ff 4f       	sbci	r31, 0xFF	; 255
    148e:	80 81       	ld	r24, Z
    1490:	88 2f       	mov	r24, r24
    1492:	90 e0       	ldi	r25, 0x00	; 0
    1494:	82 61       	ori	r24, 0x12	; 18
    1496:	93 60       	ori	r25, 0x03	; 3
    1498:	ac 01       	movw	r20, r24
    149a:	fe 01       	movw	r30, r28
    149c:	e7 5a       	subi	r30, 0xA7	; 167
    149e:	ff 4f       	sbci	r31, 0xFF	; 255
    14a0:	80 81       	ld	r24, Z
    14a2:	28 2f       	mov	r18, r24
    14a4:	30 e0       	ldi	r19, 0x00	; 0
    14a6:	ce 01       	movw	r24, r28
    14a8:	85 5a       	subi	r24, 0xA5	; 165
    14aa:	9f 4f       	sbci	r25, 0xFF	; 255
    14ac:	fc 01       	movw	r30, r24
    14ae:	e2 0f       	add	r30, r18
    14b0:	f3 1f       	adc	r31, r19
    14b2:	20 81       	ld	r18, Z
    14b4:	ca 01       	movw	r24, r20
    14b6:	62 2f       	mov	r22, r18
    14b8:	0e 94 ae 0c 	call	0x195c	; 0x195c <EEPROM_writeByte>
    14bc:	80 e0       	ldi	r24, 0x00	; 0
    14be:	90 e0       	ldi	r25, 0x00	; 0
    14c0:	a0 ea       	ldi	r26, 0xA0	; 160
    14c2:	b2 e4       	ldi	r27, 0x42	; 66
    14c4:	8f a3       	std	Y+39, r24	; 0x27
    14c6:	98 a7       	std	Y+40, r25	; 0x28
    14c8:	a9 a7       	std	Y+41, r26	; 0x29
    14ca:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    14cc:	6f a1       	ldd	r22, Y+39	; 0x27
    14ce:	78 a5       	ldd	r23, Y+40	; 0x28
    14d0:	89 a5       	ldd	r24, Y+41	; 0x29
    14d2:	9a a5       	ldd	r25, Y+42	; 0x2a
    14d4:	20 e0       	ldi	r18, 0x00	; 0
    14d6:	30 e0       	ldi	r19, 0x00	; 0
    14d8:	4a e7       	ldi	r20, 0x7A	; 122
    14da:	53 e4       	ldi	r21, 0x43	; 67
    14dc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14e0:	dc 01       	movw	r26, r24
    14e2:	cb 01       	movw	r24, r22
    14e4:	8b a3       	std	Y+35, r24	; 0x23
    14e6:	9c a3       	std	Y+36, r25	; 0x24
    14e8:	ad a3       	std	Y+37, r26	; 0x25
    14ea:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    14ec:	6b a1       	ldd	r22, Y+35	; 0x23
    14ee:	7c a1       	ldd	r23, Y+36	; 0x24
    14f0:	8d a1       	ldd	r24, Y+37	; 0x25
    14f2:	9e a1       	ldd	r25, Y+38	; 0x26
    14f4:	20 e0       	ldi	r18, 0x00	; 0
    14f6:	30 e0       	ldi	r19, 0x00	; 0
    14f8:	40 e8       	ldi	r20, 0x80	; 128
    14fa:	5f e3       	ldi	r21, 0x3F	; 63
    14fc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1500:	88 23       	and	r24, r24
    1502:	2c f4       	brge	.+10     	; 0x150e <main+0x82c>
		__ticks = 1;
    1504:	81 e0       	ldi	r24, 0x01	; 1
    1506:	90 e0       	ldi	r25, 0x00	; 0
    1508:	9a a3       	std	Y+34, r25	; 0x22
    150a:	89 a3       	std	Y+33, r24	; 0x21
    150c:	3f c0       	rjmp	.+126    	; 0x158c <main+0x8aa>
	else if (__tmp > 65535)
    150e:	6b a1       	ldd	r22, Y+35	; 0x23
    1510:	7c a1       	ldd	r23, Y+36	; 0x24
    1512:	8d a1       	ldd	r24, Y+37	; 0x25
    1514:	9e a1       	ldd	r25, Y+38	; 0x26
    1516:	20 e0       	ldi	r18, 0x00	; 0
    1518:	3f ef       	ldi	r19, 0xFF	; 255
    151a:	4f e7       	ldi	r20, 0x7F	; 127
    151c:	57 e4       	ldi	r21, 0x47	; 71
    151e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1522:	18 16       	cp	r1, r24
    1524:	4c f5       	brge	.+82     	; 0x1578 <main+0x896>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1526:	6f a1       	ldd	r22, Y+39	; 0x27
    1528:	78 a5       	ldd	r23, Y+40	; 0x28
    152a:	89 a5       	ldd	r24, Y+41	; 0x29
    152c:	9a a5       	ldd	r25, Y+42	; 0x2a
    152e:	20 e0       	ldi	r18, 0x00	; 0
    1530:	30 e0       	ldi	r19, 0x00	; 0
    1532:	40 e2       	ldi	r20, 0x20	; 32
    1534:	51 e4       	ldi	r21, 0x41	; 65
    1536:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    153a:	dc 01       	movw	r26, r24
    153c:	cb 01       	movw	r24, r22
    153e:	bc 01       	movw	r22, r24
    1540:	cd 01       	movw	r24, r26
    1542:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1546:	dc 01       	movw	r26, r24
    1548:	cb 01       	movw	r24, r22
    154a:	9a a3       	std	Y+34, r25	; 0x22
    154c:	89 a3       	std	Y+33, r24	; 0x21
    154e:	0f c0       	rjmp	.+30     	; 0x156e <main+0x88c>
    1550:	89 e1       	ldi	r24, 0x19	; 25
    1552:	90 e0       	ldi	r25, 0x00	; 0
    1554:	98 a3       	std	Y+32, r25	; 0x20
    1556:	8f 8f       	std	Y+31, r24	; 0x1f
    1558:	8f 8d       	ldd	r24, Y+31	; 0x1f
    155a:	98 a1       	ldd	r25, Y+32	; 0x20
    155c:	01 97       	sbiw	r24, 0x01	; 1
    155e:	f1 f7       	brne	.-4      	; 0x155c <main+0x87a>
    1560:	98 a3       	std	Y+32, r25	; 0x20
    1562:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1564:	89 a1       	ldd	r24, Y+33	; 0x21
    1566:	9a a1       	ldd	r25, Y+34	; 0x22
    1568:	01 97       	sbiw	r24, 0x01	; 1
    156a:	9a a3       	std	Y+34, r25	; 0x22
    156c:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    156e:	89 a1       	ldd	r24, Y+33	; 0x21
    1570:	9a a1       	ldd	r25, Y+34	; 0x22
    1572:	00 97       	sbiw	r24, 0x00	; 0
    1574:	69 f7       	brne	.-38     	; 0x1550 <main+0x86e>
    1576:	14 c0       	rjmp	.+40     	; 0x15a0 <main+0x8be>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1578:	6b a1       	ldd	r22, Y+35	; 0x23
    157a:	7c a1       	ldd	r23, Y+36	; 0x24
    157c:	8d a1       	ldd	r24, Y+37	; 0x25
    157e:	9e a1       	ldd	r25, Y+38	; 0x26
    1580:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1584:	dc 01       	movw	r26, r24
    1586:	cb 01       	movw	r24, r22
    1588:	9a a3       	std	Y+34, r25	; 0x22
    158a:	89 a3       	std	Y+33, r24	; 0x21
    158c:	89 a1       	ldd	r24, Y+33	; 0x21
    158e:	9a a1       	ldd	r25, Y+34	; 0x22
    1590:	9e 8f       	std	Y+30, r25	; 0x1e
    1592:	8d 8f       	std	Y+29, r24	; 0x1d
    1594:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1596:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1598:	01 97       	sbiw	r24, 0x01	; 1
    159a:	f1 f7       	brne	.-4      	; 0x1598 <main+0x8b6>
    159c:	9e 8f       	std	Y+30, r25	; 0x1e
    159e:	8d 8f       	std	Y+29, r24	; 0x1d
				 * receive the password from the HMI ECU
				 * store it in array to be able to compare it with
				 * other entered passwords, then stored it in the EEPROM
				 */

				for(counter = INITIAL_VALUE; counter< PASSWORD_WIDTH; counter++)
    15a0:	de 01       	movw	r26, r28
    15a2:	a7 5a       	subi	r26, 0xA7	; 167
    15a4:	bf 4f       	sbci	r27, 0xFF	; 255
    15a6:	fe 01       	movw	r30, r28
    15a8:	e7 5a       	subi	r30, 0xA7	; 167
    15aa:	ff 4f       	sbci	r31, 0xFF	; 255
    15ac:	80 81       	ld	r24, Z
    15ae:	8f 5f       	subi	r24, 0xFF	; 255
    15b0:	8c 93       	st	X, r24
    15b2:	fe 01       	movw	r30, r28
    15b4:	e7 5a       	subi	r30, 0xA7	; 167
    15b6:	ff 4f       	sbci	r31, 0xFF	; 255
    15b8:	80 81       	ld	r24, Z
    15ba:	85 30       	cpi	r24, 0x05	; 5
    15bc:	08 f4       	brcc	.+2      	; 0x15c0 <main+0x8de>
    15be:	51 cf       	rjmp	.-350    	; 0x1462 <main+0x780>
			/*
			 *  return the state of danger mode to the default after restart the
			 *  program from first again, to keep the chances to enter the password
			 *  maximum times and to give the chance to enable thief mode again
			 */
			danger_error = NO_DANGER;
    15c0:	fe 01       	movw	r30, r28
    15c2:	ea 5a       	subi	r30, 0xAA	; 170
    15c4:	ff 4f       	sbci	r31, 0xFF	; 255
    15c6:	10 82       	st	Z, r1
    15c8:	bb c1       	rjmp	.+886    	; 0x1940 <main+0xc5e>
		 *****************************************************************************************/
		/*
		 * option to change the password if the selected
		 * option is second choice
		 */
		else if(decision == CHOICE_2)
    15ca:	fe 01       	movw	r30, r28
    15cc:	e9 5a       	subi	r30, 0xA9	; 169
    15ce:	ff 4f       	sbci	r31, 0xFF	; 255
    15d0:	80 81       	ld	r24, Z
    15d2:	82 30       	cpi	r24, 0x02	; 2
    15d4:	09 f0       	breq	.+2      	; 0x15d8 <main+0x8f6>
    15d6:	b4 c1       	rjmp	.+872    	; 0x1940 <main+0xc5e>
				/*
				 *receive the required password to store in the non-volatile memory
				 *store it in an array at first
				 */

				for(counter = INITIAL_VALUE; counter< PASSWORD_WIDTH; counter++)
    15d8:	fe 01       	movw	r30, r28
    15da:	e7 5a       	subi	r30, 0xA7	; 167
    15dc:	ff 4f       	sbci	r31, 0xFF	; 255
    15de:	10 82       	st	Z, r1
    15e0:	8e c0       	rjmp	.+284    	; 0x16fe <main+0xa1c>
				{
					/*
					 * tell HMI ECU that control is ready to receive the
					 * password byte byte
					 */
					UART_sendByte(ECU_READY);
    15e2:	80 e1       	ldi	r24, 0x10	; 16
    15e4:	0e 94 4a 13 	call	0x2694	; 0x2694 <UART_sendByte>
					/*
					 *store byte byte in the array until fill
					 *store it with the password digits
					 */
					password_compare[counter]= UART_recieveByte();
    15e8:	fe 01       	movw	r30, r28
    15ea:	e7 5a       	subi	r30, 0xA7	; 167
    15ec:	ff 4f       	sbci	r31, 0xFF	; 255
    15ee:	80 81       	ld	r24, Z
    15f0:	08 2f       	mov	r16, r24
    15f2:	10 e0       	ldi	r17, 0x00	; 0
    15f4:	0e 94 61 13 	call	0x26c2	; 0x26c2 <UART_recieveByte>
    15f8:	28 2f       	mov	r18, r24
    15fa:	ce 01       	movw	r24, r28
    15fc:	80 5a       	subi	r24, 0xA0	; 160
    15fe:	9f 4f       	sbci	r25, 0xFF	; 255
    1600:	fc 01       	movw	r30, r24
    1602:	e0 0f       	add	r30, r16
    1604:	f1 1f       	adc	r31, r17
    1606:	20 83       	st	Z, r18
    1608:	80 e0       	ldi	r24, 0x00	; 0
    160a:	90 e0       	ldi	r25, 0x00	; 0
    160c:	a0 ea       	ldi	r26, 0xA0	; 160
    160e:	b2 e4       	ldi	r27, 0x42	; 66
    1610:	89 8f       	std	Y+25, r24	; 0x19
    1612:	9a 8f       	std	Y+26, r25	; 0x1a
    1614:	ab 8f       	std	Y+27, r26	; 0x1b
    1616:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1618:	69 8d       	ldd	r22, Y+25	; 0x19
    161a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    161c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    161e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1620:	20 e0       	ldi	r18, 0x00	; 0
    1622:	30 e0       	ldi	r19, 0x00	; 0
    1624:	4a e7       	ldi	r20, 0x7A	; 122
    1626:	53 e4       	ldi	r21, 0x43	; 67
    1628:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    162c:	dc 01       	movw	r26, r24
    162e:	cb 01       	movw	r24, r22
    1630:	8d 8b       	std	Y+21, r24	; 0x15
    1632:	9e 8b       	std	Y+22, r25	; 0x16
    1634:	af 8b       	std	Y+23, r26	; 0x17
    1636:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1638:	6d 89       	ldd	r22, Y+21	; 0x15
    163a:	7e 89       	ldd	r23, Y+22	; 0x16
    163c:	8f 89       	ldd	r24, Y+23	; 0x17
    163e:	98 8d       	ldd	r25, Y+24	; 0x18
    1640:	20 e0       	ldi	r18, 0x00	; 0
    1642:	30 e0       	ldi	r19, 0x00	; 0
    1644:	40 e8       	ldi	r20, 0x80	; 128
    1646:	5f e3       	ldi	r21, 0x3F	; 63
    1648:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    164c:	88 23       	and	r24, r24
    164e:	2c f4       	brge	.+10     	; 0x165a <main+0x978>
		__ticks = 1;
    1650:	81 e0       	ldi	r24, 0x01	; 1
    1652:	90 e0       	ldi	r25, 0x00	; 0
    1654:	9c 8b       	std	Y+20, r25	; 0x14
    1656:	8b 8b       	std	Y+19, r24	; 0x13
    1658:	3f c0       	rjmp	.+126    	; 0x16d8 <main+0x9f6>
	else if (__tmp > 65535)
    165a:	6d 89       	ldd	r22, Y+21	; 0x15
    165c:	7e 89       	ldd	r23, Y+22	; 0x16
    165e:	8f 89       	ldd	r24, Y+23	; 0x17
    1660:	98 8d       	ldd	r25, Y+24	; 0x18
    1662:	20 e0       	ldi	r18, 0x00	; 0
    1664:	3f ef       	ldi	r19, 0xFF	; 255
    1666:	4f e7       	ldi	r20, 0x7F	; 127
    1668:	57 e4       	ldi	r21, 0x47	; 71
    166a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    166e:	18 16       	cp	r1, r24
    1670:	4c f5       	brge	.+82     	; 0x16c4 <main+0x9e2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1672:	69 8d       	ldd	r22, Y+25	; 0x19
    1674:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1676:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1678:	9c 8d       	ldd	r25, Y+28	; 0x1c
    167a:	20 e0       	ldi	r18, 0x00	; 0
    167c:	30 e0       	ldi	r19, 0x00	; 0
    167e:	40 e2       	ldi	r20, 0x20	; 32
    1680:	51 e4       	ldi	r21, 0x41	; 65
    1682:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1686:	dc 01       	movw	r26, r24
    1688:	cb 01       	movw	r24, r22
    168a:	bc 01       	movw	r22, r24
    168c:	cd 01       	movw	r24, r26
    168e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1692:	dc 01       	movw	r26, r24
    1694:	cb 01       	movw	r24, r22
    1696:	9c 8b       	std	Y+20, r25	; 0x14
    1698:	8b 8b       	std	Y+19, r24	; 0x13
    169a:	0f c0       	rjmp	.+30     	; 0x16ba <main+0x9d8>
    169c:	89 e1       	ldi	r24, 0x19	; 25
    169e:	90 e0       	ldi	r25, 0x00	; 0
    16a0:	9a 8b       	std	Y+18, r25	; 0x12
    16a2:	89 8b       	std	Y+17, r24	; 0x11
    16a4:	89 89       	ldd	r24, Y+17	; 0x11
    16a6:	9a 89       	ldd	r25, Y+18	; 0x12
    16a8:	01 97       	sbiw	r24, 0x01	; 1
    16aa:	f1 f7       	brne	.-4      	; 0x16a8 <main+0x9c6>
    16ac:	9a 8b       	std	Y+18, r25	; 0x12
    16ae:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    16b0:	8b 89       	ldd	r24, Y+19	; 0x13
    16b2:	9c 89       	ldd	r25, Y+20	; 0x14
    16b4:	01 97       	sbiw	r24, 0x01	; 1
    16b6:	9c 8b       	std	Y+20, r25	; 0x14
    16b8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    16ba:	8b 89       	ldd	r24, Y+19	; 0x13
    16bc:	9c 89       	ldd	r25, Y+20	; 0x14
    16be:	00 97       	sbiw	r24, 0x00	; 0
    16c0:	69 f7       	brne	.-38     	; 0x169c <main+0x9ba>
    16c2:	14 c0       	rjmp	.+40     	; 0x16ec <main+0xa0a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    16c4:	6d 89       	ldd	r22, Y+21	; 0x15
    16c6:	7e 89       	ldd	r23, Y+22	; 0x16
    16c8:	8f 89       	ldd	r24, Y+23	; 0x17
    16ca:	98 8d       	ldd	r25, Y+24	; 0x18
    16cc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    16d0:	dc 01       	movw	r26, r24
    16d2:	cb 01       	movw	r24, r22
    16d4:	9c 8b       	std	Y+20, r25	; 0x14
    16d6:	8b 8b       	std	Y+19, r24	; 0x13
    16d8:	8b 89       	ldd	r24, Y+19	; 0x13
    16da:	9c 89       	ldd	r25, Y+20	; 0x14
    16dc:	98 8b       	std	Y+16, r25	; 0x10
    16de:	8f 87       	std	Y+15, r24	; 0x0f
    16e0:	8f 85       	ldd	r24, Y+15	; 0x0f
    16e2:	98 89       	ldd	r25, Y+16	; 0x10
    16e4:	01 97       	sbiw	r24, 0x01	; 1
    16e6:	f1 f7       	brne	.-4      	; 0x16e4 <main+0xa02>
    16e8:	98 8b       	std	Y+16, r25	; 0x10
    16ea:	8f 87       	std	Y+15, r24	; 0x0f
				/*
				 *receive the required password to store in the non-volatile memory
				 *store it in an array at first
				 */

				for(counter = INITIAL_VALUE; counter< PASSWORD_WIDTH; counter++)
    16ec:	de 01       	movw	r26, r28
    16ee:	a7 5a       	subi	r26, 0xA7	; 167
    16f0:	bf 4f       	sbci	r27, 0xFF	; 255
    16f2:	fe 01       	movw	r30, r28
    16f4:	e7 5a       	subi	r30, 0xA7	; 167
    16f6:	ff 4f       	sbci	r31, 0xFF	; 255
    16f8:	80 81       	ld	r24, Z
    16fa:	8f 5f       	subi	r24, 0xFF	; 255
    16fc:	8c 93       	st	X, r24
    16fe:	fe 01       	movw	r30, r28
    1700:	e7 5a       	subi	r30, 0xA7	; 167
    1702:	ff 4f       	sbci	r31, 0xFF	; 255
    1704:	80 81       	ld	r24, Z
    1706:	85 30       	cpi	r24, 0x05	; 5
    1708:	08 f4       	brcc	.+2      	; 0x170c <main+0xa2a>
    170a:	6b cf       	rjmp	.-298    	; 0x15e2 <main+0x900>
				 *read the stored password from the EEPROM digit by digit
				 *storing the digit in the a variable
				 *storing the store it in the array
				 *delay some time to give chance for the EEPROM to read values
				 */
				for (counter = INITIAL_VALUE; counter < PASSWORD_WIDTH; counter++)
    170c:	fe 01       	movw	r30, r28
    170e:	e7 5a       	subi	r30, 0xA7	; 167
    1710:	ff 4f       	sbci	r31, 0xFF	; 255
    1712:	10 82       	st	Z, r1
    1714:	9a c0       	rjmp	.+308    	; 0x184a <main+0xb68>
				{

					EEPROM_readByte( (FIRST_ADDRESS_TO_STORE_PASSWORD | counter) , &compare );
    1716:	fe 01       	movw	r30, r28
    1718:	e7 5a       	subi	r30, 0xA7	; 167
    171a:	ff 4f       	sbci	r31, 0xFF	; 255
    171c:	80 81       	ld	r24, Z
    171e:	88 2f       	mov	r24, r24
    1720:	90 e0       	ldi	r25, 0x00	; 0
    1722:	82 61       	ori	r24, 0x12	; 18
    1724:	93 60       	ori	r25, 0x03	; 3
    1726:	9e 01       	movw	r18, r28
    1728:	2b 59       	subi	r18, 0x9B	; 155
    172a:	3f 4f       	sbci	r19, 0xFF	; 255
    172c:	b9 01       	movw	r22, r18
    172e:	0e 94 ef 0c 	call	0x19de	; 0x19de <EEPROM_readByte>

					password_Stored[counter]= compare;
    1732:	fe 01       	movw	r30, r28
    1734:	e7 5a       	subi	r30, 0xA7	; 167
    1736:	ff 4f       	sbci	r31, 0xFF	; 255
    1738:	80 81       	ld	r24, Z
    173a:	28 2f       	mov	r18, r24
    173c:	30 e0       	ldi	r19, 0x00	; 0
    173e:	fe 01       	movw	r30, r28
    1740:	eb 59       	subi	r30, 0x9B	; 155
    1742:	ff 4f       	sbci	r31, 0xFF	; 255
    1744:	40 81       	ld	r20, Z
    1746:	ce 01       	movw	r24, r28
    1748:	85 5a       	subi	r24, 0xA5	; 165
    174a:	9f 4f       	sbci	r25, 0xFF	; 255
    174c:	fc 01       	movw	r30, r24
    174e:	e2 0f       	add	r30, r18
    1750:	f3 1f       	adc	r31, r19
    1752:	40 83       	st	Z, r20
    1754:	80 e0       	ldi	r24, 0x00	; 0
    1756:	90 e0       	ldi	r25, 0x00	; 0
    1758:	a0 ea       	ldi	r26, 0xA0	; 160
    175a:	b2 e4       	ldi	r27, 0x42	; 66
    175c:	8b 87       	std	Y+11, r24	; 0x0b
    175e:	9c 87       	std	Y+12, r25	; 0x0c
    1760:	ad 87       	std	Y+13, r26	; 0x0d
    1762:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1764:	6b 85       	ldd	r22, Y+11	; 0x0b
    1766:	7c 85       	ldd	r23, Y+12	; 0x0c
    1768:	8d 85       	ldd	r24, Y+13	; 0x0d
    176a:	9e 85       	ldd	r25, Y+14	; 0x0e
    176c:	20 e0       	ldi	r18, 0x00	; 0
    176e:	30 e0       	ldi	r19, 0x00	; 0
    1770:	4a e7       	ldi	r20, 0x7A	; 122
    1772:	53 e4       	ldi	r21, 0x43	; 67
    1774:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1778:	dc 01       	movw	r26, r24
    177a:	cb 01       	movw	r24, r22
    177c:	8f 83       	std	Y+7, r24	; 0x07
    177e:	98 87       	std	Y+8, r25	; 0x08
    1780:	a9 87       	std	Y+9, r26	; 0x09
    1782:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1784:	6f 81       	ldd	r22, Y+7	; 0x07
    1786:	78 85       	ldd	r23, Y+8	; 0x08
    1788:	89 85       	ldd	r24, Y+9	; 0x09
    178a:	9a 85       	ldd	r25, Y+10	; 0x0a
    178c:	20 e0       	ldi	r18, 0x00	; 0
    178e:	30 e0       	ldi	r19, 0x00	; 0
    1790:	40 e8       	ldi	r20, 0x80	; 128
    1792:	5f e3       	ldi	r21, 0x3F	; 63
    1794:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1798:	88 23       	and	r24, r24
    179a:	2c f4       	brge	.+10     	; 0x17a6 <main+0xac4>
		__ticks = 1;
    179c:	81 e0       	ldi	r24, 0x01	; 1
    179e:	90 e0       	ldi	r25, 0x00	; 0
    17a0:	9e 83       	std	Y+6, r25	; 0x06
    17a2:	8d 83       	std	Y+5, r24	; 0x05
    17a4:	3f c0       	rjmp	.+126    	; 0x1824 <main+0xb42>
	else if (__tmp > 65535)
    17a6:	6f 81       	ldd	r22, Y+7	; 0x07
    17a8:	78 85       	ldd	r23, Y+8	; 0x08
    17aa:	89 85       	ldd	r24, Y+9	; 0x09
    17ac:	9a 85       	ldd	r25, Y+10	; 0x0a
    17ae:	20 e0       	ldi	r18, 0x00	; 0
    17b0:	3f ef       	ldi	r19, 0xFF	; 255
    17b2:	4f e7       	ldi	r20, 0x7F	; 127
    17b4:	57 e4       	ldi	r21, 0x47	; 71
    17b6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    17ba:	18 16       	cp	r1, r24
    17bc:	4c f5       	brge	.+82     	; 0x1810 <main+0xb2e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    17be:	6b 85       	ldd	r22, Y+11	; 0x0b
    17c0:	7c 85       	ldd	r23, Y+12	; 0x0c
    17c2:	8d 85       	ldd	r24, Y+13	; 0x0d
    17c4:	9e 85       	ldd	r25, Y+14	; 0x0e
    17c6:	20 e0       	ldi	r18, 0x00	; 0
    17c8:	30 e0       	ldi	r19, 0x00	; 0
    17ca:	40 e2       	ldi	r20, 0x20	; 32
    17cc:	51 e4       	ldi	r21, 0x41	; 65
    17ce:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17d2:	dc 01       	movw	r26, r24
    17d4:	cb 01       	movw	r24, r22
    17d6:	bc 01       	movw	r22, r24
    17d8:	cd 01       	movw	r24, r26
    17da:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17de:	dc 01       	movw	r26, r24
    17e0:	cb 01       	movw	r24, r22
    17e2:	9e 83       	std	Y+6, r25	; 0x06
    17e4:	8d 83       	std	Y+5, r24	; 0x05
    17e6:	0f c0       	rjmp	.+30     	; 0x1806 <main+0xb24>
    17e8:	89 e1       	ldi	r24, 0x19	; 25
    17ea:	90 e0       	ldi	r25, 0x00	; 0
    17ec:	9c 83       	std	Y+4, r25	; 0x04
    17ee:	8b 83       	std	Y+3, r24	; 0x03
    17f0:	8b 81       	ldd	r24, Y+3	; 0x03
    17f2:	9c 81       	ldd	r25, Y+4	; 0x04
    17f4:	01 97       	sbiw	r24, 0x01	; 1
    17f6:	f1 f7       	brne	.-4      	; 0x17f4 <main+0xb12>
    17f8:	9c 83       	std	Y+4, r25	; 0x04
    17fa:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    17fc:	8d 81       	ldd	r24, Y+5	; 0x05
    17fe:	9e 81       	ldd	r25, Y+6	; 0x06
    1800:	01 97       	sbiw	r24, 0x01	; 1
    1802:	9e 83       	std	Y+6, r25	; 0x06
    1804:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1806:	8d 81       	ldd	r24, Y+5	; 0x05
    1808:	9e 81       	ldd	r25, Y+6	; 0x06
    180a:	00 97       	sbiw	r24, 0x00	; 0
    180c:	69 f7       	brne	.-38     	; 0x17e8 <main+0xb06>
    180e:	14 c0       	rjmp	.+40     	; 0x1838 <main+0xb56>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1810:	6f 81       	ldd	r22, Y+7	; 0x07
    1812:	78 85       	ldd	r23, Y+8	; 0x08
    1814:	89 85       	ldd	r24, Y+9	; 0x09
    1816:	9a 85       	ldd	r25, Y+10	; 0x0a
    1818:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    181c:	dc 01       	movw	r26, r24
    181e:	cb 01       	movw	r24, r22
    1820:	9e 83       	std	Y+6, r25	; 0x06
    1822:	8d 83       	std	Y+5, r24	; 0x05
    1824:	8d 81       	ldd	r24, Y+5	; 0x05
    1826:	9e 81       	ldd	r25, Y+6	; 0x06
    1828:	9a 83       	std	Y+2, r25	; 0x02
    182a:	89 83       	std	Y+1, r24	; 0x01
    182c:	89 81       	ldd	r24, Y+1	; 0x01
    182e:	9a 81       	ldd	r25, Y+2	; 0x02
    1830:	01 97       	sbiw	r24, 0x01	; 1
    1832:	f1 f7       	brne	.-4      	; 0x1830 <main+0xb4e>
    1834:	9a 83       	std	Y+2, r25	; 0x02
    1836:	89 83       	std	Y+1, r24	; 0x01
				 *read the stored password from the EEPROM digit by digit
				 *storing the digit in the a variable
				 *storing the store it in the array
				 *delay some time to give chance for the EEPROM to read values
				 */
				for (counter = INITIAL_VALUE; counter < PASSWORD_WIDTH; counter++)
    1838:	de 01       	movw	r26, r28
    183a:	a7 5a       	subi	r26, 0xA7	; 167
    183c:	bf 4f       	sbci	r27, 0xFF	; 255
    183e:	fe 01       	movw	r30, r28
    1840:	e7 5a       	subi	r30, 0xA7	; 167
    1842:	ff 4f       	sbci	r31, 0xFF	; 255
    1844:	80 81       	ld	r24, Z
    1846:	8f 5f       	subi	r24, 0xFF	; 255
    1848:	8c 93       	st	X, r24
    184a:	fe 01       	movw	r30, r28
    184c:	e7 5a       	subi	r30, 0xA7	; 167
    184e:	ff 4f       	sbci	r31, 0xFF	; 255
    1850:	80 81       	ld	r24, Z
    1852:	85 30       	cpi	r24, 0x05	; 5
    1854:	08 f4       	brcc	.+2      	; 0x1858 <main+0xb76>
    1856:	5f cf       	rjmp	.-322    	; 0x1716 <main+0xa34>
				 * passwords has been filled from the user inputs and stored password
				 * from EEPROM
				 * send them to the password_checkMismatch function to check if
				 * there is mismatch between them them or not
				 */
				pass_match= password_checkMismatch(password_Stored, password_compare);
    1858:	ce 01       	movw	r24, r28
    185a:	85 5a       	subi	r24, 0xA5	; 165
    185c:	9f 4f       	sbci	r25, 0xFF	; 255
    185e:	9e 01       	movw	r18, r28
    1860:	20 5a       	subi	r18, 0xA0	; 160
    1862:	3f 4f       	sbci	r19, 0xFF	; 255
    1864:	b9 01       	movw	r22, r18
    1866:	0e 94 a3 05 	call	0xb46	; 0xb46 <password_checkMismatch>
    186a:	fe 01       	movw	r30, r28
    186c:	e8 5a       	subi	r30, 0xA8	; 168
    186e:	ff 4f       	sbci	r31, 0xFF	; 255
    1870:	80 83       	st	Z, r24


				/*
				 * Actions if there is a mismatch between the two entered passwords
				 */
				if(pass_match == MISMATCH)
    1872:	fe 01       	movw	r30, r28
    1874:	e8 5a       	subi	r30, 0xA8	; 168
    1876:	ff 4f       	sbci	r31, 0xFF	; 255
    1878:	80 81       	ld	r24, Z
    187a:	81 30       	cpi	r24, 0x01	; 1
    187c:	79 f5       	brne	.+94     	; 0x18dc <main+0xbfa>
				{
					/*
					 * wait for the HMI ECU to be ready to
					 * send the password to it byte by byte using UART
					 */
					while(UART_recieveByte() != ECU_READY){}
    187e:	0e 94 61 13 	call	0x26c2	; 0x26c2 <UART_recieveByte>
    1882:	80 31       	cpi	r24, 0x10	; 16
    1884:	e1 f7       	brne	.-8      	; 0x187e <main+0xb9c>
					UART_sendByte(pass_match);
    1886:	fe 01       	movw	r30, r28
    1888:	e8 5a       	subi	r30, 0xA8	; 168
    188a:	ff 4f       	sbci	r31, 0xFF	; 255
    188c:	80 81       	ld	r24, Z
    188e:	0e 94 4a 13 	call	0x2694	; 0x2694 <UART_sendByte>

					/*
					 *increment the danger_error to be indicator for number of
					 *valid tries to let the user be able to enter the pass
					 */
					danger_error++;
    1892:	de 01       	movw	r26, r28
    1894:	aa 5a       	subi	r26, 0xAA	; 170
    1896:	bf 4f       	sbci	r27, 0xFF	; 255
    1898:	fe 01       	movw	r30, r28
    189a:	ea 5a       	subi	r30, 0xAA	; 170
    189c:	ff 4f       	sbci	r31, 0xFF	; 255
    189e:	80 81       	ld	r24, Z
    18a0:	8f 5f       	subi	r24, 0xFF	; 255
    18a2:	8c 93       	st	X, r24
					 */

					/******************************************************************************************
					 *                                THIEF MODE in STAGE (3-1)
					 *****************************************************************************************/
					if(danger_error == ALLOWED_TRIES_TO_ENTER_PASSWORD)
    18a4:	fe 01       	movw	r30, r28
    18a6:	ea 5a       	subi	r30, 0xAA	; 170
    18a8:	ff 4f       	sbci	r31, 0xFF	; 255
    18aa:	80 81       	ld	r24, Z
    18ac:	83 30       	cpi	r24, 0x03	; 3
    18ae:	b1 f4       	brne	.+44     	; 0x18dc <main+0xbfa>
						/*
						 * call the function Timer_setCallBack and give it
						 * the address of function timerDanger to force the timer ISR
						 * to call this function every interrupt occur, "every one second"
						 */
						Timer_setCallBack(timerDanger, Timer1);
    18b0:	85 e3       	ldi	r24, 0x35	; 53
    18b2:	96 e0       	ldi	r25, 0x06	; 6
    18b4:	61 e0       	ldi	r22, 0x01	; 1
    18b6:	0e 94 e7 11 	call	0x23ce	; 0x23ce <Timer_setCallBack>
						 * Start the timer to count
						 * give it the address of the declared structure
						 * to put its values in the initialization function
						 * in the entire registers of the timer
						 */
						Timer_init(&timer);
    18ba:	ce 01       	movw	r24, r28
    18bc:	8a 59       	subi	r24, 0x9A	; 154
    18be:	9f 4f       	sbci	r25, 0xFF	; 255
    18c0:	0e 94 5b 0f 	call	0x1eb6	; 0x1eb6 <Timer_init>
						/*
						 *pooling to hold the whole program until the thief event finished
						 * to make all peripherals keyPad , LCD pooled with no work
						 * until the action of Buzzer ends successfully
						 */
						while(g_holdSystem != RESUME_SYSTEM){}
    18c4:	80 91 68 00 	lds	r24, 0x0068
    18c8:	88 23       	and	r24, r24
    18ca:	e1 f7       	brne	.-8      	; 0x18c4 <main+0xbe2>
						/*
						 * return the state of the g_holdSystem to be hold again
						 * after being RESUME to be ready for any required
						 * action to hold the system again
						 */
						g_holdSystem = HOLD_SYSTEM;
    18cc:	81 e0       	ldi	r24, 0x01	; 1
    18ce:	80 93 68 00 	sts	0x0068, r24
						/*
						 * change the state of the restart main program to TRUE state
						 * to terminate from the while loop and make
						 * the force the program to start from the basic options
						 */
						restart_mainProgram = TRUE;
    18d2:	fe 01       	movw	r30, r28
    18d4:	eb 5a       	subi	r30, 0xAB	; 171
    18d6:	ff 4f       	sbci	r31, 0xFF	; 255
    18d8:	81 e0       	ldi	r24, 0x01	; 1
    18da:	80 83       	st	Z, r24

					}/*end of danger_error condition*/

				}/*End of pass_match condition*/

			}while( (pass_match== MISMATCH) && restart_mainProgram == FALSE);
    18dc:	fe 01       	movw	r30, r28
    18de:	e8 5a       	subi	r30, 0xA8	; 168
    18e0:	ff 4f       	sbci	r31, 0xFF	; 255
    18e2:	80 81       	ld	r24, Z
    18e4:	81 30       	cpi	r24, 0x01	; 1
    18e6:	39 f4       	brne	.+14     	; 0x18f6 <main+0xc14>
    18e8:	fe 01       	movw	r30, r28
    18ea:	eb 5a       	subi	r30, 0xAB	; 171
    18ec:	ff 4f       	sbci	r31, 0xFF	; 255
    18ee:	80 81       	ld	r24, Z
    18f0:	88 23       	and	r24, r24
    18f2:	09 f4       	brne	.+2      	; 0x18f6 <main+0xc14>
    18f4:	71 ce       	rjmp	.-798    	; 0x15d8 <main+0x8f6>

			/*matching passwords*/
			if(pass_match == MATCH)
    18f6:	fe 01       	movw	r30, r28
    18f8:	e8 5a       	subi	r30, 0xA8	; 168
    18fa:	ff 4f       	sbci	r31, 0xFF	; 255
    18fc:	80 81       	ld	r24, Z
    18fe:	88 23       	and	r24, r24
    1900:	d9 f4       	brne	.+54     	; 0x1938 <main+0xc56>
			{
				/*
				 * wait for the HMI ECU to be ready to
				 * send the password to it byte by byte using UART
				 */
				while(UART_recieveByte() != ECU_READY){}
    1902:	0e 94 61 13 	call	0x26c2	; 0x26c2 <UART_recieveByte>
    1906:	80 31       	cpi	r24, 0x10	; 16
    1908:	e1 f7       	brne	.-8      	; 0x1902 <main+0xc20>
				UART_sendByte(pass_match);
    190a:	fe 01       	movw	r30, r28
    190c:	e8 5a       	subi	r30, 0xA8	; 168
    190e:	ff 4f       	sbci	r31, 0xFF	; 255
    1910:	80 81       	ld	r24, Z
    1912:	0e 94 4a 13 	call	0x2694	; 0x2694 <UART_sendByte>
				/*
				 * call the function Timer_setCallBack and give it
				 * the address of function timerMoving_Clockwise to force the timer ISR
				 * to call this function every interrupt occur, "every one second"
				 */
				Timer_setCallBack(timerMoving_Clockwise, Timer1);
    1916:	87 e1       	ldi	r24, 0x17	; 23
    1918:	96 e0       	ldi	r25, 0x06	; 6
    191a:	61 e0       	ldi	r22, 0x01	; 1
    191c:	0e 94 e7 11 	call	0x23ce	; 0x23ce <Timer_setCallBack>
				 * Start the timer to count
				 * give it the address of the declared structure
				 * to put its values in the initialization function
				 * in the entire registers of the timer
				 */
				Timer_init(&timer);
    1920:	ce 01       	movw	r24, r28
    1922:	8a 59       	subi	r24, 0x9A	; 154
    1924:	9f 4f       	sbci	r25, 0xFF	; 255
    1926:	0e 94 5b 0f 	call	0x1eb6	; 0x1eb6 <Timer_init>
				/*
				 *pooling to hold the whole program until the thief event finished
				 * to make all peripherals keyPad , LCD pooled with no work
				 * until the action of Buzzer ends successfully
				 */
				while(g_holdSystem != RESUME_SYSTEM){}
    192a:	80 91 68 00 	lds	r24, 0x0068
    192e:	88 23       	and	r24, r24
    1930:	e1 f7       	brne	.-8      	; 0x192a <main+0xc48>
				/*
				 * return the state of the g_holdSystem to be hold again
				 * after being RESUME to be ready for any required
				 * action to hold the system again
				 */
				g_holdSystem = HOLD_SYSTEM;
    1932:	81 e0       	ldi	r24, 0x01	; 1
    1934:	80 93 68 00 	sts	0x0068, r24
			/*
			 *  return the state of danger mode to the default after restart the
			 *  program from first again, to keep the chances to enter the password
			 *  maximum times and to give the chance to enable thief mode again
			 */
			danger_error = NO_DANGER;
    1938:	fe 01       	movw	r30, r28
    193a:	ea 5a       	subi	r30, 0xAA	; 170
    193c:	ff 4f       	sbci	r31, 0xFF	; 255
    193e:	10 82       	st	Z, r1
		/*
		 * return the state of restart to the default value to
		 * allow the while continue in while loop if there
		 * is error in entered password
		 */
		restart_mainProgram = FALSE;
    1940:	fe 01       	movw	r30, r28
    1942:	eb 5a       	subi	r30, 0xAB	; 171
    1944:	ff 4f       	sbci	r31, 0xFF	; 255
    1946:	10 82       	st	Z, r1
    1948:	c4 cb       	rjmp	.-2168   	; 0x10d2 <main+0x3f0>

0000194a <EEPROM_init>:

#include "i2c.h"
#include "external_eeprom.h"

void EEPROM_init(void)
{
    194a:	df 93       	push	r29
    194c:	cf 93       	push	r28
    194e:	cd b7       	in	r28, 0x3d	; 61
    1950:	de b7       	in	r29, 0x3e	; 62
	/* just initialize the I2C(TWI) module inside the MC */
	TWI_init();
    1952:	0e 94 4f 0d 	call	0x1a9e	; 0x1a9e <TWI_init>
}
    1956:	cf 91       	pop	r28
    1958:	df 91       	pop	r29
    195a:	08 95       	ret

0000195c <EEPROM_writeByte>:

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    195c:	df 93       	push	r29
    195e:	cf 93       	push	r28
    1960:	00 d0       	rcall	.+0      	; 0x1962 <EEPROM_writeByte+0x6>
    1962:	00 d0       	rcall	.+0      	; 0x1964 <EEPROM_writeByte+0x8>
    1964:	cd b7       	in	r28, 0x3d	; 61
    1966:	de b7       	in	r29, 0x3e	; 62
    1968:	9a 83       	std	Y+2, r25	; 0x02
    196a:	89 83       	std	Y+1, r24	; 0x01
    196c:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    196e:	0e 94 65 0d 	call	0x1aca	; 0x1aca <TWI_start>
    if (TWI_getStatus() != TW_START)
    1972:	0e 94 bd 0d 	call	0x1b7a	; 0x1b7a <TWI_getStatus>
    1976:	88 30       	cpi	r24, 0x08	; 8
    1978:	11 f0       	breq	.+4      	; 0x197e <EEPROM_writeByte+0x22>
        return ERROR;
    197a:	1c 82       	std	Y+4, r1	; 0x04
    197c:	28 c0       	rjmp	.+80     	; 0x19ce <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_write((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    197e:	89 81       	ldd	r24, Y+1	; 0x01
    1980:	9a 81       	ldd	r25, Y+2	; 0x02
    1982:	80 70       	andi	r24, 0x00	; 0
    1984:	97 70       	andi	r25, 0x07	; 7
    1986:	88 0f       	add	r24, r24
    1988:	89 2f       	mov	r24, r25
    198a:	88 1f       	adc	r24, r24
    198c:	99 0b       	sbc	r25, r25
    198e:	91 95       	neg	r25
    1990:	80 6a       	ori	r24, 0xA0	; 160
    1992:	0e 94 80 0d 	call	0x1b00	; 0x1b00 <TWI_write>
    if (TWI_getStatus() != TW_MT_SLA_W_ACK)
    1996:	0e 94 bd 0d 	call	0x1b7a	; 0x1b7a <TWI_getStatus>
    199a:	88 31       	cpi	r24, 0x18	; 24
    199c:	11 f0       	breq	.+4      	; 0x19a2 <EEPROM_writeByte+0x46>
        return ERROR; 
    199e:	1c 82       	std	Y+4, r1	; 0x04
    19a0:	16 c0       	rjmp	.+44     	; 0x19ce <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_write((uint8)(u16addr));
    19a2:	89 81       	ldd	r24, Y+1	; 0x01
    19a4:	0e 94 80 0d 	call	0x1b00	; 0x1b00 <TWI_write>
    if (TWI_getStatus() != TW_MT_DATA_ACK)
    19a8:	0e 94 bd 0d 	call	0x1b7a	; 0x1b7a <TWI_getStatus>
    19ac:	88 32       	cpi	r24, 0x28	; 40
    19ae:	11 f0       	breq	.+4      	; 0x19b4 <EEPROM_writeByte+0x58>
        return ERROR;
    19b0:	1c 82       	std	Y+4, r1	; 0x04
    19b2:	0d c0       	rjmp	.+26     	; 0x19ce <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_write(u8data);
    19b4:	8b 81       	ldd	r24, Y+3	; 0x03
    19b6:	0e 94 80 0d 	call	0x1b00	; 0x1b00 <TWI_write>
    if (TWI_getStatus() != TW_MT_DATA_ACK)
    19ba:	0e 94 bd 0d 	call	0x1b7a	; 0x1b7a <TWI_getStatus>
    19be:	88 32       	cpi	r24, 0x28	; 40
    19c0:	11 f0       	breq	.+4      	; 0x19c6 <EEPROM_writeByte+0x6a>
        return ERROR;
    19c2:	1c 82       	std	Y+4, r1	; 0x04
    19c4:	04 c0       	rjmp	.+8      	; 0x19ce <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    19c6:	0e 94 75 0d 	call	0x1aea	; 0x1aea <TWI_stop>
	
    return SUCCESS;
    19ca:	81 e0       	ldi	r24, 0x01	; 1
    19cc:	8c 83       	std	Y+4, r24	; 0x04
    19ce:	8c 81       	ldd	r24, Y+4	; 0x04
}
    19d0:	0f 90       	pop	r0
    19d2:	0f 90       	pop	r0
    19d4:	0f 90       	pop	r0
    19d6:	0f 90       	pop	r0
    19d8:	cf 91       	pop	r28
    19da:	df 91       	pop	r29
    19dc:	08 95       	ret

000019de <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    19de:	df 93       	push	r29
    19e0:	cf 93       	push	r28
    19e2:	00 d0       	rcall	.+0      	; 0x19e4 <EEPROM_readByte+0x6>
    19e4:	00 d0       	rcall	.+0      	; 0x19e6 <EEPROM_readByte+0x8>
    19e6:	0f 92       	push	r0
    19e8:	cd b7       	in	r28, 0x3d	; 61
    19ea:	de b7       	in	r29, 0x3e	; 62
    19ec:	9a 83       	std	Y+2, r25	; 0x02
    19ee:	89 83       	std	Y+1, r24	; 0x01
    19f0:	7c 83       	std	Y+4, r23	; 0x04
    19f2:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    19f4:	0e 94 65 0d 	call	0x1aca	; 0x1aca <TWI_start>
    if (TWI_getStatus() != TW_START)
    19f8:	0e 94 bd 0d 	call	0x1b7a	; 0x1b7a <TWI_getStatus>
    19fc:	88 30       	cpi	r24, 0x08	; 8
    19fe:	11 f0       	breq	.+4      	; 0x1a04 <EEPROM_readByte+0x26>
        return ERROR;
    1a00:	1d 82       	std	Y+5, r1	; 0x05
    1a02:	44 c0       	rjmp	.+136    	; 0x1a8c <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_write((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    1a04:	89 81       	ldd	r24, Y+1	; 0x01
    1a06:	9a 81       	ldd	r25, Y+2	; 0x02
    1a08:	80 70       	andi	r24, 0x00	; 0
    1a0a:	97 70       	andi	r25, 0x07	; 7
    1a0c:	88 0f       	add	r24, r24
    1a0e:	89 2f       	mov	r24, r25
    1a10:	88 1f       	adc	r24, r24
    1a12:	99 0b       	sbc	r25, r25
    1a14:	91 95       	neg	r25
    1a16:	80 6a       	ori	r24, 0xA0	; 160
    1a18:	0e 94 80 0d 	call	0x1b00	; 0x1b00 <TWI_write>
    if (TWI_getStatus() != TW_MT_SLA_W_ACK)
    1a1c:	0e 94 bd 0d 	call	0x1b7a	; 0x1b7a <TWI_getStatus>
    1a20:	88 31       	cpi	r24, 0x18	; 24
    1a22:	11 f0       	breq	.+4      	; 0x1a28 <EEPROM_readByte+0x4a>
        return ERROR;
    1a24:	1d 82       	std	Y+5, r1	; 0x05
    1a26:	32 c0       	rjmp	.+100    	; 0x1a8c <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_write((uint8)(u16addr));
    1a28:	89 81       	ldd	r24, Y+1	; 0x01
    1a2a:	0e 94 80 0d 	call	0x1b00	; 0x1b00 <TWI_write>
    if (TWI_getStatus() != TW_MT_DATA_ACK)
    1a2e:	0e 94 bd 0d 	call	0x1b7a	; 0x1b7a <TWI_getStatus>
    1a32:	88 32       	cpi	r24, 0x28	; 40
    1a34:	11 f0       	breq	.+4      	; 0x1a3a <EEPROM_readByte+0x5c>
        return ERROR;
    1a36:	1d 82       	std	Y+5, r1	; 0x05
    1a38:	29 c0       	rjmp	.+82     	; 0x1a8c <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    1a3a:	0e 94 65 0d 	call	0x1aca	; 0x1aca <TWI_start>
    if (TWI_getStatus() != TW_REP_START)
    1a3e:	0e 94 bd 0d 	call	0x1b7a	; 0x1b7a <TWI_getStatus>
    1a42:	80 31       	cpi	r24, 0x10	; 16
    1a44:	11 f0       	breq	.+4      	; 0x1a4a <EEPROM_readByte+0x6c>
        return ERROR;
    1a46:	1d 82       	std	Y+5, r1	; 0x05
    1a48:	21 c0       	rjmp	.+66     	; 0x1a8c <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_write((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    1a4a:	89 81       	ldd	r24, Y+1	; 0x01
    1a4c:	9a 81       	ldd	r25, Y+2	; 0x02
    1a4e:	80 70       	andi	r24, 0x00	; 0
    1a50:	97 70       	andi	r25, 0x07	; 7
    1a52:	88 0f       	add	r24, r24
    1a54:	89 2f       	mov	r24, r25
    1a56:	88 1f       	adc	r24, r24
    1a58:	99 0b       	sbc	r25, r25
    1a5a:	91 95       	neg	r25
    1a5c:	81 6a       	ori	r24, 0xA1	; 161
    1a5e:	0e 94 80 0d 	call	0x1b00	; 0x1b00 <TWI_write>
    if (TWI_getStatus() != TW_MT_SLA_R_ACK)
    1a62:	0e 94 bd 0d 	call	0x1b7a	; 0x1b7a <TWI_getStatus>
    1a66:	80 34       	cpi	r24, 0x40	; 64
    1a68:	11 f0       	breq	.+4      	; 0x1a6e <EEPROM_readByte+0x90>
        return ERROR;
    1a6a:	1d 82       	std	Y+5, r1	; 0x05
    1a6c:	0f c0       	rjmp	.+30     	; 0x1a8c <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readWithNACK();
    1a6e:	0e 94 aa 0d 	call	0x1b54	; 0x1b54 <TWI_readWithNACK>
    1a72:	eb 81       	ldd	r30, Y+3	; 0x03
    1a74:	fc 81       	ldd	r31, Y+4	; 0x04
    1a76:	80 83       	st	Z, r24
    if (TWI_getStatus() != TW_MR_DATA_NACK)
    1a78:	0e 94 bd 0d 	call	0x1b7a	; 0x1b7a <TWI_getStatus>
    1a7c:	88 35       	cpi	r24, 0x58	; 88
    1a7e:	11 f0       	breq	.+4      	; 0x1a84 <EEPROM_readByte+0xa6>
        return ERROR;
    1a80:	1d 82       	std	Y+5, r1	; 0x05
    1a82:	04 c0       	rjmp	.+8      	; 0x1a8c <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    1a84:	0e 94 75 0d 	call	0x1aea	; 0x1aea <TWI_stop>
    return SUCCESS;
    1a88:	81 e0       	ldi	r24, 0x01	; 1
    1a8a:	8d 83       	std	Y+5, r24	; 0x05
    1a8c:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1a8e:	0f 90       	pop	r0
    1a90:	0f 90       	pop	r0
    1a92:	0f 90       	pop	r0
    1a94:	0f 90       	pop	r0
    1a96:	0f 90       	pop	r0
    1a98:	cf 91       	pop	r28
    1a9a:	df 91       	pop	r29
    1a9c:	08 95       	ret

00001a9e <TWI_init>:
 */
 
#include "i2c.h"

void TWI_init(void)
{
    1a9e:	df 93       	push	r29
    1aa0:	cf 93       	push	r28
    1aa2:	cd b7       	in	r28, 0x3d	; 61
    1aa4:	de b7       	in	r29, 0x3e	; 62
    /* Bit Rate: 400.000 kbps using zero pre-scaler TWPS=00 and F_CPU=8Mhz */
    TWBR = 0x02;
    1aa6:	e0 e2       	ldi	r30, 0x20	; 32
    1aa8:	f0 e0       	ldi	r31, 0x00	; 0
    1aaa:	82 e0       	ldi	r24, 0x02	; 2
    1aac:	80 83       	st	Z, r24
	TWSR = 0x00;
    1aae:	e1 e2       	ldi	r30, 0x21	; 33
    1ab0:	f0 e0       	ldi	r31, 0x00	; 0
    1ab2:	10 82       	st	Z, r1
	
    /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)
       General Call Recognition: Off */
    TWAR = 0b00000010; // my address = 0x01 :) 
    1ab4:	e2 e2       	ldi	r30, 0x22	; 34
    1ab6:	f0 e0       	ldi	r31, 0x00	; 0
    1ab8:	82 e0       	ldi	r24, 0x02	; 2
    1aba:	80 83       	st	Z, r24
	
    TWCR = (1<<TWEN); /* enable TWI */
    1abc:	e6 e5       	ldi	r30, 0x56	; 86
    1abe:	f0 e0       	ldi	r31, 0x00	; 0
    1ac0:	84 e0       	ldi	r24, 0x04	; 4
    1ac2:	80 83       	st	Z, r24
}
    1ac4:	cf 91       	pop	r28
    1ac6:	df 91       	pop	r29
    1ac8:	08 95       	ret

00001aca <TWI_start>:

void TWI_start(void)
{
    1aca:	df 93       	push	r29
    1acc:	cf 93       	push	r28
    1ace:	cd b7       	in	r28, 0x3d	; 61
    1ad0:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    1ad2:	e6 e5       	ldi	r30, 0x56	; 86
    1ad4:	f0 e0       	ldi	r31, 0x00	; 0
    1ad6:	84 ea       	ldi	r24, 0xA4	; 164
    1ad8:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1ada:	e6 e5       	ldi	r30, 0x56	; 86
    1adc:	f0 e0       	ldi	r31, 0x00	; 0
    1ade:	80 81       	ld	r24, Z
    1ae0:	88 23       	and	r24, r24
    1ae2:	dc f7       	brge	.-10     	; 0x1ada <TWI_start+0x10>
}
    1ae4:	cf 91       	pop	r28
    1ae6:	df 91       	pop	r29
    1ae8:	08 95       	ret

00001aea <TWI_stop>:

void TWI_stop(void)
{
    1aea:	df 93       	push	r29
    1aec:	cf 93       	push	r28
    1aee:	cd b7       	in	r28, 0x3d	; 61
    1af0:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    1af2:	e6 e5       	ldi	r30, 0x56	; 86
    1af4:	f0 e0       	ldi	r31, 0x00	; 0
    1af6:	84 e9       	ldi	r24, 0x94	; 148
    1af8:	80 83       	st	Z, r24
}
    1afa:	cf 91       	pop	r28
    1afc:	df 91       	pop	r29
    1afe:	08 95       	ret

00001b00 <TWI_write>:

void TWI_write(uint8 data)
{
    1b00:	df 93       	push	r29
    1b02:	cf 93       	push	r28
    1b04:	0f 92       	push	r0
    1b06:	cd b7       	in	r28, 0x3d	; 61
    1b08:	de b7       	in	r29, 0x3e	; 62
    1b0a:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    1b0c:	e3 e2       	ldi	r30, 0x23	; 35
    1b0e:	f0 e0       	ldi	r31, 0x00	; 0
    1b10:	89 81       	ldd	r24, Y+1	; 0x01
    1b12:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    1b14:	e6 e5       	ldi	r30, 0x56	; 86
    1b16:	f0 e0       	ldi	r31, 0x00	; 0
    1b18:	84 e8       	ldi	r24, 0x84	; 132
    1b1a:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1b1c:	e6 e5       	ldi	r30, 0x56	; 86
    1b1e:	f0 e0       	ldi	r31, 0x00	; 0
    1b20:	80 81       	ld	r24, Z
    1b22:	88 23       	and	r24, r24
    1b24:	dc f7       	brge	.-10     	; 0x1b1c <TWI_write+0x1c>
}
    1b26:	0f 90       	pop	r0
    1b28:	cf 91       	pop	r28
    1b2a:	df 91       	pop	r29
    1b2c:	08 95       	ret

00001b2e <TWI_readWithACK>:

uint8 TWI_readWithACK(void)
{
    1b2e:	df 93       	push	r29
    1b30:	cf 93       	push	r28
    1b32:	cd b7       	in	r28, 0x3d	; 61
    1b34:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    1b36:	e6 e5       	ldi	r30, 0x56	; 86
    1b38:	f0 e0       	ldi	r31, 0x00	; 0
    1b3a:	84 ec       	ldi	r24, 0xC4	; 196
    1b3c:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1b3e:	e6 e5       	ldi	r30, 0x56	; 86
    1b40:	f0 e0       	ldi	r31, 0x00	; 0
    1b42:	80 81       	ld	r24, Z
    1b44:	88 23       	and	r24, r24
    1b46:	dc f7       	brge	.-10     	; 0x1b3e <TWI_readWithACK+0x10>
    /* Read Data */
    return TWDR;
    1b48:	e3 e2       	ldi	r30, 0x23	; 35
    1b4a:	f0 e0       	ldi	r31, 0x00	; 0
    1b4c:	80 81       	ld	r24, Z
}
    1b4e:	cf 91       	pop	r28
    1b50:	df 91       	pop	r29
    1b52:	08 95       	ret

00001b54 <TWI_readWithNACK>:

uint8 TWI_readWithNACK(void)
{
    1b54:	df 93       	push	r29
    1b56:	cf 93       	push	r28
    1b58:	cd b7       	in	r28, 0x3d	; 61
    1b5a:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    1b5c:	e6 e5       	ldi	r30, 0x56	; 86
    1b5e:	f0 e0       	ldi	r31, 0x00	; 0
    1b60:	84 e8       	ldi	r24, 0x84	; 132
    1b62:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1b64:	e6 e5       	ldi	r30, 0x56	; 86
    1b66:	f0 e0       	ldi	r31, 0x00	; 0
    1b68:	80 81       	ld	r24, Z
    1b6a:	88 23       	and	r24, r24
    1b6c:	dc f7       	brge	.-10     	; 0x1b64 <TWI_readWithNACK+0x10>
    /* Read Data */
    return TWDR;
    1b6e:	e3 e2       	ldi	r30, 0x23	; 35
    1b70:	f0 e0       	ldi	r31, 0x00	; 0
    1b72:	80 81       	ld	r24, Z
}
    1b74:	cf 91       	pop	r28
    1b76:	df 91       	pop	r29
    1b78:	08 95       	ret

00001b7a <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    1b7a:	df 93       	push	r29
    1b7c:	cf 93       	push	r28
    1b7e:	0f 92       	push	r0
    1b80:	cd b7       	in	r28, 0x3d	; 61
    1b82:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    1b84:	e1 e2       	ldi	r30, 0x21	; 33
    1b86:	f0 e0       	ldi	r31, 0x00	; 0
    1b88:	80 81       	ld	r24, Z
    1b8a:	88 7f       	andi	r24, 0xF8	; 248
    1b8c:	89 83       	std	Y+1, r24	; 0x01
    return status;
    1b8e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1b90:	0f 90       	pop	r0
    1b92:	cf 91       	pop	r28
    1b94:	df 91       	pop	r29
    1b96:	08 95       	ret

00001b98 <motor_on_ClockWise>:
 *
 * [Returns]:      NONE
 ***************************************************************************************************/

void motor_on_ClockWise(void)
{
    1b98:	df 93       	push	r29
    1b9a:	cf 93       	push	r28
    1b9c:	cd b7       	in	r28, 0x3d	; 61
    1b9e:	de b7       	in	r29, 0x3e	; 62
	MOTOR_DATA_PORT = CLEAR_BIT(MOTOR_DATA_PORT , MOTOR_PIN_IN1);
    1ba0:	2b e3       	ldi	r18, 0x3B	; 59
    1ba2:	30 e0       	ldi	r19, 0x00	; 0
    1ba4:	ab e3       	ldi	r26, 0x3B	; 59
    1ba6:	b0 e0       	ldi	r27, 0x00	; 0
    1ba8:	eb e3       	ldi	r30, 0x3B	; 59
    1baa:	f0 e0       	ldi	r31, 0x00	; 0
    1bac:	80 81       	ld	r24, Z
    1bae:	87 7f       	andi	r24, 0xF7	; 247
    1bb0:	8c 93       	st	X, r24
    1bb2:	8c 91       	ld	r24, X
    1bb4:	f9 01       	movw	r30, r18
    1bb6:	80 83       	st	Z, r24
	MOTOR_DATA_PORT = SET_BIT(MOTOR_DATA_PORT , MOTOR_PIN_IN2);
    1bb8:	2b e3       	ldi	r18, 0x3B	; 59
    1bba:	30 e0       	ldi	r19, 0x00	; 0
    1bbc:	ab e3       	ldi	r26, 0x3B	; 59
    1bbe:	b0 e0       	ldi	r27, 0x00	; 0
    1bc0:	eb e3       	ldi	r30, 0x3B	; 59
    1bc2:	f0 e0       	ldi	r31, 0x00	; 0
    1bc4:	80 81       	ld	r24, Z
    1bc6:	80 61       	ori	r24, 0x10	; 16
    1bc8:	8c 93       	st	X, r24
    1bca:	8c 91       	ld	r24, X
    1bcc:	f9 01       	movw	r30, r18
    1bce:	80 83       	st	Z, r24

}/*End of motor_onClockWise*/
    1bd0:	cf 91       	pop	r28
    1bd2:	df 91       	pop	r29
    1bd4:	08 95       	ret

00001bd6 <motor_onAnti_ClockWise>:
 *
 * [Returns]:      NONE
 ***************************************************************************************************/

void motor_onAnti_ClockWise(void)
{
    1bd6:	df 93       	push	r29
    1bd8:	cf 93       	push	r28
    1bda:	cd b7       	in	r28, 0x3d	; 61
    1bdc:	de b7       	in	r29, 0x3e	; 62
	MOTOR_DATA_PORT = CLEAR_BIT( MOTOR_DATA_PORT, MOTOR_PIN_IN2);
    1bde:	2b e3       	ldi	r18, 0x3B	; 59
    1be0:	30 e0       	ldi	r19, 0x00	; 0
    1be2:	ab e3       	ldi	r26, 0x3B	; 59
    1be4:	b0 e0       	ldi	r27, 0x00	; 0
    1be6:	eb e3       	ldi	r30, 0x3B	; 59
    1be8:	f0 e0       	ldi	r31, 0x00	; 0
    1bea:	80 81       	ld	r24, Z
    1bec:	8f 7e       	andi	r24, 0xEF	; 239
    1bee:	8c 93       	st	X, r24
    1bf0:	8c 91       	ld	r24, X
    1bf2:	f9 01       	movw	r30, r18
    1bf4:	80 83       	st	Z, r24
	MOTOR_DATA_PORT = SET_BIT (MOTOR_DATA_PORT, MOTOR_PIN_IN1);
    1bf6:	2b e3       	ldi	r18, 0x3B	; 59
    1bf8:	30 e0       	ldi	r19, 0x00	; 0
    1bfa:	ab e3       	ldi	r26, 0x3B	; 59
    1bfc:	b0 e0       	ldi	r27, 0x00	; 0
    1bfe:	eb e3       	ldi	r30, 0x3B	; 59
    1c00:	f0 e0       	ldi	r31, 0x00	; 0
    1c02:	80 81       	ld	r24, Z
    1c04:	88 60       	ori	r24, 0x08	; 8
    1c06:	8c 93       	st	X, r24
    1c08:	8c 91       	ld	r24, X
    1c0a:	f9 01       	movw	r30, r18
    1c0c:	80 83       	st	Z, r24

}/*End of motor_onClockWise*/
    1c0e:	cf 91       	pop	r28
    1c10:	df 91       	pop	r29
    1c12:	08 95       	ret

00001c14 <motor_on_Stop>:
 * [Out]           NONE
 *
 * [Returns]:      NONE
 ***************************************************************************************************/
void motor_on_Stop(void)
{
    1c14:	df 93       	push	r29
    1c16:	cf 93       	push	r28
    1c18:	cd b7       	in	r28, 0x3d	; 61
    1c1a:	de b7       	in	r29, 0x3e	; 62
	MOTOR_DATA_PORT = CLEAR_BIT(MOTOR_DATA_PORT , MOTOR_PIN_IN2);
    1c1c:	2b e3       	ldi	r18, 0x3B	; 59
    1c1e:	30 e0       	ldi	r19, 0x00	; 0
    1c20:	ab e3       	ldi	r26, 0x3B	; 59
    1c22:	b0 e0       	ldi	r27, 0x00	; 0
    1c24:	eb e3       	ldi	r30, 0x3B	; 59
    1c26:	f0 e0       	ldi	r31, 0x00	; 0
    1c28:	80 81       	ld	r24, Z
    1c2a:	8f 7e       	andi	r24, 0xEF	; 239
    1c2c:	8c 93       	st	X, r24
    1c2e:	8c 91       	ld	r24, X
    1c30:	f9 01       	movw	r30, r18
    1c32:	80 83       	st	Z, r24
	MOTOR_DATA_PORT = CLEAR_BIT( MOTOR_DATA_PORT, MOTOR_PIN_IN1);
    1c34:	2b e3       	ldi	r18, 0x3B	; 59
    1c36:	30 e0       	ldi	r19, 0x00	; 0
    1c38:	ab e3       	ldi	r26, 0x3B	; 59
    1c3a:	b0 e0       	ldi	r27, 0x00	; 0
    1c3c:	eb e3       	ldi	r30, 0x3B	; 59
    1c3e:	f0 e0       	ldi	r31, 0x00	; 0
    1c40:	80 81       	ld	r24, Z
    1c42:	87 7f       	andi	r24, 0xF7	; 247
    1c44:	8c 93       	st	X, r24
    1c46:	8c 91       	ld	r24, X
    1c48:	f9 01       	movw	r30, r18
    1c4a:	80 83       	st	Z, r24

}/*End of motor_onClockWise*/
    1c4c:	cf 91       	pop	r28
    1c4e:	df 91       	pop	r29
    1c50:	08 95       	ret

00001c52 <__vector_9>:

/**************************************************************************
 *                              Timer0
 * ************************************************************************/
ISR(TIMER0_OVF_vect)
{
    1c52:	1f 92       	push	r1
    1c54:	0f 92       	push	r0
    1c56:	0f b6       	in	r0, 0x3f	; 63
    1c58:	0f 92       	push	r0
    1c5a:	11 24       	eor	r1, r1
    1c5c:	2f 93       	push	r18
    1c5e:	3f 93       	push	r19
    1c60:	4f 93       	push	r20
    1c62:	5f 93       	push	r21
    1c64:	6f 93       	push	r22
    1c66:	7f 93       	push	r23
    1c68:	8f 93       	push	r24
    1c6a:	9f 93       	push	r25
    1c6c:	af 93       	push	r26
    1c6e:	bf 93       	push	r27
    1c70:	ef 93       	push	r30
    1c72:	ff 93       	push	r31
    1c74:	df 93       	push	r29
    1c76:	cf 93       	push	r28
    1c78:	cd b7       	in	r28, 0x3d	; 61
    1c7a:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer0_callBackPtr != NULL_PTR)
    1c7c:	80 91 79 00 	lds	r24, 0x0079
    1c80:	90 91 7a 00 	lds	r25, 0x007A
    1c84:	00 97       	sbiw	r24, 0x00	; 0
    1c86:	29 f0       	breq	.+10     	; 0x1c92 <__vector_9+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer0_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1c88:	e0 91 79 00 	lds	r30, 0x0079
    1c8c:	f0 91 7a 00 	lds	r31, 0x007A
    1c90:	09 95       	icall
	}
}
    1c92:	cf 91       	pop	r28
    1c94:	df 91       	pop	r29
    1c96:	ff 91       	pop	r31
    1c98:	ef 91       	pop	r30
    1c9a:	bf 91       	pop	r27
    1c9c:	af 91       	pop	r26
    1c9e:	9f 91       	pop	r25
    1ca0:	8f 91       	pop	r24
    1ca2:	7f 91       	pop	r23
    1ca4:	6f 91       	pop	r22
    1ca6:	5f 91       	pop	r21
    1ca8:	4f 91       	pop	r20
    1caa:	3f 91       	pop	r19
    1cac:	2f 91       	pop	r18
    1cae:	0f 90       	pop	r0
    1cb0:	0f be       	out	0x3f, r0	; 63
    1cb2:	0f 90       	pop	r0
    1cb4:	1f 90       	pop	r1
    1cb6:	18 95       	reti

00001cb8 <__vector_19>:

ISR(TIMER0_COMP_vect)
{
    1cb8:	1f 92       	push	r1
    1cba:	0f 92       	push	r0
    1cbc:	0f b6       	in	r0, 0x3f	; 63
    1cbe:	0f 92       	push	r0
    1cc0:	11 24       	eor	r1, r1
    1cc2:	2f 93       	push	r18
    1cc4:	3f 93       	push	r19
    1cc6:	4f 93       	push	r20
    1cc8:	5f 93       	push	r21
    1cca:	6f 93       	push	r22
    1ccc:	7f 93       	push	r23
    1cce:	8f 93       	push	r24
    1cd0:	9f 93       	push	r25
    1cd2:	af 93       	push	r26
    1cd4:	bf 93       	push	r27
    1cd6:	ef 93       	push	r30
    1cd8:	ff 93       	push	r31
    1cda:	df 93       	push	r29
    1cdc:	cf 93       	push	r28
    1cde:	cd b7       	in	r28, 0x3d	; 61
    1ce0:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer0_callBackPtr != NULL_PTR)
    1ce2:	80 91 79 00 	lds	r24, 0x0079
    1ce6:	90 91 7a 00 	lds	r25, 0x007A
    1cea:	00 97       	sbiw	r24, 0x00	; 0
    1cec:	29 f0       	breq	.+10     	; 0x1cf8 <__vector_19+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer0_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1cee:	e0 91 79 00 	lds	r30, 0x0079
    1cf2:	f0 91 7a 00 	lds	r31, 0x007A
    1cf6:	09 95       	icall
	}
}
    1cf8:	cf 91       	pop	r28
    1cfa:	df 91       	pop	r29
    1cfc:	ff 91       	pop	r31
    1cfe:	ef 91       	pop	r30
    1d00:	bf 91       	pop	r27
    1d02:	af 91       	pop	r26
    1d04:	9f 91       	pop	r25
    1d06:	8f 91       	pop	r24
    1d08:	7f 91       	pop	r23
    1d0a:	6f 91       	pop	r22
    1d0c:	5f 91       	pop	r21
    1d0e:	4f 91       	pop	r20
    1d10:	3f 91       	pop	r19
    1d12:	2f 91       	pop	r18
    1d14:	0f 90       	pop	r0
    1d16:	0f be       	out	0x3f, r0	; 63
    1d18:	0f 90       	pop	r0
    1d1a:	1f 90       	pop	r1
    1d1c:	18 95       	reti

00001d1e <__vector_8>:

/**************************************************************************
 *                              Timer1
 * ************************************************************************/
ISR(TIMER1_OVF_vect)
{
    1d1e:	1f 92       	push	r1
    1d20:	0f 92       	push	r0
    1d22:	0f b6       	in	r0, 0x3f	; 63
    1d24:	0f 92       	push	r0
    1d26:	11 24       	eor	r1, r1
    1d28:	2f 93       	push	r18
    1d2a:	3f 93       	push	r19
    1d2c:	4f 93       	push	r20
    1d2e:	5f 93       	push	r21
    1d30:	6f 93       	push	r22
    1d32:	7f 93       	push	r23
    1d34:	8f 93       	push	r24
    1d36:	9f 93       	push	r25
    1d38:	af 93       	push	r26
    1d3a:	bf 93       	push	r27
    1d3c:	ef 93       	push	r30
    1d3e:	ff 93       	push	r31
    1d40:	df 93       	push	r29
    1d42:	cf 93       	push	r28
    1d44:	cd b7       	in	r28, 0x3d	; 61
    1d46:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer1_callBackPtr != NULL_PTR)
    1d48:	80 91 7b 00 	lds	r24, 0x007B
    1d4c:	90 91 7c 00 	lds	r25, 0x007C
    1d50:	00 97       	sbiw	r24, 0x00	; 0
    1d52:	29 f0       	breq	.+10     	; 0x1d5e <__vector_8+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer1_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1d54:	e0 91 7b 00 	lds	r30, 0x007B
    1d58:	f0 91 7c 00 	lds	r31, 0x007C
    1d5c:	09 95       	icall
	}
}
    1d5e:	cf 91       	pop	r28
    1d60:	df 91       	pop	r29
    1d62:	ff 91       	pop	r31
    1d64:	ef 91       	pop	r30
    1d66:	bf 91       	pop	r27
    1d68:	af 91       	pop	r26
    1d6a:	9f 91       	pop	r25
    1d6c:	8f 91       	pop	r24
    1d6e:	7f 91       	pop	r23
    1d70:	6f 91       	pop	r22
    1d72:	5f 91       	pop	r21
    1d74:	4f 91       	pop	r20
    1d76:	3f 91       	pop	r19
    1d78:	2f 91       	pop	r18
    1d7a:	0f 90       	pop	r0
    1d7c:	0f be       	out	0x3f, r0	; 63
    1d7e:	0f 90       	pop	r0
    1d80:	1f 90       	pop	r1
    1d82:	18 95       	reti

00001d84 <__vector_6>:

ISR(TIMER1_COMPA_vect)
{
    1d84:	1f 92       	push	r1
    1d86:	0f 92       	push	r0
    1d88:	0f b6       	in	r0, 0x3f	; 63
    1d8a:	0f 92       	push	r0
    1d8c:	11 24       	eor	r1, r1
    1d8e:	2f 93       	push	r18
    1d90:	3f 93       	push	r19
    1d92:	4f 93       	push	r20
    1d94:	5f 93       	push	r21
    1d96:	6f 93       	push	r22
    1d98:	7f 93       	push	r23
    1d9a:	8f 93       	push	r24
    1d9c:	9f 93       	push	r25
    1d9e:	af 93       	push	r26
    1da0:	bf 93       	push	r27
    1da2:	ef 93       	push	r30
    1da4:	ff 93       	push	r31
    1da6:	df 93       	push	r29
    1da8:	cf 93       	push	r28
    1daa:	cd b7       	in	r28, 0x3d	; 61
    1dac:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer1_callBackPtr != NULL_PTR)
    1dae:	80 91 7b 00 	lds	r24, 0x007B
    1db2:	90 91 7c 00 	lds	r25, 0x007C
    1db6:	00 97       	sbiw	r24, 0x00	; 0
    1db8:	29 f0       	breq	.+10     	; 0x1dc4 <__vector_6+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer1_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1dba:	e0 91 7b 00 	lds	r30, 0x007B
    1dbe:	f0 91 7c 00 	lds	r31, 0x007C
    1dc2:	09 95       	icall
	}
}
    1dc4:	cf 91       	pop	r28
    1dc6:	df 91       	pop	r29
    1dc8:	ff 91       	pop	r31
    1dca:	ef 91       	pop	r30
    1dcc:	bf 91       	pop	r27
    1dce:	af 91       	pop	r26
    1dd0:	9f 91       	pop	r25
    1dd2:	8f 91       	pop	r24
    1dd4:	7f 91       	pop	r23
    1dd6:	6f 91       	pop	r22
    1dd8:	5f 91       	pop	r21
    1dda:	4f 91       	pop	r20
    1ddc:	3f 91       	pop	r19
    1dde:	2f 91       	pop	r18
    1de0:	0f 90       	pop	r0
    1de2:	0f be       	out	0x3f, r0	; 63
    1de4:	0f 90       	pop	r0
    1de6:	1f 90       	pop	r1
    1de8:	18 95       	reti

00001dea <__vector_4>:

/**************************************************************************
 *                              Timer2
 * ************************************************************************/
ISR(TIMER2_OVF_vect)
{
    1dea:	1f 92       	push	r1
    1dec:	0f 92       	push	r0
    1dee:	0f b6       	in	r0, 0x3f	; 63
    1df0:	0f 92       	push	r0
    1df2:	11 24       	eor	r1, r1
    1df4:	2f 93       	push	r18
    1df6:	3f 93       	push	r19
    1df8:	4f 93       	push	r20
    1dfa:	5f 93       	push	r21
    1dfc:	6f 93       	push	r22
    1dfe:	7f 93       	push	r23
    1e00:	8f 93       	push	r24
    1e02:	9f 93       	push	r25
    1e04:	af 93       	push	r26
    1e06:	bf 93       	push	r27
    1e08:	ef 93       	push	r30
    1e0a:	ff 93       	push	r31
    1e0c:	df 93       	push	r29
    1e0e:	cf 93       	push	r28
    1e10:	cd b7       	in	r28, 0x3d	; 61
    1e12:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer2_callBackPtr != NULL_PTR)
    1e14:	80 91 7d 00 	lds	r24, 0x007D
    1e18:	90 91 7e 00 	lds	r25, 0x007E
    1e1c:	00 97       	sbiw	r24, 0x00	; 0
    1e1e:	29 f0       	breq	.+10     	; 0x1e2a <__vector_4+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer2_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1e20:	e0 91 7d 00 	lds	r30, 0x007D
    1e24:	f0 91 7e 00 	lds	r31, 0x007E
    1e28:	09 95       	icall
	}
}
    1e2a:	cf 91       	pop	r28
    1e2c:	df 91       	pop	r29
    1e2e:	ff 91       	pop	r31
    1e30:	ef 91       	pop	r30
    1e32:	bf 91       	pop	r27
    1e34:	af 91       	pop	r26
    1e36:	9f 91       	pop	r25
    1e38:	8f 91       	pop	r24
    1e3a:	7f 91       	pop	r23
    1e3c:	6f 91       	pop	r22
    1e3e:	5f 91       	pop	r21
    1e40:	4f 91       	pop	r20
    1e42:	3f 91       	pop	r19
    1e44:	2f 91       	pop	r18
    1e46:	0f 90       	pop	r0
    1e48:	0f be       	out	0x3f, r0	; 63
    1e4a:	0f 90       	pop	r0
    1e4c:	1f 90       	pop	r1
    1e4e:	18 95       	reti

00001e50 <__vector_3>:

ISR(TIMER2_COMP_vect)
{
    1e50:	1f 92       	push	r1
    1e52:	0f 92       	push	r0
    1e54:	0f b6       	in	r0, 0x3f	; 63
    1e56:	0f 92       	push	r0
    1e58:	11 24       	eor	r1, r1
    1e5a:	2f 93       	push	r18
    1e5c:	3f 93       	push	r19
    1e5e:	4f 93       	push	r20
    1e60:	5f 93       	push	r21
    1e62:	6f 93       	push	r22
    1e64:	7f 93       	push	r23
    1e66:	8f 93       	push	r24
    1e68:	9f 93       	push	r25
    1e6a:	af 93       	push	r26
    1e6c:	bf 93       	push	r27
    1e6e:	ef 93       	push	r30
    1e70:	ff 93       	push	r31
    1e72:	df 93       	push	r29
    1e74:	cf 93       	push	r28
    1e76:	cd b7       	in	r28, 0x3d	; 61
    1e78:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer2_callBackPtr != NULL_PTR)
    1e7a:	80 91 7d 00 	lds	r24, 0x007D
    1e7e:	90 91 7e 00 	lds	r25, 0x007E
    1e82:	00 97       	sbiw	r24, 0x00	; 0
    1e84:	29 f0       	breq	.+10     	; 0x1e90 <__vector_3+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer2_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1e86:	e0 91 7d 00 	lds	r30, 0x007D
    1e8a:	f0 91 7e 00 	lds	r31, 0x007E
    1e8e:	09 95       	icall
	}
}
    1e90:	cf 91       	pop	r28
    1e92:	df 91       	pop	r29
    1e94:	ff 91       	pop	r31
    1e96:	ef 91       	pop	r30
    1e98:	bf 91       	pop	r27
    1e9a:	af 91       	pop	r26
    1e9c:	9f 91       	pop	r25
    1e9e:	8f 91       	pop	r24
    1ea0:	7f 91       	pop	r23
    1ea2:	6f 91       	pop	r22
    1ea4:	5f 91       	pop	r21
    1ea6:	4f 91       	pop	r20
    1ea8:	3f 91       	pop	r19
    1eaa:	2f 91       	pop	r18
    1eac:	0f 90       	pop	r0
    1eae:	0f be       	out	0x3f, r0	; 63
    1eb0:	0f 90       	pop	r0
    1eb2:	1f 90       	pop	r1
    1eb4:	18 95       	reti

00001eb6 <Timer_init>:
 *
 * [Returns]:      NONE
 ***************************************************************************************************/

void Timer_init(const Timer_ConfigType * Config_Ptr)
{
    1eb6:	df 93       	push	r29
    1eb8:	cf 93       	push	r28
    1eba:	cd b7       	in	r28, 0x3d	; 61
    1ebc:	de b7       	in	r29, 0x3e	; 62
    1ebe:	6a 97       	sbiw	r28, 0x1a	; 26
    1ec0:	0f b6       	in	r0, 0x3f	; 63
    1ec2:	f8 94       	cli
    1ec4:	de bf       	out	0x3e, r29	; 62
    1ec6:	0f be       	out	0x3f, r0	; 63
    1ec8:	cd bf       	out	0x3d, r28	; 61
    1eca:	9a 83       	std	Y+2, r25	; 0x02
    1ecc:	89 83       	std	Y+1, r24	; 0x01

	switch(Config_Ptr->timer_ID)
    1ece:	e9 81       	ldd	r30, Y+1	; 0x01
    1ed0:	fa 81       	ldd	r31, Y+2	; 0x02
    1ed2:	80 85       	ldd	r24, Z+8	; 0x08
    1ed4:	28 2f       	mov	r18, r24
    1ed6:	30 e0       	ldi	r19, 0x00	; 0
    1ed8:	3a 8f       	std	Y+26, r19	; 0x1a
    1eda:	29 8f       	std	Y+25, r18	; 0x19
    1edc:	89 8d       	ldd	r24, Y+25	; 0x19
    1ede:	9a 8d       	ldd	r25, Y+26	; 0x1a
    1ee0:	81 30       	cpi	r24, 0x01	; 1
    1ee2:	91 05       	cpc	r25, r1
    1ee4:	09 f4       	brne	.+2      	; 0x1ee8 <Timer_init+0x32>
    1ee6:	cf c0       	rjmp	.+414    	; 0x2086 <Timer_init+0x1d0>
    1ee8:	e9 8d       	ldd	r30, Y+25	; 0x19
    1eea:	fa 8d       	ldd	r31, Y+26	; 0x1a
    1eec:	e2 30       	cpi	r30, 0x02	; 2
    1eee:	f1 05       	cpc	r31, r1
    1ef0:	09 f4       	brne	.+2      	; 0x1ef4 <Timer_init+0x3e>
    1ef2:	9c c1       	rjmp	.+824    	; 0x222c <Timer_init+0x376>
    1ef4:	29 8d       	ldd	r18, Y+25	; 0x19
    1ef6:	3a 8d       	ldd	r19, Y+26	; 0x1a
    1ef8:	21 15       	cp	r18, r1
    1efa:	31 05       	cpc	r19, r1
    1efc:	09 f0       	breq	.+2      	; 0x1f00 <Timer_init+0x4a>
    1efe:	5e c2       	rjmp	.+1212   	; 0x23bc <Timer_init+0x506>
	{

	case Timer0:

		/*Clear registers of Timer0 before accessing any of them*/
		TIMER0_CONTROL_REGIRSTER        &= 0X00;
    1f00:	e3 e5       	ldi	r30, 0x53	; 83
    1f02:	f0 e0       	ldi	r31, 0x00	; 0
    1f04:	30 81       	ld	r19, Z
    1f06:	e3 e5       	ldi	r30, 0x53	; 83
    1f08:	f0 e0       	ldi	r31, 0x00	; 0
    1f0a:	10 82       	st	Z, r1
		TIMER0_INITIAL_VALUE_REGISTER   &= 0X00;
    1f0c:	e2 e5       	ldi	r30, 0x52	; 82
    1f0e:	f0 e0       	ldi	r31, 0x00	; 0
    1f10:	80 81       	ld	r24, Z
    1f12:	e2 e5       	ldi	r30, 0x52	; 82
    1f14:	f0 e0       	ldi	r31, 0x00	; 0
    1f16:	10 82       	st	Z, r1
		TIMER0_OUTPUT_COMPARE_REGISTER  &= 0X00;
    1f18:	ec e5       	ldi	r30, 0x5C	; 92
    1f1a:	f0 e0       	ldi	r31, 0x00	; 0
    1f1c:	90 81       	ld	r25, Z
    1f1e:	ec e5       	ldi	r30, 0x5C	; 92
    1f20:	f0 e0       	ldi	r31, 0x00	; 0
    1f22:	10 82       	st	Z, r1
		TIMER0_INTERRUPT_MASK_REGISTER  &= 0X00;
    1f24:	e9 e5       	ldi	r30, 0x59	; 89
    1f26:	f0 e0       	ldi	r31, 0x00	; 0
    1f28:	20 81       	ld	r18, Z
    1f2a:	e9 e5       	ldi	r30, 0x59	; 89
    1f2c:	f0 e0       	ldi	r31, 0x00	; 0
    1f2e:	10 82       	st	Z, r1
		 * Configure initial value for Timer0 to start count from it
		 * Anding with 0XFF to make sure the value won't exceed
		 * 255 as it is 8-bit Timer
		 */

		TIMER0_CONTROL_REGIRSTER = ( (Config_Ptr->timer_InitialValue) ) & 0XFF;
    1f30:	23 e5       	ldi	r18, 0x53	; 83
    1f32:	30 e0       	ldi	r19, 0x00	; 0
    1f34:	e9 81       	ldd	r30, Y+1	; 0x01
    1f36:	fa 81       	ldd	r31, Y+2	; 0x02
    1f38:	80 81       	ld	r24, Z
    1f3a:	91 81       	ldd	r25, Z+1	; 0x01
    1f3c:	a2 81       	ldd	r26, Z+2	; 0x02
    1f3e:	b3 81       	ldd	r27, Z+3	; 0x03
    1f40:	f9 01       	movw	r30, r18
    1f42:	80 83       	st	Z, r24
		 * Anding with 0XF8 to make sure the first 3-bits in TCCR0 register=0
		 * ORing with the selected timer clock to include it in the first 3-bits
		 * and keep the other bits as they are
		 */

		TIMER0_CONTROL_REGIRSTER = (TIMER0_CONTROL_REGIRSTER  & TIMER0_CLEAR_CLOCK_BITS_VALUE) | (Config_Ptr->timer_clock);
    1f44:	a3 e5       	ldi	r26, 0x53	; 83
    1f46:	b0 e0       	ldi	r27, 0x00	; 0
    1f48:	e3 e5       	ldi	r30, 0x53	; 83
    1f4a:	f0 e0       	ldi	r31, 0x00	; 0
    1f4c:	80 81       	ld	r24, Z
    1f4e:	98 2f       	mov	r25, r24
    1f50:	98 7f       	andi	r25, 0xF8	; 248
    1f52:	e9 81       	ldd	r30, Y+1	; 0x01
    1f54:	fa 81       	ldd	r31, Y+2	; 0x02
    1f56:	81 85       	ldd	r24, Z+9	; 0x09
    1f58:	89 2b       	or	r24, r25
    1f5a:	8c 93       	st	X, r24
		 * Configure compare output mode to work with normal port operation
		 * OC0 disconnected
		 * Clear COM00 bit in TCCR0 register
		 * Clear COM01 bit in TCCR0 register
		 */
		TIMER0_CONTROL_REGIRSTER  = CLEAR_BIT(TIMER0_CONTROL_REGIRSTER , TIMER0_COMPARE_OUTPUT_MODE_BIT0);
    1f5c:	23 e5       	ldi	r18, 0x53	; 83
    1f5e:	30 e0       	ldi	r19, 0x00	; 0
    1f60:	a3 e5       	ldi	r26, 0x53	; 83
    1f62:	b0 e0       	ldi	r27, 0x00	; 0
    1f64:	e3 e5       	ldi	r30, 0x53	; 83
    1f66:	f0 e0       	ldi	r31, 0x00	; 0
    1f68:	80 81       	ld	r24, Z
    1f6a:	8f 7e       	andi	r24, 0xEF	; 239
    1f6c:	8c 93       	st	X, r24
    1f6e:	8c 91       	ld	r24, X
    1f70:	f9 01       	movw	r30, r18
    1f72:	80 83       	st	Z, r24
		TIMER0_CONTROL_REGIRSTER  = CLEAR_BIT(TIMER0_CONTROL_REGIRSTER , TIMER0_COMPARE_OUTPUT_MODE_BIT1);
    1f74:	23 e5       	ldi	r18, 0x53	; 83
    1f76:	30 e0       	ldi	r19, 0x00	; 0
    1f78:	a3 e5       	ldi	r26, 0x53	; 83
    1f7a:	b0 e0       	ldi	r27, 0x00	; 0
    1f7c:	e3 e5       	ldi	r30, 0x53	; 83
    1f7e:	f0 e0       	ldi	r31, 0x00	; 0
    1f80:	80 81       	ld	r24, Z
    1f82:	8f 7d       	andi	r24, 0xDF	; 223
    1f84:	8c 93       	st	X, r24
    1f86:	8c 91       	ld	r24, X
    1f88:	f9 01       	movw	r30, r18
    1f8a:	80 83       	st	Z, r24

		switch(Config_Ptr->timer_mode)
    1f8c:	e9 81       	ldd	r30, Y+1	; 0x01
    1f8e:	fa 81       	ldd	r31, Y+2	; 0x02
    1f90:	82 85       	ldd	r24, Z+10	; 0x0a
    1f92:	28 2f       	mov	r18, r24
    1f94:	30 e0       	ldi	r19, 0x00	; 0
    1f96:	3c 8b       	std	Y+20, r19	; 0x14
    1f98:	2b 8b       	std	Y+19, r18	; 0x13
    1f9a:	8b 89       	ldd	r24, Y+19	; 0x13
    1f9c:	9c 89       	ldd	r25, Y+20	; 0x14
    1f9e:	00 97       	sbiw	r24, 0x00	; 0
    1fa0:	31 f0       	breq	.+12     	; 0x1fae <Timer_init+0xf8>
    1fa2:	eb 89       	ldd	r30, Y+19	; 0x13
    1fa4:	fc 89       	ldd	r31, Y+20	; 0x14
    1fa6:	e1 30       	cpi	r30, 0x01	; 1
    1fa8:	f1 05       	cpc	r31, r1
    1faa:	91 f1       	breq	.+100    	; 0x2010 <Timer_init+0x15a>
    1fac:	07 c2       	rjmp	.+1038   	; 0x23bc <Timer_init+0x506>
			/*
			 * Configure wave form generation mode to work with normal mode
			 * Clear WGM00 bit in TCCR0 register
			 * Clear WGM01 bit in TCCR0 register
			 */
			TIMER0_CONTROL_REGIRSTER  = CLEAR_BIT(TIMER0_CONTROL_REGIRSTER , TIMER0_WAVE_FORM_GENERATION_BIT0);
    1fae:	23 e5       	ldi	r18, 0x53	; 83
    1fb0:	30 e0       	ldi	r19, 0x00	; 0
    1fb2:	a3 e5       	ldi	r26, 0x53	; 83
    1fb4:	b0 e0       	ldi	r27, 0x00	; 0
    1fb6:	e3 e5       	ldi	r30, 0x53	; 83
    1fb8:	f0 e0       	ldi	r31, 0x00	; 0
    1fba:	80 81       	ld	r24, Z
    1fbc:	8f 7b       	andi	r24, 0xBF	; 191
    1fbe:	8c 93       	st	X, r24
    1fc0:	8c 91       	ld	r24, X
    1fc2:	f9 01       	movw	r30, r18
    1fc4:	80 83       	st	Z, r24
			TIMER0_CONTROL_REGIRSTER  = CLEAR_BIT(TIMER0_CONTROL_REGIRSTER , TIMER0_WAVE_FORM_GENERATION_BIT1);
    1fc6:	23 e5       	ldi	r18, 0x53	; 83
    1fc8:	30 e0       	ldi	r19, 0x00	; 0
    1fca:	a3 e5       	ldi	r26, 0x53	; 83
    1fcc:	b0 e0       	ldi	r27, 0x00	; 0
    1fce:	e3 e5       	ldi	r30, 0x53	; 83
    1fd0:	f0 e0       	ldi	r31, 0x00	; 0
    1fd2:	80 81       	ld	r24, Z
    1fd4:	87 7f       	andi	r24, 0xF7	; 247
    1fd6:	8c 93       	st	X, r24
    1fd8:	8c 91       	ld	r24, X
    1fda:	f9 01       	movw	r30, r18
    1fdc:	80 83       	st	Z, r24
			/*
			 * Configure FOC0 bit in the TCCR0 register to be active
			 * As Timer0 is non-PWM
			 * Make FOC0 to be Active as it is overflow mode
			 */
			TIMER0_CONTROL_REGIRSTER = SET_BIT(TIMER0_CONTROL_REGIRSTER,TIMER0_FORCE_OUTPUT_COMPARE_BIT);
    1fde:	23 e5       	ldi	r18, 0x53	; 83
    1fe0:	30 e0       	ldi	r19, 0x00	; 0
    1fe2:	a3 e5       	ldi	r26, 0x53	; 83
    1fe4:	b0 e0       	ldi	r27, 0x00	; 0
    1fe6:	e3 e5       	ldi	r30, 0x53	; 83
    1fe8:	f0 e0       	ldi	r31, 0x00	; 0
    1fea:	80 81       	ld	r24, Z
    1fec:	80 68       	ori	r24, 0x80	; 128
    1fee:	8c 93       	st	X, r24
    1ff0:	8c 91       	ld	r24, X
    1ff2:	f9 01       	movw	r30, r18
    1ff4:	80 83       	st	Z, r24
			 * Enable Timer0 overflow interrupt
			 * wait for: -Enable I-bit "mask bit" in the SREG register
			 *           -TOV0 bit in the TIFR register to be set
			 * Timer0 overflow mode is ready to work after that
			 */
			TIMER0_INTERRUPT_MASK_REGISTER = SET_BIT(TIMER0_INTERRUPT_MASK_REGISTER, TIMER0_OUTPUT_OVERFLOW_INTERRUPT);
    1ff6:	29 e5       	ldi	r18, 0x59	; 89
    1ff8:	30 e0       	ldi	r19, 0x00	; 0
    1ffa:	a9 e5       	ldi	r26, 0x59	; 89
    1ffc:	b0 e0       	ldi	r27, 0x00	; 0
    1ffe:	e9 e5       	ldi	r30, 0x59	; 89
    2000:	f0 e0       	ldi	r31, 0x00	; 0
    2002:	80 81       	ld	r24, Z
    2004:	81 60       	ori	r24, 0x01	; 1
    2006:	8c 93       	st	X, r24
    2008:	8c 91       	ld	r24, X
    200a:	f9 01       	movw	r30, r18
    200c:	80 83       	st	Z, r24
    200e:	d6 c1       	rjmp	.+940    	; 0x23bc <Timer_init+0x506>
			/*
			 * Configure wave form generation mode to work with normal mode
			 * Clear WGM00 bit in TCCR0 register
			 * Clear WGM01 bit in TCCR0 register
			 */
			TIMER0_CONTROL_REGIRSTER = CLEAR_BIT(TIMER0_CONTROL_REGIRSTER, TIMER0_WAVE_FORM_GENERATION_BIT0);
    2010:	23 e5       	ldi	r18, 0x53	; 83
    2012:	30 e0       	ldi	r19, 0x00	; 0
    2014:	a3 e5       	ldi	r26, 0x53	; 83
    2016:	b0 e0       	ldi	r27, 0x00	; 0
    2018:	e3 e5       	ldi	r30, 0x53	; 83
    201a:	f0 e0       	ldi	r31, 0x00	; 0
    201c:	80 81       	ld	r24, Z
    201e:	8f 7b       	andi	r24, 0xBF	; 191
    2020:	8c 93       	st	X, r24
    2022:	8c 91       	ld	r24, X
    2024:	f9 01       	movw	r30, r18
    2026:	80 83       	st	Z, r24
			TIMER0_CONTROL_REGIRSTER = SET_BIT(TIMER0_CONTROL_REGIRSTER, TIMER0_WAVE_FORM_GENERATION_BIT1);
    2028:	23 e5       	ldi	r18, 0x53	; 83
    202a:	30 e0       	ldi	r19, 0x00	; 0
    202c:	a3 e5       	ldi	r26, 0x53	; 83
    202e:	b0 e0       	ldi	r27, 0x00	; 0
    2030:	e3 e5       	ldi	r30, 0x53	; 83
    2032:	f0 e0       	ldi	r31, 0x00	; 0
    2034:	80 81       	ld	r24, Z
    2036:	88 60       	ori	r24, 0x08	; 8
    2038:	8c 93       	st	X, r24
    203a:	8c 91       	ld	r24, X
    203c:	f9 01       	movw	r30, r18
    203e:	80 83       	st	Z, r24
			/*
			 * Configure FOC0 bit in the TCCR0 register to be active
			 * As Timer0 is non-PWM
			 * Make FOC0 to be Active as it is compare mode
			 */
			TIMER0_CONTROL_REGIRSTER = SET_BIT(TIMER0_CONTROL_REGIRSTER, TIMER0_FORCE_OUTPUT_COMPARE_BIT);
    2040:	23 e5       	ldi	r18, 0x53	; 83
    2042:	30 e0       	ldi	r19, 0x00	; 0
    2044:	a3 e5       	ldi	r26, 0x53	; 83
    2046:	b0 e0       	ldi	r27, 0x00	; 0
    2048:	e3 e5       	ldi	r30, 0x53	; 83
    204a:	f0 e0       	ldi	r31, 0x00	; 0
    204c:	80 81       	ld	r24, Z
    204e:	80 68       	ori	r24, 0x80	; 128
    2050:	8c 93       	st	X, r24
    2052:	8c 91       	ld	r24, X
    2054:	f9 01       	movw	r30, r18
    2056:	80 83       	st	Z, r24
			/*
			 * Configure Compare match value for Timer0 to start count from it
			 * Anding with 0XFF to make sure the value won't exceed
			 * 255 as it is 8-bit Timer
			 */
			TIMER0_OUTPUT_COMPARE_REGISTER = ((Config_Ptr->timer_compare_MatchValue)) & 0XFF;
    2058:	2c e5       	ldi	r18, 0x5C	; 92
    205a:	30 e0       	ldi	r19, 0x00	; 0
    205c:	e9 81       	ldd	r30, Y+1	; 0x01
    205e:	fa 81       	ldd	r31, Y+2	; 0x02
    2060:	84 81       	ldd	r24, Z+4	; 0x04
    2062:	95 81       	ldd	r25, Z+5	; 0x05
    2064:	a6 81       	ldd	r26, Z+6	; 0x06
    2066:	b7 81       	ldd	r27, Z+7	; 0x07
    2068:	f9 01       	movw	r30, r18
    206a:	80 83       	st	Z, r24
			 * Enable Timer0 compare match interrupt
			 * wait for: -Enable I-bit "mask bit" in the SREG register
			 *           -OCF0 bit in the TIFR register to be set
			 * Timer0 compare match mode is ready to work after that
			 */
			TIMER0_INTERRUPT_MASK_REGISTER = SET_BIT(TIMER0_INTERRUPT_MASK_REGISTER, TIMER0_OUTPUT_COMPARE_MATCH_INTERRUPT);
    206c:	29 e5       	ldi	r18, 0x59	; 89
    206e:	30 e0       	ldi	r19, 0x00	; 0
    2070:	a9 e5       	ldi	r26, 0x59	; 89
    2072:	b0 e0       	ldi	r27, 0x00	; 0
    2074:	e9 e5       	ldi	r30, 0x59	; 89
    2076:	f0 e0       	ldi	r31, 0x00	; 0
    2078:	80 81       	ld	r24, Z
    207a:	82 60       	ori	r24, 0x02	; 2
    207c:	8c 93       	st	X, r24
    207e:	8c 91       	ld	r24, X
    2080:	f9 01       	movw	r30, r18
    2082:	80 83       	st	Z, r24
    2084:	9b c1       	rjmp	.+822    	; 0x23bc <Timer_init+0x506>


		case Timer1:

			/*Clear registers of Timer1 before accessing any of them*/
			TIMER1_CONTROL_REGIRSTER_A        &= 0X00;
    2086:	ef e4       	ldi	r30, 0x4F	; 79
    2088:	f0 e0       	ldi	r31, 0x00	; 0
    208a:	20 81       	ld	r18, Z
    208c:	ef e4       	ldi	r30, 0x4F	; 79
    208e:	f0 e0       	ldi	r31, 0x00	; 0
    2090:	10 82       	st	Z, r1
			TIMER1_CONTROL_REGIRSTER_B        &= 0X00;
    2092:	ee e4       	ldi	r30, 0x4E	; 78
    2094:	f0 e0       	ldi	r31, 0x00	; 0
    2096:	30 81       	ld	r19, Z
    2098:	ee e4       	ldi	r30, 0x4E	; 78
    209a:	f0 e0       	ldi	r31, 0x00	; 0
    209c:	10 82       	st	Z, r1
			TIMER1_INITIAL_VALUE_REGISTER     &= 0X00;
    209e:	ec e4       	ldi	r30, 0x4C	; 76
    20a0:	f0 e0       	ldi	r31, 0x00	; 0
    20a2:	80 81       	ld	r24, Z
    20a4:	91 81       	ldd	r25, Z+1	; 0x01
    20a6:	ec e4       	ldi	r30, 0x4C	; 76
    20a8:	f0 e0       	ldi	r31, 0x00	; 0
    20aa:	11 82       	std	Z+1, r1	; 0x01
    20ac:	10 82       	st	Z, r1
			TIMER1_OUTPUT_COMPARE_REGISTER_A  &= 0X00;
    20ae:	ea e4       	ldi	r30, 0x4A	; 74
    20b0:	f0 e0       	ldi	r31, 0x00	; 0
    20b2:	20 81       	ld	r18, Z
    20b4:	31 81       	ldd	r19, Z+1	; 0x01
    20b6:	ea e4       	ldi	r30, 0x4A	; 74
    20b8:	f0 e0       	ldi	r31, 0x00	; 0
    20ba:	11 82       	std	Z+1, r1	; 0x01
    20bc:	10 82       	st	Z, r1
			TIMER1_INTERRUPT_MASK_REGISTER    &= 0X00;
    20be:	e9 e5       	ldi	r30, 0x59	; 89
    20c0:	f0 e0       	ldi	r31, 0x00	; 0
    20c2:	30 81       	ld	r19, Z
    20c4:	e9 e5       	ldi	r30, 0x59	; 89
    20c6:	f0 e0       	ldi	r31, 0x00	; 0
    20c8:	10 82       	st	Z, r1
			 * Configure initial value for Timer1 to start count from it
			 * Anding with 0XFF to make sure the value won't exceed
			 *  0XFFFF as it is 16-bit Timer
			 */

			TIMER1_INITIAL_VALUE_REGISTER = ( (Config_Ptr->timer_InitialValue) ) & 0XFFFF;
    20ca:	2c e4       	ldi	r18, 0x4C	; 76
    20cc:	30 e0       	ldi	r19, 0x00	; 0
    20ce:	e9 81       	ldd	r30, Y+1	; 0x01
    20d0:	fa 81       	ldd	r31, Y+2	; 0x02
    20d2:	80 81       	ld	r24, Z
    20d4:	91 81       	ldd	r25, Z+1	; 0x01
    20d6:	a2 81       	ldd	r26, Z+2	; 0x02
    20d8:	b3 81       	ldd	r27, Z+3	; 0x03
    20da:	f9 01       	movw	r30, r18
    20dc:	91 83       	std	Z+1, r25	; 0x01
    20de:	80 83       	st	Z, r24
			 * Anding with 0XF8 to make sure the first 3-bits in TCCR1B register=0
			 * ORing with the selected timer clock to include it in the first 3-bits
			 * and keep the other bits as they are
			 */

			TIMER1_CONTROL_REGIRSTER_B =  (TIMER1_CONTROL_REGIRSTER_B & 0XF8) | (Config_Ptr->timer_clock);
    20e0:	ae e4       	ldi	r26, 0x4E	; 78
    20e2:	b0 e0       	ldi	r27, 0x00	; 0
    20e4:	ee e4       	ldi	r30, 0x4E	; 78
    20e6:	f0 e0       	ldi	r31, 0x00	; 0
    20e8:	80 81       	ld	r24, Z
    20ea:	98 2f       	mov	r25, r24
    20ec:	98 7f       	andi	r25, 0xF8	; 248
    20ee:	e9 81       	ldd	r30, Y+1	; 0x01
    20f0:	fa 81       	ldd	r31, Y+2	; 0x02
    20f2:	81 85       	ldd	r24, Z+9	; 0x09
    20f4:	89 2b       	or	r24, r25
    20f6:	8c 93       	st	X, r24
			 * Configure compare output mode to work with normal port operation
			 * OC1A/OC1B disconnected
			 * Clear COM1A0/COM1A1 bits in TCCR1A register
			 * Clear COM1B0/COM1B1 bits in TCCR1A register
			 */
			TIMER1_CONTROL_REGIRSTER_A = TIMER1_CONTROL_REGIRSTER_A & 0X0F;
    20f8:	af e4       	ldi	r26, 0x4F	; 79
    20fa:	b0 e0       	ldi	r27, 0x00	; 0
    20fc:	ef e4       	ldi	r30, 0x4F	; 79
    20fe:	f0 e0       	ldi	r31, 0x00	; 0
    2100:	80 81       	ld	r24, Z
    2102:	8f 70       	andi	r24, 0x0F	; 15
    2104:	8c 93       	st	X, r24


			switch(Config_Ptr->timer_mode)
    2106:	e9 81       	ldd	r30, Y+1	; 0x01
    2108:	fa 81       	ldd	r31, Y+2	; 0x02
    210a:	82 85       	ldd	r24, Z+10	; 0x0a
    210c:	28 2f       	mov	r18, r24
    210e:	30 e0       	ldi	r19, 0x00	; 0
    2110:	3b 87       	std	Y+11, r19	; 0x0b
    2112:	2a 87       	std	Y+10, r18	; 0x0a
    2114:	8a 85       	ldd	r24, Y+10	; 0x0a
    2116:	9b 85       	ldd	r25, Y+11	; 0x0b
    2118:	00 97       	sbiw	r24, 0x00	; 0
    211a:	31 f0       	breq	.+12     	; 0x2128 <Timer_init+0x272>
    211c:	ea 85       	ldd	r30, Y+10	; 0x0a
    211e:	fb 85       	ldd	r31, Y+11	; 0x0b
    2120:	e1 30       	cpi	r30, 0x01	; 1
    2122:	f1 05       	cpc	r31, r1
    2124:	a1 f1       	breq	.+104    	; 0x218e <Timer_init+0x2d8>
    2126:	4a c1       	rjmp	.+660    	; 0x23bc <Timer_init+0x506>
				/*
				 * Configure wave form generation mode to work with normal mode
				 * Clear WGM10/WMG11 bit in TCCR1A register
				 * Clear WGM12/WGM13 bit in TCCR1B register
				 */
				TIMER1_CONTROL_REGIRSTER_A = TIMER1_CONTROL_REGIRSTER_A & 0XFC ;
    2128:	af e4       	ldi	r26, 0x4F	; 79
    212a:	b0 e0       	ldi	r27, 0x00	; 0
    212c:	ef e4       	ldi	r30, 0x4F	; 79
    212e:	f0 e0       	ldi	r31, 0x00	; 0
    2130:	80 81       	ld	r24, Z
    2132:	8c 7f       	andi	r24, 0xFC	; 252
    2134:	8c 93       	st	X, r24
				TIMER1_CONTROL_REGIRSTER_B = TIMER1_CONTROL_REGIRSTER_B & 0XE7 ;
    2136:	ae e4       	ldi	r26, 0x4E	; 78
    2138:	b0 e0       	ldi	r27, 0x00	; 0
    213a:	ee e4       	ldi	r30, 0x4E	; 78
    213c:	f0 e0       	ldi	r31, 0x00	; 0
    213e:	80 81       	ld	r24, Z
    2140:	87 7e       	andi	r24, 0xE7	; 231
    2142:	8c 93       	st	X, r24
				/*
				 * Configure FOC1A/FOC1B bit in the TCCR1 register to be active
				 * As Timer1 is non-PWM
				 * Make FOC1A/FOC1B to be Active as it is overflow mode
				 */
				TIMER1_CONTROL_REGIRSTER_A =  SET_BIT(TIMER1_CONTROL_REGIRSTER_A,TIMER1_FORCE_OUTPUT_COMPARE_BIT_A);
    2144:	2f e4       	ldi	r18, 0x4F	; 79
    2146:	30 e0       	ldi	r19, 0x00	; 0
    2148:	af e4       	ldi	r26, 0x4F	; 79
    214a:	b0 e0       	ldi	r27, 0x00	; 0
    214c:	ef e4       	ldi	r30, 0x4F	; 79
    214e:	f0 e0       	ldi	r31, 0x00	; 0
    2150:	80 81       	ld	r24, Z
    2152:	88 60       	ori	r24, 0x08	; 8
    2154:	8c 93       	st	X, r24
    2156:	8c 91       	ld	r24, X
    2158:	f9 01       	movw	r30, r18
    215a:	80 83       	st	Z, r24
				TIMER1_CONTROL_REGIRSTER_A =  SET_BIT(TIMER1_CONTROL_REGIRSTER_A,TIMER1_FORCE_OUTPUT_COMPARE_BIT_B);
    215c:	2f e4       	ldi	r18, 0x4F	; 79
    215e:	30 e0       	ldi	r19, 0x00	; 0
    2160:	af e4       	ldi	r26, 0x4F	; 79
    2162:	b0 e0       	ldi	r27, 0x00	; 0
    2164:	ef e4       	ldi	r30, 0x4F	; 79
    2166:	f0 e0       	ldi	r31, 0x00	; 0
    2168:	80 81       	ld	r24, Z
    216a:	84 60       	ori	r24, 0x04	; 4
    216c:	8c 93       	st	X, r24
    216e:	8c 91       	ld	r24, X
    2170:	f9 01       	movw	r30, r18
    2172:	80 83       	st	Z, r24
				 * Enable Timer1 overflow interrupt
				 * wait for: -Enable I-bit "mask bit" in the SREG register
				 *           -TOV1 bit in the TIFR register to be set
				 * Timer1 overflow mode is ready to work after that
				 */
				TIMER1_INTERRUPT_MASK_REGISTER = SET_BIT(TIMER1_INTERRUPT_MASK_REGISTER,TIMER1_OUTPUT_OVERFLOW_INTERRUPT);
    2174:	29 e5       	ldi	r18, 0x59	; 89
    2176:	30 e0       	ldi	r19, 0x00	; 0
    2178:	a9 e5       	ldi	r26, 0x59	; 89
    217a:	b0 e0       	ldi	r27, 0x00	; 0
    217c:	e9 e5       	ldi	r30, 0x59	; 89
    217e:	f0 e0       	ldi	r31, 0x00	; 0
    2180:	80 81       	ld	r24, Z
    2182:	84 60       	ori	r24, 0x04	; 4
    2184:	8c 93       	st	X, r24
    2186:	8c 91       	ld	r24, X
    2188:	f9 01       	movw	r30, r18
    218a:	80 83       	st	Z, r24
    218c:	17 c1       	rjmp	.+558    	; 0x23bc <Timer_init+0x506>
				 * Configure wave form generation mode to work with normal mode
				 * Clear WGM10/WGM11 bits in TCCR1A register
				 * Set WGM12 bit in TCCR1B register
				 * Clear WGM13 bit in TCCR1B register
				 */
				TIMER1_CONTROL_REGIRSTER_A = TIMER1_CONTROL_REGIRSTER_A & 0XFC ;
    218e:	af e4       	ldi	r26, 0x4F	; 79
    2190:	b0 e0       	ldi	r27, 0x00	; 0
    2192:	ef e4       	ldi	r30, 0x4F	; 79
    2194:	f0 e0       	ldi	r31, 0x00	; 0
    2196:	80 81       	ld	r24, Z
    2198:	8c 7f       	andi	r24, 0xFC	; 252
    219a:	8c 93       	st	X, r24
				TIMER1_CONTROL_REGIRSTER_B = SET_BIT(TIMER1_CONTROL_REGIRSTER_B, TIMER1_WAVE_FORM_GENERATION_BIT12);
    219c:	2e e4       	ldi	r18, 0x4E	; 78
    219e:	30 e0       	ldi	r19, 0x00	; 0
    21a0:	ae e4       	ldi	r26, 0x4E	; 78
    21a2:	b0 e0       	ldi	r27, 0x00	; 0
    21a4:	ee e4       	ldi	r30, 0x4E	; 78
    21a6:	f0 e0       	ldi	r31, 0x00	; 0
    21a8:	80 81       	ld	r24, Z
    21aa:	88 60       	ori	r24, 0x08	; 8
    21ac:	8c 93       	st	X, r24
    21ae:	8c 91       	ld	r24, X
    21b0:	f9 01       	movw	r30, r18
    21b2:	80 83       	st	Z, r24
				TIMER1_CONTROL_REGIRSTER_B = CLEAR_BIT(TIMER1_CONTROL_REGIRSTER_B, TIMER1_WAVE_FORM_GENERATION_BIT13);
    21b4:	2e e4       	ldi	r18, 0x4E	; 78
    21b6:	30 e0       	ldi	r19, 0x00	; 0
    21b8:	ae e4       	ldi	r26, 0x4E	; 78
    21ba:	b0 e0       	ldi	r27, 0x00	; 0
    21bc:	ee e4       	ldi	r30, 0x4E	; 78
    21be:	f0 e0       	ldi	r31, 0x00	; 0
    21c0:	80 81       	ld	r24, Z
    21c2:	8f 7e       	andi	r24, 0xEF	; 239
    21c4:	8c 93       	st	X, r24
    21c6:	8c 91       	ld	r24, X
    21c8:	f9 01       	movw	r30, r18
    21ca:	80 83       	st	Z, r24
				/*
				 * Configure FOC1A/FOC1B bit in the TCCR1 register to be active
				 * As Timer1 is non-PWM
				 * Make FOC1A/FOC1B to be Active as it is compare mode
				 */
				TIMER1_CONTROL_REGIRSTER_A =  SET_BIT(TIMER1_CONTROL_REGIRSTER_A,TIMER1_FORCE_OUTPUT_COMPARE_BIT_A);
    21cc:	2f e4       	ldi	r18, 0x4F	; 79
    21ce:	30 e0       	ldi	r19, 0x00	; 0
    21d0:	af e4       	ldi	r26, 0x4F	; 79
    21d2:	b0 e0       	ldi	r27, 0x00	; 0
    21d4:	ef e4       	ldi	r30, 0x4F	; 79
    21d6:	f0 e0       	ldi	r31, 0x00	; 0
    21d8:	80 81       	ld	r24, Z
    21da:	88 60       	ori	r24, 0x08	; 8
    21dc:	8c 93       	st	X, r24
    21de:	8c 91       	ld	r24, X
    21e0:	f9 01       	movw	r30, r18
    21e2:	80 83       	st	Z, r24
				TIMER1_CONTROL_REGIRSTER_A =  SET_BIT(TIMER1_CONTROL_REGIRSTER_A,TIMER1_FORCE_OUTPUT_COMPARE_BIT_B);
    21e4:	2f e4       	ldi	r18, 0x4F	; 79
    21e6:	30 e0       	ldi	r19, 0x00	; 0
    21e8:	af e4       	ldi	r26, 0x4F	; 79
    21ea:	b0 e0       	ldi	r27, 0x00	; 0
    21ec:	ef e4       	ldi	r30, 0x4F	; 79
    21ee:	f0 e0       	ldi	r31, 0x00	; 0
    21f0:	80 81       	ld	r24, Z
    21f2:	84 60       	ori	r24, 0x04	; 4
    21f4:	8c 93       	st	X, r24
    21f6:	8c 91       	ld	r24, X
    21f8:	f9 01       	movw	r30, r18
    21fa:	80 83       	st	Z, r24
				/*
				 * Configure Compare match value for Timer1 to start count from it
				 * Anding with 0XFFFF to make sure the value won't exceed
				 * OXFFFF as it is 16-bit Timer
				 */
				TIMER1_OUTPUT_COMPARE_REGISTER_A = ((Config_Ptr->timer_compare_MatchValue)) & 0XFFFF;
    21fc:	2a e4       	ldi	r18, 0x4A	; 74
    21fe:	30 e0       	ldi	r19, 0x00	; 0
    2200:	e9 81       	ldd	r30, Y+1	; 0x01
    2202:	fa 81       	ldd	r31, Y+2	; 0x02
    2204:	84 81       	ldd	r24, Z+4	; 0x04
    2206:	95 81       	ldd	r25, Z+5	; 0x05
    2208:	a6 81       	ldd	r26, Z+6	; 0x06
    220a:	b7 81       	ldd	r27, Z+7	; 0x07
    220c:	f9 01       	movw	r30, r18
    220e:	91 83       	std	Z+1, r25	; 0x01
    2210:	80 83       	st	Z, r24
				 * Enable Timer1 compare match interrupt
				 * wait for: -Enable I-bit "mask bit" in the SREG register
				 *           -OCF1 bit in the TIFR register to be set
				 * Timer1 compare match mode is ready to work after that
				 */
				TIMER1_INTERRUPT_MASK_REGISTER = SET_BIT(TIMER1_INTERRUPT_MASK_REGISTER,TIMER1_OUTPUT_COMPARE_MATCH_INTERRUPT);
    2212:	29 e5       	ldi	r18, 0x59	; 89
    2214:	30 e0       	ldi	r19, 0x00	; 0
    2216:	a9 e5       	ldi	r26, 0x59	; 89
    2218:	b0 e0       	ldi	r27, 0x00	; 0
    221a:	e9 e5       	ldi	r30, 0x59	; 89
    221c:	f0 e0       	ldi	r31, 0x00	; 0
    221e:	80 81       	ld	r24, Z
    2220:	80 61       	ori	r24, 0x10	; 16
    2222:	8c 93       	st	X, r24
    2224:	8c 91       	ld	r24, X
    2226:	f9 01       	movw	r30, r18
    2228:	80 83       	st	Z, r24
    222a:	c8 c0       	rjmp	.+400    	; 0x23bc <Timer_init+0x506>


			case Timer2:

				/*Clear registers of Timer0 before accessing any of them*/
				TIMER2_CONTROL_REGIRSTER        &= 0X00;
    222c:	e5 e4       	ldi	r30, 0x45	; 69
    222e:	f0 e0       	ldi	r31, 0x00	; 0
    2230:	20 81       	ld	r18, Z
    2232:	e5 e4       	ldi	r30, 0x45	; 69
    2234:	f0 e0       	ldi	r31, 0x00	; 0
    2236:	10 82       	st	Z, r1
				TIMER2_INITIAL_VALUE_REGISTER   &= 0X00;
    2238:	e4 e4       	ldi	r30, 0x44	; 68
    223a:	f0 e0       	ldi	r31, 0x00	; 0
    223c:	30 81       	ld	r19, Z
    223e:	e4 e4       	ldi	r30, 0x44	; 68
    2240:	f0 e0       	ldi	r31, 0x00	; 0
    2242:	10 82       	st	Z, r1
				TIMER2_OUTPUT_COMPARE_REGISTER  &= 0X00;
    2244:	e3 e4       	ldi	r30, 0x43	; 67
    2246:	f0 e0       	ldi	r31, 0x00	; 0
    2248:	80 81       	ld	r24, Z
    224a:	e3 e4       	ldi	r30, 0x43	; 67
    224c:	f0 e0       	ldi	r31, 0x00	; 0
    224e:	10 82       	st	Z, r1
				TIMER2_INTERRUPT_MASK_REGISTER  &= 0X00;
    2250:	e9 e5       	ldi	r30, 0x59	; 89
    2252:	f0 e0       	ldi	r31, 0x00	; 0
    2254:	90 81       	ld	r25, Z
    2256:	e9 e5       	ldi	r30, 0x59	; 89
    2258:	f0 e0       	ldi	r31, 0x00	; 0
    225a:	10 82       	st	Z, r1
				/*************************************************************************/
				ASSR  &= 0X00;
    225c:	e2 e4       	ldi	r30, 0x42	; 66
    225e:	f0 e0       	ldi	r31, 0x00	; 0
    2260:	20 81       	ld	r18, Z
    2262:	e2 e4       	ldi	r30, 0x42	; 66
    2264:	f0 e0       	ldi	r31, 0x00	; 0
    2266:	10 82       	st	Z, r1
				 * Configure initial value for Timer2 to start count from it
				 * Anding with 0XFF to make sure the value won't exceed
				 * 255 as it is 8-bit Timer
				 */

				TIMER2_INITIAL_VALUE_REGISTER = ( (Config_Ptr->timer_InitialValue) ) & 0XFF;
    2268:	24 e4       	ldi	r18, 0x44	; 68
    226a:	30 e0       	ldi	r19, 0x00	; 0
    226c:	e9 81       	ldd	r30, Y+1	; 0x01
    226e:	fa 81       	ldd	r31, Y+2	; 0x02
    2270:	80 81       	ld	r24, Z
    2272:	91 81       	ldd	r25, Z+1	; 0x01
    2274:	a2 81       	ldd	r26, Z+2	; 0x02
    2276:	b3 81       	ldd	r27, Z+3	; 0x03
    2278:	f9 01       	movw	r30, r18
    227a:	80 83       	st	Z, r24
				 * Anding with 0XF8 to make sure the first 3-bits in TCCR2 register=0
				 * ORing with the selected timer clock to include it in the first 3-bits
				 * and keep the other bits as they are
				 */

				TIMER2_CONTROL_REGIRSTER = (TIMER2_CONTROL_REGIRSTER  & TIMER2_CLEAR_CLOCK_BITS_VALUE) | (Config_Ptr->timer_clock);
    227c:	a5 e4       	ldi	r26, 0x45	; 69
    227e:	b0 e0       	ldi	r27, 0x00	; 0
    2280:	e5 e4       	ldi	r30, 0x45	; 69
    2282:	f0 e0       	ldi	r31, 0x00	; 0
    2284:	80 81       	ld	r24, Z
    2286:	98 2f       	mov	r25, r24
    2288:	98 7f       	andi	r25, 0xF8	; 248
    228a:	e9 81       	ldd	r30, Y+1	; 0x01
    228c:	fa 81       	ldd	r31, Y+2	; 0x02
    228e:	81 85       	ldd	r24, Z+9	; 0x09
    2290:	89 2b       	or	r24, r25
    2292:	8c 93       	st	X, r24
				 * Configure compare output mode to work with normal port operation
				 * OC2 disconnected
				 * Clear COM20 bit in TCCR2 register
				 * Clear COM21 bit in TCCR2 register
				 */
				TIMER2_CONTROL_REGIRSTER  = CLEAR_BIT(TIMER2_CONTROL_REGIRSTER, TIMER2_COMPARE_OUTPUT_MODE_BIT0);
    2294:	25 e4       	ldi	r18, 0x45	; 69
    2296:	30 e0       	ldi	r19, 0x00	; 0
    2298:	a5 e4       	ldi	r26, 0x45	; 69
    229a:	b0 e0       	ldi	r27, 0x00	; 0
    229c:	e5 e4       	ldi	r30, 0x45	; 69
    229e:	f0 e0       	ldi	r31, 0x00	; 0
    22a0:	80 81       	ld	r24, Z
    22a2:	8f 7e       	andi	r24, 0xEF	; 239
    22a4:	8c 93       	st	X, r24
    22a6:	8c 91       	ld	r24, X
    22a8:	f9 01       	movw	r30, r18
    22aa:	80 83       	st	Z, r24
				TIMER2_CONTROL_REGIRSTER  = CLEAR_BIT(TIMER2_CONTROL_REGIRSTER, TIMER2_COMPARE_OUTPUT_MODE_BIT1);
    22ac:	25 e4       	ldi	r18, 0x45	; 69
    22ae:	30 e0       	ldi	r19, 0x00	; 0
    22b0:	a5 e4       	ldi	r26, 0x45	; 69
    22b2:	b0 e0       	ldi	r27, 0x00	; 0
    22b4:	e5 e4       	ldi	r30, 0x45	; 69
    22b6:	f0 e0       	ldi	r31, 0x00	; 0
    22b8:	80 81       	ld	r24, Z
    22ba:	8f 7d       	andi	r24, 0xDF	; 223
    22bc:	8c 93       	st	X, r24
    22be:	8c 91       	ld	r24, X
    22c0:	f9 01       	movw	r30, r18
    22c2:	80 83       	st	Z, r24

				switch(Config_Ptr->timer_mode)
    22c4:	e9 81       	ldd	r30, Y+1	; 0x01
    22c6:	fa 81       	ldd	r31, Y+2	; 0x02
    22c8:	82 85       	ldd	r24, Z+10	; 0x0a
    22ca:	28 2f       	mov	r18, r24
    22cc:	30 e0       	ldi	r19, 0x00	; 0
    22ce:	3c 83       	std	Y+4, r19	; 0x04
    22d0:	2b 83       	std	Y+3, r18	; 0x03
    22d2:	8b 81       	ldd	r24, Y+3	; 0x03
    22d4:	9c 81       	ldd	r25, Y+4	; 0x04
    22d6:	00 97       	sbiw	r24, 0x00	; 0
    22d8:	31 f0       	breq	.+12     	; 0x22e6 <Timer_init+0x430>
    22da:	eb 81       	ldd	r30, Y+3	; 0x03
    22dc:	fc 81       	ldd	r31, Y+4	; 0x04
    22de:	e1 30       	cpi	r30, 0x01	; 1
    22e0:	f1 05       	cpc	r31, r1
    22e2:	91 f1       	breq	.+100    	; 0x2348 <Timer_init+0x492>
    22e4:	6b c0       	rjmp	.+214    	; 0x23bc <Timer_init+0x506>
					/*
					 * Configure wave form generation mode to work with normal mode
					 * Clear WGM00 bit in TCCR0 register
					 * Clear WGM01 bit in TCCR0 register
					 */
					TIMER2_CONTROL_REGIRSTER  = CLEAR_BIT(TIMER2_CONTROL_REGIRSTER , TIMER2_WAVE_FORM_GENERATION_BIT0);
    22e6:	25 e4       	ldi	r18, 0x45	; 69
    22e8:	30 e0       	ldi	r19, 0x00	; 0
    22ea:	a5 e4       	ldi	r26, 0x45	; 69
    22ec:	b0 e0       	ldi	r27, 0x00	; 0
    22ee:	e5 e4       	ldi	r30, 0x45	; 69
    22f0:	f0 e0       	ldi	r31, 0x00	; 0
    22f2:	80 81       	ld	r24, Z
    22f4:	8f 7b       	andi	r24, 0xBF	; 191
    22f6:	8c 93       	st	X, r24
    22f8:	8c 91       	ld	r24, X
    22fa:	f9 01       	movw	r30, r18
    22fc:	80 83       	st	Z, r24
					TIMER2_CONTROL_REGIRSTER  = CLEAR_BIT(TIMER2_CONTROL_REGIRSTER , TIMER2_WAVE_FORM_GENERATION_BIT1);
    22fe:	25 e4       	ldi	r18, 0x45	; 69
    2300:	30 e0       	ldi	r19, 0x00	; 0
    2302:	a5 e4       	ldi	r26, 0x45	; 69
    2304:	b0 e0       	ldi	r27, 0x00	; 0
    2306:	e5 e4       	ldi	r30, 0x45	; 69
    2308:	f0 e0       	ldi	r31, 0x00	; 0
    230a:	80 81       	ld	r24, Z
    230c:	87 7f       	andi	r24, 0xF7	; 247
    230e:	8c 93       	st	X, r24
    2310:	8c 91       	ld	r24, X
    2312:	f9 01       	movw	r30, r18
    2314:	80 83       	st	Z, r24
					/*
					 * Configure FOC2 bit in the TCCR2 register to be active
					 * As Timer2 is non-PWM
					 * Make FOC2 to be Active as it is overflow mode
					 */
					TIMER2_CONTROL_REGIRSTER =  SET_BIT(TIMER2_CONTROL_REGIRSTER ,TIMER2_FORCE_OUTPUT_COMPARE_BIT);
    2316:	25 e4       	ldi	r18, 0x45	; 69
    2318:	30 e0       	ldi	r19, 0x00	; 0
    231a:	a5 e4       	ldi	r26, 0x45	; 69
    231c:	b0 e0       	ldi	r27, 0x00	; 0
    231e:	e5 e4       	ldi	r30, 0x45	; 69
    2320:	f0 e0       	ldi	r31, 0x00	; 0
    2322:	80 81       	ld	r24, Z
    2324:	80 68       	ori	r24, 0x80	; 128
    2326:	8c 93       	st	X, r24
    2328:	8c 91       	ld	r24, X
    232a:	f9 01       	movw	r30, r18
    232c:	80 83       	st	Z, r24
					 * Enable Timer0 overflow interrupt
					 * wait for: -Enable I-bit "mask bit" in the SREG register
					 *           -TOV0 bit in the TIFR register to be set
					 * Timer0 overflow mode is ready to work after that
					 */
					TIMER2_INTERRUPT_MASK_REGISTER = SET_BIT(TIMER2_INTERRUPT_MASK_REGISTER,TIMER2_OUTPUT_OVERFLOW_INTERRUPT);
    232e:	29 e5       	ldi	r18, 0x59	; 89
    2330:	30 e0       	ldi	r19, 0x00	; 0
    2332:	a9 e5       	ldi	r26, 0x59	; 89
    2334:	b0 e0       	ldi	r27, 0x00	; 0
    2336:	e9 e5       	ldi	r30, 0x59	; 89
    2338:	f0 e0       	ldi	r31, 0x00	; 0
    233a:	80 81       	ld	r24, Z
    233c:	80 64       	ori	r24, 0x40	; 64
    233e:	8c 93       	st	X, r24
    2340:	8c 91       	ld	r24, X
    2342:	f9 01       	movw	r30, r18
    2344:	80 83       	st	Z, r24
    2346:	3a c0       	rjmp	.+116    	; 0x23bc <Timer_init+0x506>
					/*
					 * Configure wave form generation mode to work with normal mode
					 * Clear WGM20 bit in TCCR2 register
					 * Clear WGM21 bit in TCCR2 register
					 */
					TIMER2_CONTROL_REGIRSTER  = CLEAR_BIT(TIMER2_CONTROL_REGIRSTER , TIMER2_WAVE_FORM_GENERATION_BIT0);
    2348:	25 e4       	ldi	r18, 0x45	; 69
    234a:	30 e0       	ldi	r19, 0x00	; 0
    234c:	a5 e4       	ldi	r26, 0x45	; 69
    234e:	b0 e0       	ldi	r27, 0x00	; 0
    2350:	e5 e4       	ldi	r30, 0x45	; 69
    2352:	f0 e0       	ldi	r31, 0x00	; 0
    2354:	80 81       	ld	r24, Z
    2356:	8f 7b       	andi	r24, 0xBF	; 191
    2358:	8c 93       	st	X, r24
    235a:	8c 91       	ld	r24, X
    235c:	f9 01       	movw	r30, r18
    235e:	80 83       	st	Z, r24
					TIMER2_CONTROL_REGIRSTER  = SET_BIT(TIMER2_CONTROL_REGIRSTER , TIMER2_WAVE_FORM_GENERATION_BIT1);
    2360:	25 e4       	ldi	r18, 0x45	; 69
    2362:	30 e0       	ldi	r19, 0x00	; 0
    2364:	a5 e4       	ldi	r26, 0x45	; 69
    2366:	b0 e0       	ldi	r27, 0x00	; 0
    2368:	e5 e4       	ldi	r30, 0x45	; 69
    236a:	f0 e0       	ldi	r31, 0x00	; 0
    236c:	80 81       	ld	r24, Z
    236e:	88 60       	ori	r24, 0x08	; 8
    2370:	8c 93       	st	X, r24
    2372:	8c 91       	ld	r24, X
    2374:	f9 01       	movw	r30, r18
    2376:	80 83       	st	Z, r24
					/*
					 * Configure FOC2 bit in the TCCR2 register to be active
					 * As Timer2 is non-PWM
					 * Make FOC2 to be Active as it is compare mode
					 */
					TIMER2_CONTROL_REGIRSTER =  SET_BIT(TIMER2_CONTROL_REGIRSTER , TIMER2_FORCE_OUTPUT_COMPARE_BIT);
    2378:	25 e4       	ldi	r18, 0x45	; 69
    237a:	30 e0       	ldi	r19, 0x00	; 0
    237c:	a5 e4       	ldi	r26, 0x45	; 69
    237e:	b0 e0       	ldi	r27, 0x00	; 0
    2380:	e5 e4       	ldi	r30, 0x45	; 69
    2382:	f0 e0       	ldi	r31, 0x00	; 0
    2384:	80 81       	ld	r24, Z
    2386:	80 68       	ori	r24, 0x80	; 128
    2388:	8c 93       	st	X, r24
    238a:	8c 91       	ld	r24, X
    238c:	f9 01       	movw	r30, r18
    238e:	80 83       	st	Z, r24
					/*
					 * Configure Compare match value for Timer2 to start count from it
					 * Anding with 0XFF to make sure the value won't exceed
					 * 255 as it is 8-bit Timer
					 */
					TIMER2_OUTPUT_COMPARE_REGISTER = ((Config_Ptr->timer_compare_MatchValue)) & 0XFF;
    2390:	23 e4       	ldi	r18, 0x43	; 67
    2392:	30 e0       	ldi	r19, 0x00	; 0
    2394:	e9 81       	ldd	r30, Y+1	; 0x01
    2396:	fa 81       	ldd	r31, Y+2	; 0x02
    2398:	84 81       	ldd	r24, Z+4	; 0x04
    239a:	95 81       	ldd	r25, Z+5	; 0x05
    239c:	a6 81       	ldd	r26, Z+6	; 0x06
    239e:	b7 81       	ldd	r27, Z+7	; 0x07
    23a0:	f9 01       	movw	r30, r18
    23a2:	80 83       	st	Z, r24
					 * Enable Timer2 compare match interrupt
					 * wait for: -Enable I-bit "mask bit" in the SREG register
					 *           -OCF2 bit in the TIFR register to be set
					 * Timer2 compare match mode is ready to work after that
					 */
					TIMER2_INTERRUPT_MASK_REGISTER = SET_BIT(TIMER2_INTERRUPT_MASK_REGISTER, TIMER2_OUTPUT_COMPARE_MATCH_INTERRUPT);
    23a4:	29 e5       	ldi	r18, 0x59	; 89
    23a6:	30 e0       	ldi	r19, 0x00	; 0
    23a8:	a9 e5       	ldi	r26, 0x59	; 89
    23aa:	b0 e0       	ldi	r27, 0x00	; 0
    23ac:	e9 e5       	ldi	r30, 0x59	; 89
    23ae:	f0 e0       	ldi	r31, 0x00	; 0
    23b0:	80 81       	ld	r24, Z
    23b2:	80 68       	ori	r24, 0x80	; 128
    23b4:	8c 93       	st	X, r24
    23b6:	8c 91       	ld	r24, X
    23b8:	f9 01       	movw	r30, r18
    23ba:	80 83       	st	Z, r24

				break; /*End of Timer2*/

	}/*End of Super switch case*/

}/*End of the Timer_init*/
    23bc:	6a 96       	adiw	r28, 0x1a	; 26
    23be:	0f b6       	in	r0, 0x3f	; 63
    23c0:	f8 94       	cli
    23c2:	de bf       	out	0x3e, r29	; 62
    23c4:	0f be       	out	0x3f, r0	; 63
    23c6:	cd bf       	out	0x3d, r28	; 61
    23c8:	cf 91       	pop	r28
    23ca:	df 91       	pop	r29
    23cc:	08 95       	ret

000023ce <Timer_setCallBack>:
 * [Out]           NONE
 *
 * [Returns]:      NONE
 ***************************************************************************************************/
void Timer_setCallBack(void(*a_ptr)(void), Timer_Type timer_type )
{
    23ce:	df 93       	push	r29
    23d0:	cf 93       	push	r28
    23d2:	00 d0       	rcall	.+0      	; 0x23d4 <Timer_setCallBack+0x6>
    23d4:	00 d0       	rcall	.+0      	; 0x23d6 <Timer_setCallBack+0x8>
    23d6:	0f 92       	push	r0
    23d8:	cd b7       	in	r28, 0x3d	; 61
    23da:	de b7       	in	r29, 0x3e	; 62
    23dc:	9a 83       	std	Y+2, r25	; 0x02
    23de:	89 83       	std	Y+1, r24	; 0x01
    23e0:	6b 83       	std	Y+3, r22	; 0x03

	switch(timer_type)
    23e2:	8b 81       	ldd	r24, Y+3	; 0x03
    23e4:	28 2f       	mov	r18, r24
    23e6:	30 e0       	ldi	r19, 0x00	; 0
    23e8:	3d 83       	std	Y+5, r19	; 0x05
    23ea:	2c 83       	std	Y+4, r18	; 0x04
    23ec:	8c 81       	ldd	r24, Y+4	; 0x04
    23ee:	9d 81       	ldd	r25, Y+5	; 0x05
    23f0:	81 30       	cpi	r24, 0x01	; 1
    23f2:	91 05       	cpc	r25, r1
    23f4:	81 f0       	breq	.+32     	; 0x2416 <Timer_setCallBack+0x48>
    23f6:	2c 81       	ldd	r18, Y+4	; 0x04
    23f8:	3d 81       	ldd	r19, Y+5	; 0x05
    23fa:	22 30       	cpi	r18, 0x02	; 2
    23fc:	31 05       	cpc	r19, r1
    23fe:	91 f0       	breq	.+36     	; 0x2424 <Timer_setCallBack+0x56>
    2400:	8c 81       	ldd	r24, Y+4	; 0x04
    2402:	9d 81       	ldd	r25, Y+5	; 0x05
    2404:	00 97       	sbiw	r24, 0x00	; 0
    2406:	a1 f4       	brne	.+40     	; 0x2430 <Timer_setCallBack+0x62>
	{
	case Timer0:
		/* Save the address of the Call back function in a global variable */
		g_Timer0_callBackPtr = a_ptr;
    2408:	89 81       	ldd	r24, Y+1	; 0x01
    240a:	9a 81       	ldd	r25, Y+2	; 0x02
    240c:	90 93 7a 00 	sts	0x007A, r25
    2410:	80 93 79 00 	sts	0x0079, r24
    2414:	0d c0       	rjmp	.+26     	; 0x2430 <Timer_setCallBack+0x62>
		break;

	case Timer1:
		/* Save the address of the Call back function in a global variable */
		g_Timer1_callBackPtr = a_ptr;
    2416:	89 81       	ldd	r24, Y+1	; 0x01
    2418:	9a 81       	ldd	r25, Y+2	; 0x02
    241a:	90 93 7c 00 	sts	0x007C, r25
    241e:	80 93 7b 00 	sts	0x007B, r24
    2422:	06 c0       	rjmp	.+12     	; 0x2430 <Timer_setCallBack+0x62>
		break;

	case Timer2:
		/* Save the address of the Call back function in a global variable */
		g_Timer2_callBackPtr = a_ptr;
    2424:	89 81       	ldd	r24, Y+1	; 0x01
    2426:	9a 81       	ldd	r25, Y+2	; 0x02
    2428:	90 93 7e 00 	sts	0x007E, r25
    242c:	80 93 7d 00 	sts	0x007D, r24
		break;
	} /*End of the switch case*/

}/*End of the setCallBack function*/
    2430:	0f 90       	pop	r0
    2432:	0f 90       	pop	r0
    2434:	0f 90       	pop	r0
    2436:	0f 90       	pop	r0
    2438:	0f 90       	pop	r0
    243a:	cf 91       	pop	r28
    243c:	df 91       	pop	r29
    243e:	08 95       	ret

00002440 <Timer_stop>:
 * [Returns]:      NONE
 ***************************************************************************************************/


void Timer_stop(Timer_Type timer_type)
{
    2440:	df 93       	push	r29
    2442:	cf 93       	push	r28
    2444:	00 d0       	rcall	.+0      	; 0x2446 <Timer_stop+0x6>
    2446:	0f 92       	push	r0
    2448:	cd b7       	in	r28, 0x3d	; 61
    244a:	de b7       	in	r29, 0x3e	; 62
    244c:	89 83       	std	Y+1, r24	; 0x01

	switch(timer_type)
    244e:	89 81       	ldd	r24, Y+1	; 0x01
    2450:	28 2f       	mov	r18, r24
    2452:	30 e0       	ldi	r19, 0x00	; 0
    2454:	3b 83       	std	Y+3, r19	; 0x03
    2456:	2a 83       	std	Y+2, r18	; 0x02
    2458:	8a 81       	ldd	r24, Y+2	; 0x02
    245a:	9b 81       	ldd	r25, Y+3	; 0x03
    245c:	81 30       	cpi	r24, 0x01	; 1
    245e:	91 05       	cpc	r25, r1
    2460:	89 f0       	breq	.+34     	; 0x2484 <Timer_stop+0x44>
    2462:	2a 81       	ldd	r18, Y+2	; 0x02
    2464:	3b 81       	ldd	r19, Y+3	; 0x03
    2466:	22 30       	cpi	r18, 0x02	; 2
    2468:	31 05       	cpc	r19, r1
    246a:	a1 f0       	breq	.+40     	; 0x2494 <Timer_stop+0x54>
    246c:	8a 81       	ldd	r24, Y+2	; 0x02
    246e:	9b 81       	ldd	r25, Y+3	; 0x03
    2470:	00 97       	sbiw	r24, 0x00	; 0
    2472:	b9 f4       	brne	.+46     	; 0x24a2 <Timer_stop+0x62>
		/*
		 * Clear the first 3-bits in TCCR0 register
		 * stop the clock of the timer
		 * timer0 will stop incrementing
		 */
		TIMER0_CONTROL_REGIRSTER = (TIMER0_CONTROL_REGIRSTER  & TIMER0_CLEAR_CLOCK_BITS_VALUE) ;
    2474:	a3 e5       	ldi	r26, 0x53	; 83
    2476:	b0 e0       	ldi	r27, 0x00	; 0
    2478:	e3 e5       	ldi	r30, 0x53	; 83
    247a:	f0 e0       	ldi	r31, 0x00	; 0
    247c:	80 81       	ld	r24, Z
    247e:	88 7f       	andi	r24, 0xF8	; 248
    2480:	8c 93       	st	X, r24
    2482:	0f c0       	rjmp	.+30     	; 0x24a2 <Timer_stop+0x62>
		/*
		 * Clear the first 3-bits in TCCR1B register
		 * stop the clock of the timer
		 * timer1 will stop incrementing
		 */
		TIMER1_CONTROL_REGIRSTER_B  =  (TIMER1_CONTROL_REGIRSTER_B  & 0XF8) ;
    2484:	ae e4       	ldi	r26, 0x4E	; 78
    2486:	b0 e0       	ldi	r27, 0x00	; 0
    2488:	ee e4       	ldi	r30, 0x4E	; 78
    248a:	f0 e0       	ldi	r31, 0x00	; 0
    248c:	80 81       	ld	r24, Z
    248e:	88 7f       	andi	r24, 0xF8	; 248
    2490:	8c 93       	st	X, r24
    2492:	07 c0       	rjmp	.+14     	; 0x24a2 <Timer_stop+0x62>
		/*
		 * Clear the first 3-bits in TCCR2 register
		 * stop the clock of the timer
		 * timer2 will stop incrementing
		 */
		TIMER2_CONTROL_REGIRSTER = (TIMER2_CONTROL_REGIRSTER  & TIMER2_CLEAR_CLOCK_BITS_VALUE) ;
    2494:	a5 e4       	ldi	r26, 0x45	; 69
    2496:	b0 e0       	ldi	r27, 0x00	; 0
    2498:	e5 e4       	ldi	r30, 0x45	; 69
    249a:	f0 e0       	ldi	r31, 0x00	; 0
    249c:	80 81       	ld	r24, Z
    249e:	88 7f       	andi	r24, 0xF8	; 248
    24a0:	8c 93       	st	X, r24
		break;

	} /*End of the switch case*/


}/*End of the Timer_stop function*/
    24a2:	0f 90       	pop	r0
    24a4:	0f 90       	pop	r0
    24a6:	0f 90       	pop	r0
    24a8:	cf 91       	pop	r28
    24aa:	df 91       	pop	r29
    24ac:	08 95       	ret

000024ae <Timer_DeInit>:
 *
 * [Returns]:      NONE
 ***************************************************************************************************/

void Timer_DeInit(Timer_Type timer_type)
{
    24ae:	df 93       	push	r29
    24b0:	cf 93       	push	r28
    24b2:	cd b7       	in	r28, 0x3d	; 61
    24b4:	de b7       	in	r29, 0x3e	; 62
    24b6:	62 97       	sbiw	r28, 0x12	; 18
    24b8:	0f b6       	in	r0, 0x3f	; 63
    24ba:	f8 94       	cli
    24bc:	de bf       	out	0x3e, r29	; 62
    24be:	0f be       	out	0x3f, r0	; 63
    24c0:	cd bf       	out	0x3d, r28	; 61
    24c2:	89 83       	std	Y+1, r24	; 0x01
	switch(timer_type)
    24c4:	89 81       	ldd	r24, Y+1	; 0x01
    24c6:	28 2f       	mov	r18, r24
    24c8:	30 e0       	ldi	r19, 0x00	; 0
    24ca:	3a 8b       	std	Y+18, r19	; 0x12
    24cc:	29 8b       	std	Y+17, r18	; 0x11
    24ce:	89 89       	ldd	r24, Y+17	; 0x11
    24d0:	9a 89       	ldd	r25, Y+18	; 0x12
    24d2:	81 30       	cpi	r24, 0x01	; 1
    24d4:	91 05       	cpc	r25, r1
    24d6:	21 f1       	breq	.+72     	; 0x2520 <Timer_DeInit+0x72>
    24d8:	29 89       	ldd	r18, Y+17	; 0x11
    24da:	3a 89       	ldd	r19, Y+18	; 0x12
    24dc:	22 30       	cpi	r18, 0x02	; 2
    24de:	31 05       	cpc	r19, r1
    24e0:	09 f4       	brne	.+2      	; 0x24e4 <Timer_DeInit+0x36>
    24e2:	41 c0       	rjmp	.+130    	; 0x2566 <Timer_DeInit+0xb8>
    24e4:	89 89       	ldd	r24, Y+17	; 0x11
    24e6:	9a 89       	ldd	r25, Y+18	; 0x12
    24e8:	00 97       	sbiw	r24, 0x00	; 0
    24ea:	09 f0       	breq	.+2      	; 0x24ee <Timer_DeInit+0x40>
    24ec:	54 c0       	rjmp	.+168    	; 0x2596 <Timer_DeInit+0xe8>
	{
	case Timer0:

		/*Clear all register in Timer0*/
		TIMER0_CONTROL_REGIRSTER        &= 0X00;
    24ee:	e3 e5       	ldi	r30, 0x53	; 83
    24f0:	f0 e0       	ldi	r31, 0x00	; 0
    24f2:	90 81       	ld	r25, Z
    24f4:	e3 e5       	ldi	r30, 0x53	; 83
    24f6:	f0 e0       	ldi	r31, 0x00	; 0
    24f8:	10 82       	st	Z, r1
		TIMER0_INITIAL_VALUE_REGISTER   &= 0X00;
    24fa:	e2 e5       	ldi	r30, 0x52	; 82
    24fc:	f0 e0       	ldi	r31, 0x00	; 0
    24fe:	20 81       	ld	r18, Z
    2500:	e2 e5       	ldi	r30, 0x52	; 82
    2502:	f0 e0       	ldi	r31, 0x00	; 0
    2504:	10 82       	st	Z, r1
		TIMER0_OUTPUT_COMPARE_REGISTER  &= 0X00;
    2506:	ec e5       	ldi	r30, 0x5C	; 92
    2508:	f0 e0       	ldi	r31, 0x00	; 0
    250a:	30 81       	ld	r19, Z
    250c:	ec e5       	ldi	r30, 0x5C	; 92
    250e:	f0 e0       	ldi	r31, 0x00	; 0
    2510:	10 82       	st	Z, r1
		TIMER0_INTERRUPT_MASK_REGISTER  &= 0X00;
    2512:	e9 e5       	ldi	r30, 0x59	; 89
    2514:	f0 e0       	ldi	r31, 0x00	; 0
    2516:	80 81       	ld	r24, Z
    2518:	e9 e5       	ldi	r30, 0x59	; 89
    251a:	f0 e0       	ldi	r31, 0x00	; 0
    251c:	10 82       	st	Z, r1
    251e:	3b c0       	rjmp	.+118    	; 0x2596 <Timer_DeInit+0xe8>
		break;

	case Timer1:

		/*Clear all register in Timer1*/
		TIMER1_CONTROL_REGIRSTER_A         &= 0X00;
    2520:	ef e4       	ldi	r30, 0x4F	; 79
    2522:	f0 e0       	ldi	r31, 0x00	; 0
    2524:	90 81       	ld	r25, Z
    2526:	ef e4       	ldi	r30, 0x4F	; 79
    2528:	f0 e0       	ldi	r31, 0x00	; 0
    252a:	10 82       	st	Z, r1
		TIMER1_CONTROL_REGIRSTER_B         &= 0X00;
    252c:	ee e4       	ldi	r30, 0x4E	; 78
    252e:	f0 e0       	ldi	r31, 0x00	; 0
    2530:	20 81       	ld	r18, Z
    2532:	ee e4       	ldi	r30, 0x4E	; 78
    2534:	f0 e0       	ldi	r31, 0x00	; 0
    2536:	10 82       	st	Z, r1
		TIMER1_INITIAL_VALUE_REGISTER      &= 0X00;
    2538:	ec e4       	ldi	r30, 0x4C	; 76
    253a:	f0 e0       	ldi	r31, 0x00	; 0
    253c:	80 81       	ld	r24, Z
    253e:	91 81       	ldd	r25, Z+1	; 0x01
    2540:	ec e4       	ldi	r30, 0x4C	; 76
    2542:	f0 e0       	ldi	r31, 0x00	; 0
    2544:	11 82       	std	Z+1, r1	; 0x01
    2546:	10 82       	st	Z, r1
		TIMER1_OUTPUT_COMPARE_REGISTER_A   &= 0X00;
    2548:	ea e4       	ldi	r30, 0x4A	; 74
    254a:	f0 e0       	ldi	r31, 0x00	; 0
    254c:	20 81       	ld	r18, Z
    254e:	31 81       	ldd	r19, Z+1	; 0x01
    2550:	ea e4       	ldi	r30, 0x4A	; 74
    2552:	f0 e0       	ldi	r31, 0x00	; 0
    2554:	11 82       	std	Z+1, r1	; 0x01
    2556:	10 82       	st	Z, r1
		TIMER1_INTERRUPT_MASK_REGISTER     &= 0X00;
    2558:	e9 e5       	ldi	r30, 0x59	; 89
    255a:	f0 e0       	ldi	r31, 0x00	; 0
    255c:	30 81       	ld	r19, Z
    255e:	e9 e5       	ldi	r30, 0x59	; 89
    2560:	f0 e0       	ldi	r31, 0x00	; 0
    2562:	10 82       	st	Z, r1
    2564:	18 c0       	rjmp	.+48     	; 0x2596 <Timer_DeInit+0xe8>


	case Timer2:

		/*Clear all register in Timer2*/
		TIMER2_CONTROL_REGIRSTER        &= 0X00;
    2566:	e5 e4       	ldi	r30, 0x45	; 69
    2568:	f0 e0       	ldi	r31, 0x00	; 0
    256a:	80 81       	ld	r24, Z
    256c:	e5 e4       	ldi	r30, 0x45	; 69
    256e:	f0 e0       	ldi	r31, 0x00	; 0
    2570:	10 82       	st	Z, r1
		TIMER2_INITIAL_VALUE_REGISTER   &= 0X00;
    2572:	e4 e4       	ldi	r30, 0x44	; 68
    2574:	f0 e0       	ldi	r31, 0x00	; 0
    2576:	90 81       	ld	r25, Z
    2578:	e4 e4       	ldi	r30, 0x44	; 68
    257a:	f0 e0       	ldi	r31, 0x00	; 0
    257c:	10 82       	st	Z, r1
		TIMER2_OUTPUT_COMPARE_REGISTER  &= 0X00;
    257e:	e3 e4       	ldi	r30, 0x43	; 67
    2580:	f0 e0       	ldi	r31, 0x00	; 0
    2582:	20 81       	ld	r18, Z
    2584:	e3 e4       	ldi	r30, 0x43	; 67
    2586:	f0 e0       	ldi	r31, 0x00	; 0
    2588:	10 82       	st	Z, r1
		TIMER2_INTERRUPT_MASK_REGISTER  &= 0X00;
    258a:	e9 e5       	ldi	r30, 0x59	; 89
    258c:	f0 e0       	ldi	r31, 0x00	; 0
    258e:	30 81       	ld	r19, Z
    2590:	e9 e5       	ldi	r30, 0x59	; 89
    2592:	f0 e0       	ldi	r31, 0x00	; 0
    2594:	10 82       	st	Z, r1
		break;

	} /*End of the switch case*/


}/*end of the Timer_DeInit function*/
    2596:	62 96       	adiw	r28, 0x12	; 18
    2598:	0f b6       	in	r0, 0x3f	; 63
    259a:	f8 94       	cli
    259c:	de bf       	out	0x3e, r29	; 62
    259e:	0f be       	out	0x3f, r0	; 63
    25a0:	cd bf       	out	0x3d, r28	; 61
    25a2:	cf 91       	pop	r28
    25a4:	df 91       	pop	r29
    25a6:	08 95       	ret

000025a8 <UART_init>:

#include "uart.h"


void UART_init(const UART_config * cofig_Ptr)
{
    25a8:	df 93       	push	r29
    25aa:	cf 93       	push	r28
    25ac:	00 d0       	rcall	.+0      	; 0x25ae <UART_init+0x6>
    25ae:	cd b7       	in	r28, 0x3d	; 61
    25b0:	de b7       	in	r29, 0x3e	; 62
    25b2:	9a 83       	std	Y+2, r25	; 0x02
    25b4:	89 83       	std	Y+1, r24	; 0x01

	UCSRB |= (1 << RXEN) | (1 << TXEN);
    25b6:	aa e2       	ldi	r26, 0x2A	; 42
    25b8:	b0 e0       	ldi	r27, 0x00	; 0
    25ba:	ea e2       	ldi	r30, 0x2A	; 42
    25bc:	f0 e0       	ldi	r31, 0x00	; 0
    25be:	80 81       	ld	r24, Z
    25c0:	88 61       	ori	r24, 0x18	; 24
    25c2:	8c 93       	st	X, r24
	UCSRC |= (1 << URSEL) ;
    25c4:	a0 e4       	ldi	r26, 0x40	; 64
    25c6:	b0 e0       	ldi	r27, 0x00	; 0
    25c8:	e0 e4       	ldi	r30, 0x40	; 64
    25ca:	f0 e0       	ldi	r31, 0x00	; 0
    25cc:	80 81       	ld	r24, Z
    25ce:	80 68       	ori	r24, 0x80	; 128
    25d0:	8c 93       	st	X, r24

	/*double speed*/
	UCSRA = (UCSRA & 0xFD) | (double_speed << 1);
    25d2:	ab e2       	ldi	r26, 0x2B	; 43
    25d4:	b0 e0       	ldi	r27, 0x00	; 0
    25d6:	eb e2       	ldi	r30, 0x2B	; 43
    25d8:	f0 e0       	ldi	r31, 0x00	; 0
    25da:	80 81       	ld	r24, Z
    25dc:	82 60       	ori	r24, 0x02	; 2
    25de:	8c 93       	st	X, r24

	UCSRC = (UCSRC & 0xF9) | ((cofig_Ptr->data_bits & 0x03)<<1);
    25e0:	a0 e4       	ldi	r26, 0x40	; 64
    25e2:	b0 e0       	ldi	r27, 0x00	; 0
    25e4:	e0 e4       	ldi	r30, 0x40	; 64
    25e6:	f0 e0       	ldi	r31, 0x00	; 0
    25e8:	80 81       	ld	r24, Z
    25ea:	28 2f       	mov	r18, r24
    25ec:	29 7f       	andi	r18, 0xF9	; 249
    25ee:	e9 81       	ldd	r30, Y+1	; 0x01
    25f0:	fa 81       	ldd	r31, Y+2	; 0x02
    25f2:	80 81       	ld	r24, Z
    25f4:	88 2f       	mov	r24, r24
    25f6:	90 e0       	ldi	r25, 0x00	; 0
    25f8:	83 70       	andi	r24, 0x03	; 3
    25fa:	90 70       	andi	r25, 0x00	; 0
    25fc:	88 0f       	add	r24, r24
    25fe:	99 1f       	adc	r25, r25
    2600:	82 2b       	or	r24, r18
    2602:	8c 93       	st	X, r24
	UCSRB = (UCSRB & 0xFB) | (cofig_Ptr->data_bits & 0x04);
    2604:	aa e2       	ldi	r26, 0x2A	; 42
    2606:	b0 e0       	ldi	r27, 0x00	; 0
    2608:	ea e2       	ldi	r30, 0x2A	; 42
    260a:	f0 e0       	ldi	r31, 0x00	; 0
    260c:	80 81       	ld	r24, Z
    260e:	98 2f       	mov	r25, r24
    2610:	9b 7f       	andi	r25, 0xFB	; 251
    2612:	e9 81       	ldd	r30, Y+1	; 0x01
    2614:	fa 81       	ldd	r31, Y+2	; 0x02
    2616:	80 81       	ld	r24, Z
    2618:	84 70       	andi	r24, 0x04	; 4
    261a:	89 2b       	or	r24, r25
    261c:	8c 93       	st	X, r24

	/*parity*/
	UCSRC = (UCSRC & 0xCF) | (cofig_Ptr->parity << 4);
    261e:	a0 e4       	ldi	r26, 0x40	; 64
    2620:	b0 e0       	ldi	r27, 0x00	; 0
    2622:	e0 e4       	ldi	r30, 0x40	; 64
    2624:	f0 e0       	ldi	r31, 0x00	; 0
    2626:	80 81       	ld	r24, Z
    2628:	28 2f       	mov	r18, r24
    262a:	2f 7c       	andi	r18, 0xCF	; 207
    262c:	e9 81       	ldd	r30, Y+1	; 0x01
    262e:	fa 81       	ldd	r31, Y+2	; 0x02
    2630:	81 81       	ldd	r24, Z+1	; 0x01
    2632:	88 2f       	mov	r24, r24
    2634:	90 e0       	ldi	r25, 0x00	; 0
    2636:	82 95       	swap	r24
    2638:	92 95       	swap	r25
    263a:	90 7f       	andi	r25, 0xF0	; 240
    263c:	98 27       	eor	r25, r24
    263e:	80 7f       	andi	r24, 0xF0	; 240
    2640:	98 27       	eor	r25, r24
    2642:	82 2b       	or	r24, r18
    2644:	8c 93       	st	X, r24

	/* stop_bit*/
	UCSRC = (UCSRC & 0xF7) | (cofig_Ptr->stop_bit << 3);
    2646:	a0 e4       	ldi	r26, 0x40	; 64
    2648:	b0 e0       	ldi	r27, 0x00	; 0
    264a:	e0 e4       	ldi	r30, 0x40	; 64
    264c:	f0 e0       	ldi	r31, 0x00	; 0
    264e:	80 81       	ld	r24, Z
    2650:	28 2f       	mov	r18, r24
    2652:	27 7f       	andi	r18, 0xF7	; 247
    2654:	e9 81       	ldd	r30, Y+1	; 0x01
    2656:	fa 81       	ldd	r31, Y+2	; 0x02
    2658:	82 81       	ldd	r24, Z+2	; 0x02
    265a:	88 2f       	mov	r24, r24
    265c:	90 e0       	ldi	r25, 0x00	; 0
    265e:	88 0f       	add	r24, r24
    2660:	99 1f       	adc	r25, r25
    2662:	88 0f       	add	r24, r24
    2664:	99 1f       	adc	r25, r25
    2666:	88 0f       	add	r24, r24
    2668:	99 1f       	adc	r25, r25
    266a:	82 2b       	or	r24, r18
    266c:	8c 93       	st	X, r24

	/*mode*/
	UCSRC = (UCSRC & 0xBF) | (mode_bit << 6);
    266e:	a0 e4       	ldi	r26, 0x40	; 64
    2670:	b0 e0       	ldi	r27, 0x00	; 0
    2672:	e0 e4       	ldi	r30, 0x40	; 64
    2674:	f0 e0       	ldi	r31, 0x00	; 0
    2676:	80 81       	ld	r24, Z
    2678:	8f 7b       	andi	r24, 0xBF	; 191
    267a:	8c 93       	st	X, r24

	UBRRL = BAUD_PRESCALE;
    267c:	e9 e2       	ldi	r30, 0x29	; 41
    267e:	f0 e0       	ldi	r31, 0x00	; 0
    2680:	8c e0       	ldi	r24, 0x0C	; 12
    2682:	80 83       	st	Z, r24
	UBRRH = BAUD_PRESCALE >> 8;
    2684:	e0 e4       	ldi	r30, 0x40	; 64
    2686:	f0 e0       	ldi	r31, 0x00	; 0
    2688:	10 82       	st	Z, r1
}
    268a:	0f 90       	pop	r0
    268c:	0f 90       	pop	r0
    268e:	cf 91       	pop	r28
    2690:	df 91       	pop	r29
    2692:	08 95       	ret

00002694 <UART_sendByte>:


void UART_sendByte(uint8 data)
{
    2694:	df 93       	push	r29
    2696:	cf 93       	push	r28
    2698:	0f 92       	push	r0
    269a:	cd b7       	in	r28, 0x3d	; 61
    269c:	de b7       	in	r29, 0x3e	; 62
    269e:	89 83       	std	Y+1, r24	; 0x01
	while (BIT_IS_CLEAR(UCSRA ,UDRE)){};
    26a0:	eb e2       	ldi	r30, 0x2B	; 43
    26a2:	f0 e0       	ldi	r31, 0x00	; 0
    26a4:	80 81       	ld	r24, Z
    26a6:	88 2f       	mov	r24, r24
    26a8:	90 e0       	ldi	r25, 0x00	; 0
    26aa:	80 72       	andi	r24, 0x20	; 32
    26ac:	90 70       	andi	r25, 0x00	; 0
    26ae:	00 97       	sbiw	r24, 0x00	; 0
    26b0:	b9 f3       	breq	.-18     	; 0x26a0 <UART_sendByte+0xc>
	UDR = data;
    26b2:	ec e2       	ldi	r30, 0x2C	; 44
    26b4:	f0 e0       	ldi	r31, 0x00	; 0
    26b6:	89 81       	ldd	r24, Y+1	; 0x01
    26b8:	80 83       	st	Z, r24
}
    26ba:	0f 90       	pop	r0
    26bc:	cf 91       	pop	r28
    26be:	df 91       	pop	r29
    26c0:	08 95       	ret

000026c2 <UART_recieveByte>:

uint8 UART_recieveByte(void)
{
    26c2:	df 93       	push	r29
    26c4:	cf 93       	push	r28
    26c6:	cd b7       	in	r28, 0x3d	; 61
    26c8:	de b7       	in	r29, 0x3e	; 62
	while (BIT_IS_CLEAR(UCSRA ,RXC)){};
    26ca:	eb e2       	ldi	r30, 0x2B	; 43
    26cc:	f0 e0       	ldi	r31, 0x00	; 0
    26ce:	80 81       	ld	r24, Z
    26d0:	88 23       	and	r24, r24
    26d2:	dc f7       	brge	.-10     	; 0x26ca <UART_recieveByte+0x8>
	return UDR;
    26d4:	ec e2       	ldi	r30, 0x2C	; 44
    26d6:	f0 e0       	ldi	r31, 0x00	; 0
    26d8:	80 81       	ld	r24, Z
}
    26da:	cf 91       	pop	r28
    26dc:	df 91       	pop	r29
    26de:	08 95       	ret

000026e0 <UART_sendString>:

void UART_sendString(const uint8 *str)
{
    26e0:	df 93       	push	r29
    26e2:	cf 93       	push	r28
    26e4:	00 d0       	rcall	.+0      	; 0x26e6 <UART_sendString+0x6>
    26e6:	0f 92       	push	r0
    26e8:	cd b7       	in	r28, 0x3d	; 61
    26ea:	de b7       	in	r29, 0x3e	; 62
    26ec:	9b 83       	std	Y+3, r25	; 0x03
    26ee:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    26f0:	19 82       	std	Y+1, r1	; 0x01
    26f2:	0e c0       	rjmp	.+28     	; 0x2710 <UART_sendString+0x30>
	while (str[i] != '\0')
	{
		UART_sendByte(str[i]);
    26f4:	89 81       	ldd	r24, Y+1	; 0x01
    26f6:	28 2f       	mov	r18, r24
    26f8:	30 e0       	ldi	r19, 0x00	; 0
    26fa:	8a 81       	ldd	r24, Y+2	; 0x02
    26fc:	9b 81       	ldd	r25, Y+3	; 0x03
    26fe:	fc 01       	movw	r30, r24
    2700:	e2 0f       	add	r30, r18
    2702:	f3 1f       	adc	r31, r19
    2704:	80 81       	ld	r24, Z
    2706:	0e 94 4a 13 	call	0x2694	; 0x2694 <UART_sendByte>
		i++;
    270a:	89 81       	ldd	r24, Y+1	; 0x01
    270c:	8f 5f       	subi	r24, 0xFF	; 255
    270e:	89 83       	std	Y+1, r24	; 0x01
}

void UART_sendString(const uint8 *str)
{
	uint8 i = 0;
	while (str[i] != '\0')
    2710:	89 81       	ldd	r24, Y+1	; 0x01
    2712:	28 2f       	mov	r18, r24
    2714:	30 e0       	ldi	r19, 0x00	; 0
    2716:	8a 81       	ldd	r24, Y+2	; 0x02
    2718:	9b 81       	ldd	r25, Y+3	; 0x03
    271a:	fc 01       	movw	r30, r24
    271c:	e2 0f       	add	r30, r18
    271e:	f3 1f       	adc	r31, r19
    2720:	80 81       	ld	r24, Z
    2722:	88 23       	and	r24, r24
    2724:	39 f7       	brne	.-50     	; 0x26f4 <UART_sendString+0x14>
	{
		UART_sendByte(str[i]);
		i++;
	}
}
    2726:	0f 90       	pop	r0
    2728:	0f 90       	pop	r0
    272a:	0f 90       	pop	r0
    272c:	cf 91       	pop	r28
    272e:	df 91       	pop	r29
    2730:	08 95       	ret

00002732 <UART_recieveString>:

void UART_recieveString(uint8 *str)
{
    2732:	0f 93       	push	r16
    2734:	1f 93       	push	r17
    2736:	df 93       	push	r29
    2738:	cf 93       	push	r28
    273a:	00 d0       	rcall	.+0      	; 0x273c <UART_recieveString+0xa>
    273c:	0f 92       	push	r0
    273e:	cd b7       	in	r28, 0x3d	; 61
    2740:	de b7       	in	r29, 0x3e	; 62
    2742:	9b 83       	std	Y+3, r25	; 0x03
    2744:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2746:	19 82       	std	Y+1, r1	; 0x01
	str[i] = UART_recieveByte();
    2748:	89 81       	ldd	r24, Y+1	; 0x01
    274a:	28 2f       	mov	r18, r24
    274c:	30 e0       	ldi	r19, 0x00	; 0
    274e:	8a 81       	ldd	r24, Y+2	; 0x02
    2750:	9b 81       	ldd	r25, Y+3	; 0x03
    2752:	8c 01       	movw	r16, r24
    2754:	02 0f       	add	r16, r18
    2756:	13 1f       	adc	r17, r19
    2758:	0e 94 61 13 	call	0x26c2	; 0x26c2 <UART_recieveByte>
    275c:	f8 01       	movw	r30, r16
    275e:	80 83       	st	Z, r24
    2760:	0f c0       	rjmp	.+30     	; 0x2780 <UART_recieveString+0x4e>
	while (str[i] != '#')
	{
		i++;
    2762:	89 81       	ldd	r24, Y+1	; 0x01
    2764:	8f 5f       	subi	r24, 0xFF	; 255
    2766:	89 83       	std	Y+1, r24	; 0x01
		str[i] = UART_recieveByte();
    2768:	89 81       	ldd	r24, Y+1	; 0x01
    276a:	28 2f       	mov	r18, r24
    276c:	30 e0       	ldi	r19, 0x00	; 0
    276e:	8a 81       	ldd	r24, Y+2	; 0x02
    2770:	9b 81       	ldd	r25, Y+3	; 0x03
    2772:	8c 01       	movw	r16, r24
    2774:	02 0f       	add	r16, r18
    2776:	13 1f       	adc	r17, r19
    2778:	0e 94 61 13 	call	0x26c2	; 0x26c2 <UART_recieveByte>
    277c:	f8 01       	movw	r30, r16
    277e:	80 83       	st	Z, r24

void UART_recieveString(uint8 *str)
{
	uint8 i = 0;
	str[i] = UART_recieveByte();
	while (str[i] != '#')
    2780:	89 81       	ldd	r24, Y+1	; 0x01
    2782:	28 2f       	mov	r18, r24
    2784:	30 e0       	ldi	r19, 0x00	; 0
    2786:	8a 81       	ldd	r24, Y+2	; 0x02
    2788:	9b 81       	ldd	r25, Y+3	; 0x03
    278a:	fc 01       	movw	r30, r24
    278c:	e2 0f       	add	r30, r18
    278e:	f3 1f       	adc	r31, r19
    2790:	80 81       	ld	r24, Z
    2792:	83 32       	cpi	r24, 0x23	; 35
    2794:	31 f7       	brne	.-52     	; 0x2762 <UART_recieveString+0x30>
	{
		i++;
		str[i] = UART_recieveByte();
	}
	str[i] = '\0';
    2796:	89 81       	ldd	r24, Y+1	; 0x01
    2798:	28 2f       	mov	r18, r24
    279a:	30 e0       	ldi	r19, 0x00	; 0
    279c:	8a 81       	ldd	r24, Y+2	; 0x02
    279e:	9b 81       	ldd	r25, Y+3	; 0x03
    27a0:	fc 01       	movw	r30, r24
    27a2:	e2 0f       	add	r30, r18
    27a4:	f3 1f       	adc	r31, r19
    27a6:	10 82       	st	Z, r1
}
    27a8:	0f 90       	pop	r0
    27aa:	0f 90       	pop	r0
    27ac:	0f 90       	pop	r0
    27ae:	cf 91       	pop	r28
    27b0:	df 91       	pop	r29
    27b2:	1f 91       	pop	r17
    27b4:	0f 91       	pop	r16
    27b6:	08 95       	ret

000027b8 <__prologue_saves__>:
    27b8:	2f 92       	push	r2
    27ba:	3f 92       	push	r3
    27bc:	4f 92       	push	r4
    27be:	5f 92       	push	r5
    27c0:	6f 92       	push	r6
    27c2:	7f 92       	push	r7
    27c4:	8f 92       	push	r8
    27c6:	9f 92       	push	r9
    27c8:	af 92       	push	r10
    27ca:	bf 92       	push	r11
    27cc:	cf 92       	push	r12
    27ce:	df 92       	push	r13
    27d0:	ef 92       	push	r14
    27d2:	ff 92       	push	r15
    27d4:	0f 93       	push	r16
    27d6:	1f 93       	push	r17
    27d8:	cf 93       	push	r28
    27da:	df 93       	push	r29
    27dc:	cd b7       	in	r28, 0x3d	; 61
    27de:	de b7       	in	r29, 0x3e	; 62
    27e0:	ca 1b       	sub	r28, r26
    27e2:	db 0b       	sbc	r29, r27
    27e4:	0f b6       	in	r0, 0x3f	; 63
    27e6:	f8 94       	cli
    27e8:	de bf       	out	0x3e, r29	; 62
    27ea:	0f be       	out	0x3f, r0	; 63
    27ec:	cd bf       	out	0x3d, r28	; 61
    27ee:	09 94       	ijmp

000027f0 <__epilogue_restores__>:
    27f0:	2a 88       	ldd	r2, Y+18	; 0x12
    27f2:	39 88       	ldd	r3, Y+17	; 0x11
    27f4:	48 88       	ldd	r4, Y+16	; 0x10
    27f6:	5f 84       	ldd	r5, Y+15	; 0x0f
    27f8:	6e 84       	ldd	r6, Y+14	; 0x0e
    27fa:	7d 84       	ldd	r7, Y+13	; 0x0d
    27fc:	8c 84       	ldd	r8, Y+12	; 0x0c
    27fe:	9b 84       	ldd	r9, Y+11	; 0x0b
    2800:	aa 84       	ldd	r10, Y+10	; 0x0a
    2802:	b9 84       	ldd	r11, Y+9	; 0x09
    2804:	c8 84       	ldd	r12, Y+8	; 0x08
    2806:	df 80       	ldd	r13, Y+7	; 0x07
    2808:	ee 80       	ldd	r14, Y+6	; 0x06
    280a:	fd 80       	ldd	r15, Y+5	; 0x05
    280c:	0c 81       	ldd	r16, Y+4	; 0x04
    280e:	1b 81       	ldd	r17, Y+3	; 0x03
    2810:	aa 81       	ldd	r26, Y+2	; 0x02
    2812:	b9 81       	ldd	r27, Y+1	; 0x01
    2814:	ce 0f       	add	r28, r30
    2816:	d1 1d       	adc	r29, r1
    2818:	0f b6       	in	r0, 0x3f	; 63
    281a:	f8 94       	cli
    281c:	de bf       	out	0x3e, r29	; 62
    281e:	0f be       	out	0x3f, r0	; 63
    2820:	cd bf       	out	0x3d, r28	; 61
    2822:	ed 01       	movw	r28, r26
    2824:	08 95       	ret

00002826 <_exit>:
    2826:	f8 94       	cli

00002828 <__stop_program>:
    2828:	ff cf       	rjmp	.-2      	; 0x2828 <__stop_program>
