; ModuleID = 'build_ollvm/programs/p03466/s537775483.ll'
source_filename = "Project_CodeNet_C++1400/p03466/s537775483.cpp"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-pc-linux-gnu"

%"class.std::ios_base::Init" = type { i8 }
%"class.std::vector" = type { %"struct.std::_Vector_base" }
%"struct.std::_Vector_base" = type { %"struct.std::_Vector_base<Seg, std::allocator<Seg> >::_Vector_impl" }
%"struct.std::_Vector_base<Seg, std::allocator<Seg> >::_Vector_impl" = type { %struct.Seg*, %struct.Seg*, %struct.Seg* }
%struct.Seg = type { i32, i32, i32, i32 }
%"class.std::allocator" = type { i8 }
%"class.__gnu_cxx::new_allocator" = type { i8 }
%"class.std::move_iterator" = type { %struct.Seg* }

$_ZNSt6vectorI3SegSaIS0_EEC2Ev = comdat any

$_ZNSt6vectorI3SegSaIS0_EED2Ev = comdat any

$_ZSt3minIiERKT_S2_S2_ = comdat any

$_ZNSt6vectorI3SegSaIS0_EE5clearEv = comdat any

$_ZNSt6vectorI3SegSaIS0_EE9push_backEOS0_ = comdat any

$_ZNSt6vectorI3SegSaIS0_EEixEm = comdat any

$_ZNSt12_Vector_baseI3SegSaIS0_EEC2Ev = comdat any

$__clang_call_terminate = comdat any

$_ZNSt12_Vector_baseI3SegSaIS0_EE12_Vector_implC2Ev = comdat any

$_ZNSaI3SegEC2Ev = comdat any

$_ZN9__gnu_cxx13new_allocatorI3SegEC2Ev = comdat any

$_ZSt8_DestroyIP3SegS0_EvT_S2_RSaIT0_E = comdat any

$_ZNSt12_Vector_baseI3SegSaIS0_EE19_M_get_Tp_allocatorEv = comdat any

$_ZNSt12_Vector_baseI3SegSaIS0_EED2Ev = comdat any

$_ZSt8_DestroyIP3SegEvT_S2_ = comdat any

$_ZNSt12_Destroy_auxILb1EE9__destroyIP3SegEEvT_S4_ = comdat any

$_ZNSt12_Vector_baseI3SegSaIS0_EE13_M_deallocateEPS0_m = comdat any

$_ZNSt12_Vector_baseI3SegSaIS0_EE12_Vector_implD2Ev = comdat any

$_ZNSt16allocator_traitsISaI3SegEE10deallocateERS1_PS0_m = comdat any

$_ZN9__gnu_cxx13new_allocatorI3SegE10deallocateEPS1_m = comdat any

$_ZNSaI3SegED2Ev = comdat any

$_ZN9__gnu_cxx13new_allocatorI3SegED2Ev = comdat any

$_ZNSt6vectorI3SegSaIS0_EE15_M_erase_at_endEPS0_ = comdat any

$_ZNSt6vectorI3SegSaIS0_EE12emplace_backIJS0_EEEvDpOT_ = comdat any

$_ZSt4moveIR3SegEONSt16remove_referenceIT_E4typeEOS3_ = comdat any

$_ZNSt16allocator_traitsISaI3SegEE9constructIS0_JS0_EEEvRS1_PT_DpOT0_ = comdat any

$_ZSt7forwardI3SegEOT_RNSt16remove_referenceIS1_E4typeE = comdat any

$_ZNSt6vectorI3SegSaIS0_EE19_M_emplace_back_auxIJS0_EEEvDpOT_ = comdat any

$_ZN9__gnu_cxx13new_allocatorI3SegE9constructIS1_JS1_EEEvPT_DpOT0_ = comdat any

$_ZNKSt6vectorI3SegSaIS0_EE12_M_check_lenEmPKc = comdat any

$_ZNSt12_Vector_baseI3SegSaIS0_EE11_M_allocateEm = comdat any

$_ZNKSt6vectorI3SegSaIS0_EE4sizeEv = comdat any

$_ZSt34__uninitialized_move_if_noexcept_aIP3SegS1_SaIS0_EET0_T_S4_S3_RT1_ = comdat any

$_ZNSt16allocator_traitsISaI3SegEE7destroyIS0_EEvRS1_PT_ = comdat any

$_ZNKSt6vectorI3SegSaIS0_EE8max_sizeEv = comdat any

$_ZSt3maxImERKT_S2_S2_ = comdat any

$_ZNSt16allocator_traitsISaI3SegEE8max_sizeERKS1_ = comdat any

$_ZNKSt12_Vector_baseI3SegSaIS0_EE19_M_get_Tp_allocatorEv = comdat any

$_ZNK9__gnu_cxx13new_allocatorI3SegE8max_sizeEv = comdat any

$_ZNSt16allocator_traitsISaI3SegEE8allocateERS1_m = comdat any

$_ZN9__gnu_cxx13new_allocatorI3SegE8allocateEmPKv = comdat any

$_ZSt22__uninitialized_copy_aISt13move_iteratorIP3SegES2_S1_ET0_T_S5_S4_RSaIT1_E = comdat any

$_ZSt32__make_move_if_noexcept_iteratorIP3SegSt13move_iteratorIS1_EET0_T_ = comdat any

$_ZSt18uninitialized_copyISt13move_iteratorIP3SegES2_ET0_T_S5_S4_ = comdat any

$_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIP3SegES4_EET0_T_S7_S6_ = comdat any

$_ZSt4copyISt13move_iteratorIP3SegES2_ET0_T_S5_S4_ = comdat any

$_ZSt14__copy_move_a2ILb1EP3SegS1_ET1_T0_S3_S2_ = comdat any

$_ZSt12__miter_baseISt13move_iteratorIP3SegEENSt11_Miter_baseIT_E13iterator_typeES5_ = comdat any

$_ZSt13__copy_move_aILb1EP3SegS1_ET1_T0_S3_S2_ = comdat any

$_ZSt12__niter_baseIP3SegENSt11_Niter_baseIT_E13iterator_typeES3_ = comdat any

$_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mI3SegEEPT_PKS4_S7_S5_ = comdat any

$_ZNSt10_Iter_baseIP3SegLb0EE7_S_baseES1_ = comdat any

$_ZNSt10_Iter_baseISt13move_iteratorIP3SegELb1EE7_S_baseES3_ = comdat any

$_ZNKSt13move_iteratorIP3SegE4baseEv = comdat any

$_ZNSt13move_iteratorIP3SegEC2ES1_ = comdat any

$_ZN9__gnu_cxx13new_allocatorI3SegE7destroyIS1_EEvPT_ = comdat any

@_ZStL8__ioinit = internal global %"class.std::ios_base::Init" zeroinitializer, align 1
@__dso_handle = external global i8
@A = global i32 0, align 4
@B = global i32 0, align 4
@C = global i32 0, align 4
@D = global i32 0, align 4
@mx = local_unnamed_addr global i32 0, align 4
@seg = global %"class.std::vector" zeroinitializer, align 8
@.str = private unnamed_addr constant [12 x i8] c"%d %d %d %d\00", align 1
@Q = global i32 0, align 4
@.str.4 = private unnamed_addr constant [3 x i8] c"%d\00", align 1
@.str.5 = private unnamed_addr constant [28 x i8] c"vector::_M_emplace_back_aux\00", align 1
@llvm.global_ctors = appending global [1 x { i32, void ()*, i8* }] [{ i32, void ()*, i8* } { i32 65535, void ()* @_GLOBAL__sub_I_s537775483.cpp, i8* null }]
@x = common local_unnamed_addr global i32 0
@y = common local_unnamed_addr global i32 0
@x.6 = common local_unnamed_addr global i32 0
@y.7 = common local_unnamed_addr global i32 0
@x.8 = common local_unnamed_addr global i32 0
@y.9 = common local_unnamed_addr global i32 0
@x.10 = common local_unnamed_addr global i32 0
@y.11 = common local_unnamed_addr global i32 0
@x.12 = common local_unnamed_addr global i32 0
@y.13 = common local_unnamed_addr global i32 0
@x.14 = common local_unnamed_addr global i32 0
@y.15 = common local_unnamed_addr global i32 0
@x.16 = common local_unnamed_addr global i32 0
@y.17 = common local_unnamed_addr global i32 0
@x.18 = common local_unnamed_addr global i32 0
@y.19 = common local_unnamed_addr global i32 0
@x.20 = common local_unnamed_addr global i32 0
@y.21 = common local_unnamed_addr global i32 0
@x.22 = common local_unnamed_addr global i32 0
@y.23 = common local_unnamed_addr global i32 0
@x.24 = common local_unnamed_addr global i32 0
@y.25 = common local_unnamed_addr global i32 0
@x.26 = common local_unnamed_addr global i32 0
@y.27 = common local_unnamed_addr global i32 0
@x.28 = common local_unnamed_addr global i32 0
@y.29 = common local_unnamed_addr global i32 0
@x.30 = common local_unnamed_addr global i32 0
@y.31 = common local_unnamed_addr global i32 0
@x.32 = common local_unnamed_addr global i32 0
@y.33 = common local_unnamed_addr global i32 0
@x.34 = common local_unnamed_addr global i32 0
@y.35 = common local_unnamed_addr global i32 0
@x.36 = common local_unnamed_addr global i32 0
@y.37 = common local_unnamed_addr global i32 0
@x.38 = common local_unnamed_addr global i32 0
@y.39 = common local_unnamed_addr global i32 0
@x.40 = common local_unnamed_addr global i32 0
@y.41 = common local_unnamed_addr global i32 0
@x.42 = common local_unnamed_addr global i32 0
@y.43 = common local_unnamed_addr global i32 0
@x.44 = common local_unnamed_addr global i32 0
@y.45 = common local_unnamed_addr global i32 0
@x.46 = common local_unnamed_addr global i32 0
@y.47 = common local_unnamed_addr global i32 0
@x.48 = common local_unnamed_addr global i32 0
@y.49 = common local_unnamed_addr global i32 0
@x.50 = common local_unnamed_addr global i32 0
@y.51 = common local_unnamed_addr global i32 0
@x.52 = common local_unnamed_addr global i32 0
@y.53 = common local_unnamed_addr global i32 0
@x.54 = common local_unnamed_addr global i32 0
@y.55 = common local_unnamed_addr global i32 0
@x.56 = common local_unnamed_addr global i32 0
@y.57 = common local_unnamed_addr global i32 0
@x.58 = common local_unnamed_addr global i32 0
@y.59 = common local_unnamed_addr global i32 0
@x.60 = common local_unnamed_addr global i32 0
@y.61 = common local_unnamed_addr global i32 0
@x.62 = common local_unnamed_addr global i32 0
@y.63 = common local_unnamed_addr global i32 0
@x.64 = common local_unnamed_addr global i32 0
@y.65 = common local_unnamed_addr global i32 0
@x.66 = common local_unnamed_addr global i32 0
@y.67 = common local_unnamed_addr global i32 0
@x.68 = common local_unnamed_addr global i32 0
@y.69 = common local_unnamed_addr global i32 0
@x.70 = common local_unnamed_addr global i32 0
@y.71 = common local_unnamed_addr global i32 0
@x.72 = common local_unnamed_addr global i32 0
@y.73 = common local_unnamed_addr global i32 0
@x.74 = common local_unnamed_addr global i32 0
@y.75 = common local_unnamed_addr global i32 0
@x.76 = common local_unnamed_addr global i32 0
@y.77 = common local_unnamed_addr global i32 0
@x.78 = common local_unnamed_addr global i32 0
@y.79 = common local_unnamed_addr global i32 0
@x.80 = common local_unnamed_addr global i32 0
@y.81 = common local_unnamed_addr global i32 0
@x.82 = common local_unnamed_addr global i32 0
@y.83 = common local_unnamed_addr global i32 0
@x.84 = common local_unnamed_addr global i32 0
@y.85 = common local_unnamed_addr global i32 0
@x.86 = common local_unnamed_addr global i32 0
@y.87 = common local_unnamed_addr global i32 0
@x.88 = common local_unnamed_addr global i32 0
@y.89 = common local_unnamed_addr global i32 0
@x.90 = common local_unnamed_addr global i32 0
@y.91 = common local_unnamed_addr global i32 0
@x.92 = common local_unnamed_addr global i32 0
@y.93 = common local_unnamed_addr global i32 0
@x.94 = common local_unnamed_addr global i32 0
@y.95 = common local_unnamed_addr global i32 0
@x.96 = common local_unnamed_addr global i32 0
@y.97 = common local_unnamed_addr global i32 0
@x.98 = common local_unnamed_addr global i32 0
@y.99 = common local_unnamed_addr global i32 0
@x.100 = common local_unnamed_addr global i32 0
@y.101 = common local_unnamed_addr global i32 0
@x.102 = common local_unnamed_addr global i32 0
@y.103 = common local_unnamed_addr global i32 0
@x.104 = common local_unnamed_addr global i32 0
@y.105 = common local_unnamed_addr global i32 0
@x.106 = common local_unnamed_addr global i32 0
@y.107 = common local_unnamed_addr global i32 0
@x.108 = common local_unnamed_addr global i32 0
@y.109 = common local_unnamed_addr global i32 0
@x.110 = common local_unnamed_addr global i32 0
@y.111 = common local_unnamed_addr global i32 0
@x.112 = common local_unnamed_addr global i32 0
@y.113 = common local_unnamed_addr global i32 0
@x.114 = common local_unnamed_addr global i32 0
@y.115 = common local_unnamed_addr global i32 0
@x.116 = common local_unnamed_addr global i32 0
@y.117 = common local_unnamed_addr global i32 0
@x.118 = common local_unnamed_addr global i32 0
@y.119 = common local_unnamed_addr global i32 0
@x.120 = common local_unnamed_addr global i32 0
@y.121 = common local_unnamed_addr global i32 0
@x.122 = common local_unnamed_addr global i32 0
@y.123 = common local_unnamed_addr global i32 0
@x.124 = common local_unnamed_addr global i32 0
@y.125 = common local_unnamed_addr global i32 0
@x.126 = common local_unnamed_addr global i32 0
@y.127 = common local_unnamed_addr global i32 0

; Function Attrs: noinline uwtable
define internal fastcc void @__cxx_global_var_init() unnamed_addr #0 section ".text.startup" {
  tail call void @_ZNSt8ios_base4InitC1Ev(%"class.std::ios_base::Init"* nonnull @_ZStL8__ioinit)
  %1 = tail call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i64 0, i32 0), i8* nonnull @__dso_handle) #14
  ret void
}

declare void @_ZNSt8ios_base4InitC1Ev(%"class.std::ios_base::Init"*) unnamed_addr #1

; Function Attrs: nounwind
declare void @_ZNSt8ios_base4InitD1Ev(%"class.std::ios_base::Init"*) unnamed_addr #2

; Function Attrs: nofree nounwind
declare i32 @__cxa_atexit(void (i8*)*, i8*, i8*) local_unnamed_addr #3

; Function Attrs: nofree noinline norecurse nounwind uwtable
define zeroext i1 @_Z3chkii(i32 %0, i32 %1) local_unnamed_addr #4 {
  %3 = alloca i1, align 1
  %4 = alloca i1, align 1
  %5 = alloca i1, align 1
  %6 = load i32, i32* @x.6, align 4
  %7 = load i32, i32* @y.7, align 4
  %8 = add i32 %6, -1
  %9 = mul i32 %8, %6
  %10 = and i32 %9, 1
  %11 = icmp eq i32 %10, 0
  store i1 %11, i1* %5, align 1
  %12 = icmp slt i32 %7, 10
  store i1 %12, i1* %4, align 1
  %13 = load i32, i32* @mx, align 4
  %14 = or i1 %12, %11
  %15 = select i1 %14, i32 -870798184, i32 -1554711445
  br label %.outer

.outer:                                           ; preds = %.outer.backedge, %2
  %.0.ph = phi i32 [ 233476786, %2 ], [ %.0.ph.be, %.outer.backedge ]
  br label %16

16:                                               ; preds = %.outer, %16
  switch i32 %.0.ph, label %16 [
    i32 233476786, label %17
    i32 -1992213465, label %.outer.backedge
    i32 -870798184, label %20
    i32 -1554711445, label %26
  ]

17:                                               ; preds = %16
  %.0..0..0. = load volatile i1, i1* %5, align 1
  %.0..0..0.1 = load volatile i1, i1* %4, align 1
  %18 = or i1 %.0..0..0., %.0..0..0.1
  %19 = select i1 %18, i32 -1992213465, i32 -1554711445
  br label %.outer.backedge

20:                                               ; preds = %16
  %21 = sext i32 %13 to i64
  %22 = sext i32 %0 to i64
  %23 = mul nsw i64 %21, %22
  %24 = sext i32 %1 to i64
  %25 = icmp sge i64 %23, %24
  store i1 %25, i1* %3, align 1
  %.0..0..0.2 = load volatile i1, i1* %3, align 1
  ret i1 %.0..0..0.2

26:                                               ; preds = %16
  br label %.outer.backedge

.outer.backedge:                                  ; preds = %16, %26, %17
  %.0.ph.be = phi i32 [ %19, %17 ], [ -1992213465, %26 ], [ %15, %16 ]
  br label %.outer
}

; Function Attrs: noinline nounwind uwtable
define internal fastcc void @__cxx_global_var_init.1() unnamed_addr #5 section ".text.startup" {
  tail call void @_ZNSt6vectorI3SegSaIS0_EEC2Ev(%"class.std::vector"* nonnull @seg) #14
  %1 = tail call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::vector"*)* @_ZNSt6vectorI3SegSaIS0_EED2Ev to void (i8*)*), i8* bitcast (%"class.std::vector"* @seg to i8*), i8* nonnull @__dso_handle) #14
  ret void
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZNSt6vectorI3SegSaIS0_EEC2Ev(%"class.std::vector"* %0) unnamed_addr #5 comdat align 2 personality i8* bitcast (i32 (...)* @__gxx_personality_v0 to i8*) {
  %2 = load i32, i32* @x.10, align 4
  %3 = load i32, i32* @y.11, align 4
  %4 = add i32 %2, -1
  %5 = mul i32 %4, %2
  %6 = and i32 %5, 1
  %7 = icmp eq i32 %6, 0
  %8 = icmp slt i32 %3, 10
  %9 = or i1 %8, %7
  br i1 %9, label %.critedge, label %.preheader

.critedge:                                        ; preds = %1
  %10 = getelementptr %"class.std::vector", %"class.std::vector"* %0, i64 0, i32 0
  invoke void @_ZNSt12_Vector_baseI3SegSaIS0_EEC2Ev(%"struct.std::_Vector_base"* %10)
          to label %11 unwind label %12

11:                                               ; preds = %.critedge
  ret void

12:                                               ; preds = %.critedge
  %13 = landingpad { i8*, i32 }
          catch i8* null
  %14 = extractvalue { i8*, i32 } %13, 0
  tail call void @__clang_call_terminate(i8* %14) #15
  unreachable

.preheader:                                       ; preds = %1, %.preheader
  br label %.preheader, !llvm.loop !1
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZNSt6vectorI3SegSaIS0_EED2Ev(%"class.std::vector"* %0) unnamed_addr #5 comdat align 2 personality i8* bitcast (i32 (...)* @__gxx_personality_v0 to i8*) {
  %2 = getelementptr %"class.std::vector", %"class.std::vector"* %0, i64 0, i32 0
  %3 = getelementptr inbounds %"class.std::vector", %"class.std::vector"* %0, i64 0, i32 0, i32 0, i32 0
  %4 = load %struct.Seg*, %struct.Seg** %3, align 8
  %5 = getelementptr inbounds %"class.std::vector", %"class.std::vector"* %0, i64 0, i32 0, i32 0, i32 1
  %6 = load %struct.Seg*, %struct.Seg** %5, align 8
  %7 = tail call dereferenceable(1) %"class.std::allocator"* @_ZNSt12_Vector_baseI3SegSaIS0_EE19_M_get_Tp_allocatorEv(%"struct.std::_Vector_base"* %2) #14
  invoke void @_ZSt8_DestroyIP3SegS0_EvT_S2_RSaIT0_E(%struct.Seg* %4, %struct.Seg* %6, %"class.std::allocator"* nonnull dereferenceable(1) %7)
          to label %8 unwind label %9

8:                                                ; preds = %1
  tail call void @_ZNSt12_Vector_baseI3SegSaIS0_EED2Ev(%"struct.std::_Vector_base"* %2) #14
  ret void

9:                                                ; preds = %1
  %10 = landingpad { i8*, i32 }
          catch i8* null
  %11 = extractvalue { i8*, i32 } %10, 0
  tail call void @_ZNSt12_Vector_baseI3SegSaIS0_EED2Ev(%"struct.std::_Vector_base"* %2) #14
  tail call void @__clang_call_terminate(i8* %11) #15
  unreachable
}

; Function Attrs: noinline uwtable
define void @_Z5main2v() local_unnamed_addr #0 {
  %1 = alloca i1, align 1
  %2 = alloca i1, align 1
  %3 = alloca i1, align 1
  %4 = alloca i1, align 1
  %5 = alloca i1, align 1
  %6 = alloca i1, align 1
  %7 = alloca i32*, align 8
  %8 = alloca i32*, align 8
  %9 = alloca %struct.Seg*, align 8
  %10 = alloca %struct.Seg*, align 8
  %11 = alloca %struct.Seg*, align 8
  %12 = alloca i32*, align 8
  %13 = alloca %struct.Seg*, align 8
  %14 = alloca %struct.Seg*, align 8
  %15 = alloca i32*, align 8
  %16 = alloca i32*, align 8
  %17 = alloca i32*, align 8
  %18 = alloca i32*, align 8
  %19 = alloca i32*, align 8
  %20 = alloca i32*, align 8
  %21 = alloca %struct.Seg*, align 8
  %22 = alloca %struct.Seg*, align 8
  %23 = alloca i1, align 1
  %24 = alloca i1, align 1
  %25 = load i32, i32* @x.14, align 4
  %26 = load i32, i32* @y.15, align 4
  %27 = add i32 %25, -1
  %28 = mul i32 %27, %25
  %29 = and i32 %28, 1
  %30 = icmp eq i32 %29, 0
  store i1 %30, i1* %24, align 1
  %31 = icmp slt i32 %26, 10
  store i1 %31, i1* %23, align 1
  br label %32

32:                                               ; preds = %.backedge, %0
  %.0 = phi i32 [ -319537212, %0 ], [ %.0.be, %.backedge ]
  switch i32 %.0, label %.backedge [
    i32 -319537212, label %33
    i32 679863468, label %36
    i32 1968365036, label %83
    i32 -1551161996, label %85
    i32 411972009, label %111
    i32 357271805, label %121
    i32 1084934674, label %134
    i32 -1602387349, label %136
    i32 -62136164, label %137
    i32 837718429, label %147
    i32 1236657054, label %164
    i32 2057933639, label %166
    i32 -420523770, label %176
    i32 269899840, label %187
    i32 -1914914719, label %188
    i32 959599705, label %198
    i32 -452335483, label %234
    i32 511794443, label %235
    i32 578665566, label %245
    i32 1501522654, label %257
    i32 -1100862966, label %258
    i32 -828582919, label %268
    i32 1938918298, label %278
    i32 -455496301, label %279
    i32 -640180347, label %281
    i32 71762154, label %285
    i32 -1444438376, label %300
    i32 -505126198, label %304
    i32 1937022063, label %314
    i32 -1621152845, label %326
    i32 111783863, label %327
    i32 -126464326, label %337
    i32 -615776173, label %347
    i32 142240805, label %348
    i32 372052720, label %351
    i32 253538092, label %361
    i32 946123846, label %380
    i32 -1009056243, label %381
    i32 -308114363, label %391
    i32 1705247101, label %405
    i32 -105970721, label %407
    i32 -871460416, label %417
    i32 -110388994, label %442
    i32 937224577, label %443
    i32 -109793281, label %453
    i32 -1828977997, label %466
    i32 1305575819, label %468
    i32 -446576376, label %526
    i32 -631589928, label %528
    i32 -267218301, label %532
    i32 -1379051344, label %533
    i32 -950897473, label %543
    i32 -1295823429, label %560
    i32 -382025807, label %562
    i32 -916058107, label %564
    i32 1164076821, label %591
    i32 308228628, label %594
    i32 1774547904, label %604
    i32 -434567270, label %614
    i32 1522336558, label %615
    i32 -50739093, label %616
    i32 -431416265, label %630
    i32 1108470192, label %631
    i32 -1736461064, label %635
    i32 -1456711254, label %638
    i32 -1848033342, label %665
    i32 90110656, label %667
    i32 -1935850458, label %668
    i32 398916409, label %671
    i32 1834991958, label %672
    i32 -22383629, label %683
    i32 1959632439, label %684
    i32 -1919381444, label %700
    i32 -977388444, label %701
    i32 -971905880, label %705
  ]

.backedge:                                        ; preds = %32, %705, %701, %700, %684, %683, %672, %671, %668, %667, %665, %638, %635, %631, %630, %616, %614, %604, %594, %591, %564, %562, %560, %543, %533, %532, %528, %526, %468, %466, %453, %443, %442, %417, %407, %405, %391, %381, %380, %361, %351, %348, %347, %337, %327, %326, %314, %304, %300, %285, %281, %279, %278, %268, %258, %257, %245, %235, %234, %198, %188, %187, %176, %166, %164, %147, %137, %136, %134, %121, %111, %85, %83, %36, %33
  %.0.be = phi i32 [ %.0, %32 ], [ 1774547904, %705 ], [ -950897473, %701 ], [ -109793281, %700 ], [ -871460416, %684 ], [ -308114363, %683 ], [ 253538092, %672 ], [ -126464326, %671 ], [ 1937022063, %668 ], [ -828582919, %667 ], [ 578665566, %665 ], [ 959599705, %638 ], [ -420523770, %635 ], [ 837718429, %631 ], [ 357271805, %630 ], [ 679863468, %616 ], [ 1522336558, %614 ], [ %613, %604 ], [ %603, %594 ], [ -631589928, %591 ], [ 1164076821, %564 ], [ -1379051344, %562 ], [ %561, %560 ], [ %559, %543 ], [ %542, %533 ], [ -1379051344, %532 ], [ %531, %528 ], [ -631589928, %526 ], [ -446576376, %468 ], [ %467, %466 ], [ %465, %453 ], [ %452, %443 ], [ 937224577, %442 ], [ %441, %417 ], [ %416, %407 ], [ %406, %405 ], [ %404, %391 ], [ %390, %381 ], [ -1009056243, %380 ], [ %379, %361 ], [ %360, %351 ], [ %350, %348 ], [ -640180347, %347 ], [ %346, %337 ], [ %336, %327 ], [ 111783863, %326 ], [ %325, %314 ], [ %313, %304 ], [ 111783863, %300 ], [ %299, %285 ], [ %284, %281 ], [ -640180347, %279 ], [ 1522336558, %278 ], [ %277, %268 ], [ %267, %258 ], [ 411972009, %257 ], [ %256, %245 ], [ %244, %235 ], [ 511794443, %234 ], [ %233, %198 ], [ %197, %188 ], [ -62136164, %187 ], [ %186, %176 ], [ %175, %166 ], [ %165, %164 ], [ %163, %147 ], [ %146, %137 ], [ -62136164, %136 ], [ %135, %134 ], [ %133, %121 ], [ %120, %111 ], [ 411972009, %85 ], [ %84, %83 ], [ %82, %36 ], [ %35, %33 ]
  br label %32

33:                                               ; preds = %32
  %.0..0..0. = load volatile i1, i1* %24, align 1
  %.0..0..0.1 = load volatile i1, i1* %23, align 1
  %34 = or i1 %.0..0..0., %.0..0..0.1
  %35 = select i1 %34, i32 679863468, i32 -50739093
  br label %.backedge

36:                                               ; preds = %32
  %37 = alloca i32, align 4
  %38 = alloca i32, align 4
  %39 = alloca %struct.Seg, align 4
  store %struct.Seg* %39, %struct.Seg** %22, align 8
  %40 = alloca %struct.Seg, align 4
  store %struct.Seg* %40, %struct.Seg** %21, align 8
  %41 = alloca i32, align 4
  store i32* %41, i32** %20, align 8
  %42 = alloca i32, align 4
  store i32* %42, i32** %19, align 8
  %43 = alloca i32, align 4
  store i32* %43, i32** %18, align 8
  %44 = alloca i32, align 4
  store i32* %44, i32** %17, align 8
  %45 = alloca i32, align 4
  store i32* %45, i32** %16, align 8
  %46 = alloca i32, align 4
  store i32* %46, i32** %15, align 8
  %47 = alloca %struct.Seg, align 4
  store %struct.Seg* %47, %struct.Seg** %14, align 8
  %48 = alloca %struct.Seg, align 4
  store %struct.Seg* %48, %struct.Seg** %13, align 8
  %49 = alloca i32, align 4
  store i32* %49, i32** %12, align 8
  %50 = alloca %struct.Seg, align 4
  store %struct.Seg* %50, %struct.Seg** %11, align 8
  %51 = alloca %struct.Seg, align 4
  store %struct.Seg* %51, %struct.Seg** %10, align 8
  %52 = alloca %struct.Seg, align 4
  store %struct.Seg* %52, %struct.Seg** %9, align 8
  %53 = alloca i32, align 4
  store i32* %53, i32** %8, align 8
  %54 = alloca i32, align 4
  store i32* %54, i32** %7, align 8
  %55 = call i32 (i8*, ...) @scanf(i8* getelementptr inbounds ([12 x i8], [12 x i8]* @.str, i64 0, i64 0), i32* nonnull @A, i32* nonnull @B, i32* nonnull @C, i32* nonnull @D)
  %56 = load i32, i32* @C, align 4
  %.neg153 = add i32 %56, -1
  store i32 %.neg153, i32* @C, align 4
  %57 = load i32, i32* @D, align 4
  %58 = add i32 %57, -1
  store i32 %58, i32* @D, align 4
  %59 = load i32, i32* @A, align 4
  %60 = load i32, i32* @B, align 4
  %61 = add i32 %60, %59
  %62 = add i32 %59, 1
  store i32 %62, i32* %37, align 4
  %63 = add i32 %60, 1
  store i32 %63, i32* %38, align 4
  %64 = call dereferenceable(4) i32* @_ZSt3minIiERKT_S2_S2_(i32* nonnull dereferenceable(4) %37, i32* nonnull dereferenceable(4) %38)
  %65 = load i32, i32* %64, align 4
  %66 = sdiv i32 %61, %65
  store i32 %66, i32* @mx, align 4
  %67 = load i32, i32* @B, align 4
  %68 = sext i32 %67 to i64
  %69 = sext i32 %66 to i64
  %70 = load i32, i32* @A, align 4
  %71 = sext i32 %70 to i64
  %72 = mul nsw i64 %71, %69
  %73 = icmp slt i64 %72, %68
  store i1 %73, i1* %6, align 1
  %74 = load i32, i32* @x.14, align 4
  %75 = load i32, i32* @y.15, align 4
  %76 = add i32 %74, -1
  %77 = mul i32 %76, %74
  %78 = and i32 %77, 1
  %79 = icmp eq i32 %78, 0
  %80 = icmp slt i32 %75, 10
  %81 = or i1 %80, %79
  %82 = select i1 %81, i32 1968365036, i32 -50739093
  br label %.backedge

83:                                               ; preds = %32
  %.0..0..0.134 = load volatile i1, i1* %6, align 1
  %84 = select i1 %.0..0..0.134, i32 -1551161996, i32 -455496301
  br label %.backedge

85:                                               ; preds = %32
  call void @_ZNSt6vectorI3SegSaIS0_EE5clearEv(%"class.std::vector"* nonnull @seg) #14
  %.0..0..0.2 = load volatile %struct.Seg*, %struct.Seg** %22, align 8
  %86 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.2, i64 0, i32 0
  store i32 0, i32* %86, align 4
  %.0..0..0.3 = load volatile %struct.Seg*, %struct.Seg** %22, align 8
  %87 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.3, i64 0, i32 1
  %88 = load i32, i32* @B, align 4
  %89 = load i32, i32* @mx, align 4
  %90 = load i32, i32* @A, align 4
  %91 = mul nsw i32 %90, %89
  %92 = xor i32 %91, -1
  %93 = add i32 %88, %92
  store i32 %93, i32* %87, align 4
  %.0..0..0.4 = load volatile %struct.Seg*, %struct.Seg** %22, align 8
  %94 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.4, i64 0, i32 2
  store i32 0, i32* %94, align 4
  %.0..0..0.5 = load volatile %struct.Seg*, %struct.Seg** %22, align 8
  %95 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.5, i64 0, i32 3
  store i32 1, i32* %95, align 4
  %.0..0..0.6 = load volatile %struct.Seg*, %struct.Seg** %22, align 8
  call void @_ZNSt6vectorI3SegSaIS0_EE9push_backEOS0_(%"class.std::vector"* nonnull @seg, %struct.Seg* dereferenceable(16) %.0..0..0.6)
  %.0..0..0.7 = load volatile %struct.Seg*, %struct.Seg** %21, align 8
  %96 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.7, i64 0, i32 0
  %97 = load i32, i32* @B, align 4
  %98 = load i32, i32* @mx, align 4
  %99 = load i32, i32* @A, align 4
  %100 = mul nsw i32 %99, %98
  %101 = sub i32 %97, %100
  store i32 %101, i32* %96, align 4
  %.0..0..0.8 = load volatile %struct.Seg*, %struct.Seg** %21, align 8
  %102 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.8, i64 0, i32 1
  %103 = load i32, i32* @A, align 4
  %104 = load i32, i32* @B, align 4
  %105 = add i32 %103, -1
  %106 = add i32 %105, %104
  store i32 %106, i32* %102, align 4
  %.0..0..0.9 = load volatile %struct.Seg*, %struct.Seg** %21, align 8
  %107 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.9, i64 0, i32 2
  store i32 1, i32* %107, align 4
  %.0..0..0.10 = load volatile %struct.Seg*, %struct.Seg** %21, align 8
  %108 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.10, i64 0, i32 3
  %109 = load i32, i32* @mx, align 4
  store i32 %109, i32* %108, align 4
  %.0..0..0.11 = load volatile %struct.Seg*, %struct.Seg** %21, align 8
  call void @_ZNSt6vectorI3SegSaIS0_EE9push_backEOS0_(%"class.std::vector"* nonnull @seg, %struct.Seg* dereferenceable(16) %.0..0..0.11)
  %.0..0..0.12 = load volatile i32*, i32** %20, align 8
  store i32 0, i32* %.0..0..0.12, align 4
  %110 = load i32, i32* @C, align 4
  %.0..0..0.27 = load volatile i32*, i32** %19, align 8
  store i32 %110, i32* %.0..0..0.27, align 4
  br label %.backedge

111:                                              ; preds = %32
  %112 = load i32, i32* @x.14, align 4
  %113 = load i32, i32* @y.15, align 4
  %114 = add i32 %112, -1
  %115 = mul i32 %114, %112
  %116 = and i32 %115, 1
  %117 = icmp eq i32 %116, 0
  %118 = icmp slt i32 %113, 10
  %119 = or i1 %118, %117
  %120 = select i1 %119, i32 357271805, i32 -431416265
  br label %.backedge

121:                                              ; preds = %32
  %.0..0..0.28 = load volatile i32*, i32** %19, align 8
  %122 = load i32, i32* %.0..0..0.28, align 4
  %123 = load i32, i32* @D, align 4
  %124 = icmp sle i32 %122, %123
  store i1 %124, i1* %5, align 1
  %125 = load i32, i32* @x.14, align 4
  %126 = load i32, i32* @y.15, align 4
  %127 = add i32 %125, -1
  %128 = mul i32 %127, %125
  %129 = and i32 %128, 1
  %130 = icmp eq i32 %129, 0
  %131 = icmp slt i32 %126, 10
  %132 = or i1 %131, %130
  %133 = select i1 %132, i32 1084934674, i32 -431416265
  br label %.backedge

134:                                              ; preds = %32
  %.0..0..0.135 = load volatile i1, i1* %5, align 1
  %135 = select i1 %.0..0..0.135, i32 -1602387349, i32 -1100862966
  br label %.backedge

136:                                              ; preds = %32
  br label %.backedge

137:                                              ; preds = %32
  %138 = load i32, i32* @x.14, align 4
  %139 = load i32, i32* @y.15, align 4
  %140 = add i32 %138, -1
  %141 = mul i32 %140, %138
  %142 = and i32 %141, 1
  %143 = icmp eq i32 %142, 0
  %144 = icmp slt i32 %139, 10
  %145 = or i1 %144, %143
  %146 = select i1 %145, i32 837718429, i32 1108470192
  br label %.backedge

147:                                              ; preds = %32
  %.0..0..0.29 = load volatile i32*, i32** %19, align 8
  %148 = load i32, i32* %.0..0..0.29, align 4
  %.0..0..0.13 = load volatile i32*, i32** %20, align 8
  %149 = load i32, i32* %.0..0..0.13, align 4
  %150 = sext i32 %149 to i64
  %151 = call dereferenceable(16) %struct.Seg* @_ZNSt6vectorI3SegSaIS0_EEixEm(%"class.std::vector"* nonnull @seg, i64 %150) #14
  %152 = getelementptr inbounds %struct.Seg, %struct.Seg* %151, i64 0, i32 1
  %153 = load i32, i32* %152, align 4
  %154 = icmp sgt i32 %148, %153
  store i1 %154, i1* %4, align 1
  %155 = load i32, i32* @x.14, align 4
  %156 = load i32, i32* @y.15, align 4
  %157 = add i32 %155, -1
  %158 = mul i32 %157, %155
  %159 = and i32 %158, 1
  %160 = icmp eq i32 %159, 0
  %161 = icmp slt i32 %156, 10
  %162 = or i1 %161, %160
  %163 = select i1 %162, i32 1236657054, i32 1108470192
  br label %.backedge

164:                                              ; preds = %32
  %.0..0..0.136 = load volatile i1, i1* %4, align 1
  %165 = select i1 %.0..0..0.136, i32 2057933639, i32 -1914914719
  br label %.backedge

166:                                              ; preds = %32
  %167 = load i32, i32* @x.14, align 4
  %168 = load i32, i32* @y.15, align 4
  %169 = add i32 %167, -1
  %170 = mul i32 %169, %167
  %171 = and i32 %170, 1
  %172 = icmp eq i32 %171, 0
  %173 = icmp slt i32 %168, 10
  %174 = or i1 %173, %172
  %175 = select i1 %174, i32 -420523770, i32 -1736461064
  br label %.backedge

176:                                              ; preds = %32
  %.0..0..0.14 = load volatile i32*, i32** %20, align 8
  %177 = load i32, i32* %.0..0..0.14, align 4
  %.neg152 = add i32 %177, 1
  %.0..0..0.15 = load volatile i32*, i32** %20, align 8
  store i32 %.neg152, i32* %.0..0..0.15, align 4
  %178 = load i32, i32* @x.14, align 4
  %179 = load i32, i32* @y.15, align 4
  %180 = add i32 %178, -1
  %181 = mul i32 %180, %178
  %182 = and i32 %181, 1
  %183 = icmp eq i32 %182, 0
  %184 = icmp slt i32 %179, 10
  %185 = or i1 %184, %183
  %186 = select i1 %185, i32 269899840, i32 -1736461064
  br label %.backedge

187:                                              ; preds = %32
  br label %.backedge

188:                                              ; preds = %32
  %189 = load i32, i32* @x.14, align 4
  %190 = load i32, i32* @y.15, align 4
  %191 = add i32 %189, -1
  %192 = mul i32 %191, %189
  %193 = and i32 %192, 1
  %194 = icmp eq i32 %193, 0
  %195 = icmp slt i32 %190, 10
  %196 = or i1 %195, %194
  %197 = select i1 %196, i32 959599705, i32 -1456711254
  br label %.backedge

198:                                              ; preds = %32
  %.0..0..0.30 = load volatile i32*, i32** %19, align 8
  %199 = load i32, i32* %.0..0..0.30, align 4
  %.0..0..0.16 = load volatile i32*, i32** %20, align 8
  %200 = load i32, i32* %.0..0..0.16, align 4
  %201 = sext i32 %200 to i64
  %202 = call dereferenceable(16) %struct.Seg* @_ZNSt6vectorI3SegSaIS0_EEixEm(%"class.std::vector"* nonnull @seg, i64 %201) #14
  %203 = getelementptr inbounds %struct.Seg, %struct.Seg* %202, i64 0, i32 0
  %204 = load i32, i32* %203, align 4
  %205 = sub i32 %199, %204
  %.0..0..0.17 = load volatile i32*, i32** %20, align 8
  %206 = load i32, i32* %.0..0..0.17, align 4
  %207 = sext i32 %206 to i64
  %208 = call dereferenceable(16) %struct.Seg* @_ZNSt6vectorI3SegSaIS0_EEixEm(%"class.std::vector"* nonnull @seg, i64 %207) #14
  %209 = getelementptr inbounds %struct.Seg, %struct.Seg* %208, i64 0, i32 2
  %210 = load i32, i32* %209, align 4
  %.0..0..0.18 = load volatile i32*, i32** %20, align 8
  %211 = load i32, i32* %.0..0..0.18, align 4
  %212 = sext i32 %211 to i64
  %213 = call dereferenceable(16) %struct.Seg* @_ZNSt6vectorI3SegSaIS0_EEixEm(%"class.std::vector"* nonnull @seg, i64 %212) #14
  %214 = getelementptr inbounds %struct.Seg, %struct.Seg* %213, i64 0, i32 3
  %215 = load i32, i32* %214, align 4
  %216 = add i32 %215, %210
  %217 = srem i32 %205, %216
  %.0..0..0.19 = load volatile i32*, i32** %20, align 8
  %218 = load i32, i32* %.0..0..0.19, align 4
  %219 = sext i32 %218 to i64
  %220 = call dereferenceable(16) %struct.Seg* @_ZNSt6vectorI3SegSaIS0_EEixEm(%"class.std::vector"* nonnull @seg, i64 %219) #14
  %221 = getelementptr inbounds %struct.Seg, %struct.Seg* %220, i64 0, i32 2
  %222 = load i32, i32* %221, align 4
  %223 = icmp slt i32 %217, %222
  %224 = select i1 %223, i32 65, i32 66
  %putchar151 = call i32 @putchar(i32 %224)
  %225 = load i32, i32* @x.14, align 4
  %226 = load i32, i32* @y.15, align 4
  %227 = add i32 %225, -1
  %228 = mul i32 %227, %225
  %229 = and i32 %228, 1
  %230 = icmp eq i32 %229, 0
  %231 = icmp slt i32 %226, 10
  %232 = or i1 %231, %230
  %233 = select i1 %232, i32 -452335483, i32 -1456711254
  br label %.backedge

234:                                              ; preds = %32
  br label %.backedge

235:                                              ; preds = %32
  %236 = load i32, i32* @x.14, align 4
  %237 = load i32, i32* @y.15, align 4
  %238 = add i32 %236, -1
  %239 = mul i32 %238, %236
  %240 = and i32 %239, 1
  %241 = icmp eq i32 %240, 0
  %242 = icmp slt i32 %237, 10
  %243 = or i1 %242, %241
  %244 = select i1 %243, i32 578665566, i32 -1848033342
  br label %.backedge

245:                                              ; preds = %32
  %.0..0..0.31 = load volatile i32*, i32** %19, align 8
  %246 = load i32, i32* %.0..0..0.31, align 4
  %247 = add i32 %246, 1
  %.0..0..0.32 = load volatile i32*, i32** %19, align 8
  store i32 %247, i32* %.0..0..0.32, align 4
  %248 = load i32, i32* @x.14, align 4
  %249 = load i32, i32* @y.15, align 4
  %250 = add i32 %248, -1
  %251 = mul i32 %250, %248
  %252 = and i32 %251, 1
  %253 = icmp eq i32 %252, 0
  %254 = icmp slt i32 %249, 10
  %255 = or i1 %254, %253
  %256 = select i1 %255, i32 1501522654, i32 -1848033342
  br label %.backedge

257:                                              ; preds = %32
  br label %.backedge

258:                                              ; preds = %32
  %259 = load i32, i32* @x.14, align 4
  %260 = load i32, i32* @y.15, align 4
  %261 = add i32 %259, -1
  %262 = mul i32 %261, %259
  %263 = and i32 %262, 1
  %264 = icmp eq i32 %263, 0
  %265 = icmp slt i32 %260, 10
  %266 = or i1 %265, %264
  %267 = select i1 %266, i32 -828582919, i32 90110656
  br label %.backedge

268:                                              ; preds = %32
  %putchar150 = call i32 @putchar(i32 10)
  %269 = load i32, i32* @x.14, align 4
  %270 = load i32, i32* @y.15, align 4
  %271 = add i32 %269, -1
  %272 = mul i32 %271, %269
  %273 = and i32 %272, 1
  %274 = icmp eq i32 %273, 0
  %275 = icmp slt i32 %270, 10
  %276 = or i1 %275, %274
  %277 = select i1 %276, i32 1938918298, i32 90110656
  br label %.backedge

278:                                              ; preds = %32
  br label %.backedge

279:                                              ; preds = %32
  %.0..0..0.38 = load volatile i32*, i32** %18, align 8
  store i32 1, i32* %.0..0..0.38, align 4
  %280 = load i32, i32* @A, align 4
  %.0..0..0.42 = load volatile i32*, i32** %17, align 8
  store i32 %280, i32* %.0..0..0.42, align 4
  br label %.backedge

281:                                              ; preds = %32
  %.0..0..0.39 = load volatile i32*, i32** %18, align 8
  %282 = load i32, i32* %.0..0..0.39, align 4
  %.0..0..0.43 = load volatile i32*, i32** %17, align 8
  %283 = load i32, i32* %.0..0..0.43, align 4
  %.not149 = icmp sgt i32 %282, %283
  %284 = select i1 %.not149, i32 142240805, i32 71762154
  br label %.backedge

285:                                              ; preds = %32
  %.0..0..0.40 = load volatile i32*, i32** %18, align 8
  %286 = load i32, i32* %.0..0..0.40, align 4
  %.0..0..0.44 = load volatile i32*, i32** %17, align 8
  %287 = load i32, i32* %.0..0..0.44, align 4
  %288 = add i32 %287, %286
  %289 = ashr i32 %288, 1
  %.0..0..0.73 = load volatile i32*, i32** %15, align 8
  store i32 %289, i32* %.0..0..0.73, align 4
  %290 = load i32, i32* @A, align 4
  %.0..0..0.74 = load volatile i32*, i32** %15, align 8
  %291 = load i32, i32* %.0..0..0.74, align 4
  %292 = sub i32 %290, %291
  %293 = load i32, i32* @B, align 4
  %.0..0..0.75 = load volatile i32*, i32** %15, align 8
  %294 = load i32, i32* %.0..0..0.75, align 4
  %295 = load i32, i32* @mx, align 4
  %296 = sdiv i32 %294, %295
  %297 = sub i32 %293, %296
  %298 = call zeroext i1 @_Z3chkii(i32 %292, i32 %297)
  %299 = select i1 %298, i32 -1444438376, i32 -505126198
  br label %.backedge

300:                                              ; preds = %32
  %.0..0..0.76 = load volatile i32*, i32** %15, align 8
  %301 = load i32, i32* %.0..0..0.76, align 4
  %.0..0..0.47 = load volatile i32*, i32** %16, align 8
  store i32 %301, i32* %.0..0..0.47, align 4
  %.0..0..0.77 = load volatile i32*, i32** %15, align 8
  %302 = load i32, i32* %.0..0..0.77, align 4
  %303 = add i32 %302, 1
  %.0..0..0.41 = load volatile i32*, i32** %18, align 8
  store i32 %303, i32* %.0..0..0.41, align 4
  br label %.backedge

304:                                              ; preds = %32
  %305 = load i32, i32* @x.14, align 4
  %306 = load i32, i32* @y.15, align 4
  %307 = add i32 %305, -1
  %308 = mul i32 %307, %305
  %309 = and i32 %308, 1
  %310 = icmp eq i32 %309, 0
  %311 = icmp slt i32 %306, 10
  %312 = or i1 %311, %310
  %313 = select i1 %312, i32 1937022063, i32 -1935850458
  br label %.backedge

314:                                              ; preds = %32
  %.0..0..0.78 = load volatile i32*, i32** %15, align 8
  %315 = load i32, i32* %.0..0..0.78, align 4
  %316 = add i32 %315, -1
  %.0..0..0.45 = load volatile i32*, i32** %17, align 8
  store i32 %316, i32* %.0..0..0.45, align 4
  %317 = load i32, i32* @x.14, align 4
  %318 = load i32, i32* @y.15, align 4
  %319 = add i32 %317, -1
  %320 = mul i32 %319, %317
  %321 = and i32 %320, 1
  %322 = icmp eq i32 %321, 0
  %323 = icmp slt i32 %318, 10
  %324 = or i1 %323, %322
  %325 = select i1 %324, i32 -1621152845, i32 -1935850458
  br label %.backedge

326:                                              ; preds = %32
  br label %.backedge

327:                                              ; preds = %32
  %328 = load i32, i32* @x.14, align 4
  %329 = load i32, i32* @y.15, align 4
  %330 = add i32 %328, -1
  %331 = mul i32 %330, %328
  %332 = and i32 %331, 1
  %333 = icmp eq i32 %332, 0
  %334 = icmp slt i32 %329, 10
  %335 = or i1 %334, %333
  %336 = select i1 %335, i32 -126464326, i32 398916409
  br label %.backedge

337:                                              ; preds = %32
  %338 = load i32, i32* @x.14, align 4
  %339 = load i32, i32* @y.15, align 4
  %340 = add i32 %338, -1
  %341 = mul i32 %340, %338
  %342 = and i32 %341, 1
  %343 = icmp eq i32 %342, 0
  %344 = icmp slt i32 %339, 10
  %345 = or i1 %344, %343
  %346 = select i1 %345, i32 -615776173, i32 398916409
  br label %.backedge

347:                                              ; preds = %32
  br label %.backedge

348:                                              ; preds = %32
  call void @_ZNSt6vectorI3SegSaIS0_EE5clearEv(%"class.std::vector"* nonnull @seg) #14
  %.0..0..0.48 = load volatile i32*, i32** %16, align 8
  %349 = load i32, i32* %.0..0..0.48, align 4
  %.not148 = icmp eq i32 %349, 0
  %350 = select i1 %.not148, i32 -1009056243, i32 372052720
  br label %.backedge

351:                                              ; preds = %32
  %352 = load i32, i32* @x.14, align 4
  %353 = load i32, i32* @y.15, align 4
  %354 = add i32 %352, -1
  %355 = mul i32 %354, %352
  %356 = and i32 %355, 1
  %357 = icmp eq i32 %356, 0
  %358 = icmp slt i32 %353, 10
  %359 = or i1 %358, %357
  %360 = select i1 %359, i32 253538092, i32 1834991958
  br label %.backedge

361:                                              ; preds = %32
  %.0..0..0.80 = load volatile %struct.Seg*, %struct.Seg** %14, align 8
  %362 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.80, i64 0, i32 0
  store i32 0, i32* %362, align 4
  %.0..0..0.81 = load volatile %struct.Seg*, %struct.Seg** %14, align 8
  %363 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.81, i64 0, i32 1
  %364 = load i32, i32* @mx, align 4
  %.neg147 = add i32 %364, 1
  %.0..0..0.49 = load volatile i32*, i32** %16, align 8
  %365 = load i32, i32* %.0..0..0.49, align 4
  %366 = sdiv i32 %365, %364
  %367 = mul nsw i32 %366, %.neg147
  %368 = add i32 %367, -1
  store i32 %368, i32* %363, align 4
  %.0..0..0.82 = load volatile %struct.Seg*, %struct.Seg** %14, align 8
  %369 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.82, i64 0, i32 2
  store i32 %364, i32* %369, align 4
  %.0..0..0.83 = load volatile %struct.Seg*, %struct.Seg** %14, align 8
  %370 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.83, i64 0, i32 3
  store i32 1, i32* %370, align 4
  %.0..0..0.84 = load volatile %struct.Seg*, %struct.Seg** %14, align 8
  call void @_ZNSt6vectorI3SegSaIS0_EE9push_backEOS0_(%"class.std::vector"* nonnull @seg, %struct.Seg* dereferenceable(16) %.0..0..0.84)
  %371 = load i32, i32* @x.14, align 4
  %372 = load i32, i32* @y.15, align 4
  %373 = add i32 %371, -1
  %374 = mul i32 %373, %371
  %375 = and i32 %374, 1
  %376 = icmp eq i32 %375, 0
  %377 = icmp slt i32 %372, 10
  %378 = or i1 %377, %376
  %379 = select i1 %378, i32 946123846, i32 1834991958
  br label %.backedge

380:                                              ; preds = %32
  br label %.backedge

381:                                              ; preds = %32
  %382 = load i32, i32* @x.14, align 4
  %383 = load i32, i32* @y.15, align 4
  %384 = add i32 %382, -1
  %385 = mul i32 %384, %382
  %386 = and i32 %385, 1
  %387 = icmp eq i32 %386, 0
  %388 = icmp slt i32 %383, 10
  %389 = or i1 %388, %387
  %390 = select i1 %389, i32 -308114363, i32 -22383629
  br label %.backedge

391:                                              ; preds = %32
  %.0..0..0.50 = load volatile i32*, i32** %16, align 8
  %392 = load i32, i32* %.0..0..0.50, align 4
  %393 = load i32, i32* @mx, align 4
  %394 = srem i32 %392, %393
  %395 = icmp ne i32 %394, 0
  store i1 %395, i1* %3, align 1
  %396 = load i32, i32* @x.14, align 4
  %397 = load i32, i32* @y.15, align 4
  %398 = add i32 %396, -1
  %399 = mul i32 %398, %396
  %400 = and i32 %399, 1
  %401 = icmp eq i32 %400, 0
  %402 = icmp slt i32 %397, 10
  %403 = or i1 %402, %401
  %404 = select i1 %403, i32 1705247101, i32 -22383629
  br label %.backedge

405:                                              ; preds = %32
  %.0..0..0.137 = load volatile i1, i1* %3, align 1
  %406 = select i1 %.0..0..0.137, i32 -105970721, i32 937224577
  br label %.backedge

407:                                              ; preds = %32
  %408 = load i32, i32* @x.14, align 4
  %409 = load i32, i32* @y.15, align 4
  %410 = add i32 %408, -1
  %411 = mul i32 %410, %408
  %412 = and i32 %411, 1
  %413 = icmp eq i32 %412, 0
  %414 = icmp slt i32 %409, 10
  %415 = or i1 %414, %413
  %416 = select i1 %415, i32 -871460416, i32 1959632439
  br label %.backedge

417:                                              ; preds = %32
  %.0..0..0.90 = load volatile %struct.Seg*, %struct.Seg** %13, align 8
  %418 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.90, i64 0, i32 0
  %419 = load i32, i32* @mx, align 4
  %420 = add i32 %419, 1
  %.0..0..0.51 = load volatile i32*, i32** %16, align 8
  %421 = load i32, i32* %.0..0..0.51, align 4
  %422 = sdiv i32 %421, %419
  %423 = mul nsw i32 %422, %420
  store i32 %423, i32* %418, align 4
  %.0..0..0.91 = load volatile %struct.Seg*, %struct.Seg** %13, align 8
  %424 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.91, i64 0, i32 1
  %.0..0..0.52 = load volatile i32*, i32** %16, align 8
  %425 = load i32, i32* %.0..0..0.52, align 4
  %.0..0..0.53 = load volatile i32*, i32** %16, align 8
  %426 = load i32, i32* %.0..0..0.53, align 4
  %427 = load i32, i32* @mx, align 4
  %428 = sdiv i32 %426, %427
  %429 = add i32 %425, -1
  %430 = add i32 %429, %428
  store i32 %430, i32* %424, align 4
  %.0..0..0.92 = load volatile %struct.Seg*, %struct.Seg** %13, align 8
  %431 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.92, i64 0, i32 2
  store i32 1, i32* %431, align 4
  %.0..0..0.93 = load volatile %struct.Seg*, %struct.Seg** %13, align 8
  %432 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.93, i64 0, i32 3
  store i32 0, i32* %432, align 4
  %.0..0..0.94 = load volatile %struct.Seg*, %struct.Seg** %13, align 8
  call void @_ZNSt6vectorI3SegSaIS0_EE9push_backEOS0_(%"class.std::vector"* nonnull @seg, %struct.Seg* dereferenceable(16) %.0..0..0.94)
  %433 = load i32, i32* @x.14, align 4
  %434 = load i32, i32* @y.15, align 4
  %435 = add i32 %433, -1
  %436 = mul i32 %435, %433
  %437 = and i32 %436, 1
  %438 = icmp eq i32 %437, 0
  %439 = icmp slt i32 %434, 10
  %440 = or i1 %439, %438
  %441 = select i1 %440, i32 -110388994, i32 1959632439
  br label %.backedge

442:                                              ; preds = %32
  br label %.backedge

443:                                              ; preds = %32
  %444 = load i32, i32* @x.14, align 4
  %445 = load i32, i32* @y.15, align 4
  %446 = add i32 %444, -1
  %447 = mul i32 %446, %444
  %448 = and i32 %447, 1
  %449 = icmp eq i32 %448, 0
  %450 = icmp slt i32 %445, 10
  %451 = or i1 %450, %449
  %452 = select i1 %451, i32 -109793281, i32 -1919381444
  br label %.backedge

453:                                              ; preds = %32
  %.0..0..0.54 = load volatile i32*, i32** %16, align 8
  %454 = load i32, i32* %.0..0..0.54, align 4
  %455 = load i32, i32* @A, align 4
  %456 = icmp ne i32 %454, %455
  store i1 %456, i1* %2, align 1
  %457 = load i32, i32* @x.14, align 4
  %458 = load i32, i32* @y.15, align 4
  %459 = add i32 %457, -1
  %460 = mul i32 %459, %457
  %461 = and i32 %460, 1
  %462 = icmp eq i32 %461, 0
  %463 = icmp slt i32 %458, 10
  %464 = or i1 %463, %462
  %465 = select i1 %464, i32 -1828977997, i32 -1919381444
  br label %.backedge

466:                                              ; preds = %32
  %.0..0..0.138 = load volatile i1, i1* %2, align 1
  %467 = select i1 %.0..0..0.138, i32 1305575819, i32 -446576376
  br label %.backedge

468:                                              ; preds = %32
  %469 = load i32, i32* @B, align 4
  %.0..0..0.55 = load volatile i32*, i32** %16, align 8
  %470 = load i32, i32* %.0..0..0.55, align 4
  %471 = load i32, i32* @mx, align 4
  %472 = sdiv i32 %470, %471
  %473 = load i32, i32* @A, align 4
  %.0..0..0.56 = load volatile i32*, i32** %16, align 8
  %474 = load i32, i32* %.0..0..0.56, align 4
  %.neg162 = add i32 %474, 1
  %.neg163 = sub i32 %.neg162, %473
  %.neg164 = mul i32 %.neg163, %471
  %475 = sub i32 %469, %472
  %476 = add i32 %475, %.neg164
  %.0..0..0.100 = load volatile i32*, i32** %12, align 8
  store i32 %476, i32* %.0..0..0.100, align 4
  %.0..0..0.103 = load volatile %struct.Seg*, %struct.Seg** %11, align 8
  %477 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.103, i64 0, i32 0
  %.0..0..0.57 = load volatile i32*, i32** %16, align 8
  %478 = load i32, i32* %.0..0..0.57, align 4
  %.0..0..0.58 = load volatile i32*, i32** %16, align 8
  %479 = load i32, i32* %.0..0..0.58, align 4
  %480 = load i32, i32* @mx, align 4
  %481 = sdiv i32 %479, %480
  %482 = add i32 %478, -1
  %483 = add i32 %482, %481
  store i32 %483, i32* %477, align 4
  %.0..0..0.104 = load volatile %struct.Seg*, %struct.Seg** %11, align 8
  %484 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.104, i64 0, i32 1
  %.0..0..0.59 = load volatile i32*, i32** %16, align 8
  %485 = load i32, i32* %.0..0..0.59, align 4
  %.0..0..0.60 = load volatile i32*, i32** %16, align 8
  %486 = load i32, i32* %.0..0..0.60, align 4
  %487 = load i32, i32* @mx, align 4
  %488 = sdiv i32 %486, %487
  %489 = add i32 %488, %485
  store i32 %489, i32* %484, align 4
  %.0..0..0.105 = load volatile %struct.Seg*, %struct.Seg** %11, align 8
  %490 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.105, i64 0, i32 2
  store i32 1, i32* %490, align 4
  %.0..0..0.106 = load volatile %struct.Seg*, %struct.Seg** %11, align 8
  %491 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.106, i64 0, i32 3
  store i32 0, i32* %491, align 4
  %.0..0..0.107 = load volatile %struct.Seg*, %struct.Seg** %11, align 8
  call void @_ZNSt6vectorI3SegSaIS0_EE9push_backEOS0_(%"class.std::vector"* nonnull @seg, %struct.Seg* dereferenceable(16) %.0..0..0.107)
  %.0..0..0.108 = load volatile %struct.Seg*, %struct.Seg** %10, align 8
  %492 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.108, i64 0, i32 0
  %.0..0..0.61 = load volatile i32*, i32** %16, align 8
  %493 = load i32, i32* %.0..0..0.61, align 4
  %.0..0..0.62 = load volatile i32*, i32** %16, align 8
  %494 = load i32, i32* %.0..0..0.62, align 4
  %495 = load i32, i32* @mx, align 4
  %496 = sdiv i32 %494, %495
  %497 = add i32 %493, 1
  %498 = add i32 %497, %496
  store i32 %498, i32* %492, align 4
  %.0..0..0.109 = load volatile %struct.Seg*, %struct.Seg** %10, align 8
  %499 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.109, i64 0, i32 1
  %.0..0..0.63 = load volatile i32*, i32** %16, align 8
  %500 = load i32, i32* %.0..0..0.63, align 4
  %.0..0..0.64 = load volatile i32*, i32** %16, align 8
  %501 = load i32, i32* %.0..0..0.64, align 4
  %502 = load i32, i32* @mx, align 4
  %503 = sdiv i32 %501, %502
  %504 = add i32 %503, %500
  %.0..0..0.101 = load volatile i32*, i32** %12, align 8
  %505 = load i32, i32* %.0..0..0.101, align 4
  %506 = add i32 %504, %505
  store i32 %506, i32* %499, align 4
  %.0..0..0.110 = load volatile %struct.Seg*, %struct.Seg** %10, align 8
  %507 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.110, i64 0, i32 2
  store i32 0, i32* %507, align 4
  %.0..0..0.111 = load volatile %struct.Seg*, %struct.Seg** %10, align 8
  %508 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.111, i64 0, i32 3
  store i32 1, i32* %508, align 4
  %.0..0..0.112 = load volatile %struct.Seg*, %struct.Seg** %10, align 8
  call void @_ZNSt6vectorI3SegSaIS0_EE9push_backEOS0_(%"class.std::vector"* nonnull @seg, %struct.Seg* dereferenceable(16) %.0..0..0.112)
  %.0..0..0.113 = load volatile %struct.Seg*, %struct.Seg** %9, align 8
  %509 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.113, i64 0, i32 0
  %.0..0..0.65 = load volatile i32*, i32** %16, align 8
  %510 = load i32, i32* %.0..0..0.65, align 4
  %.0..0..0.66 = load volatile i32*, i32** %16, align 8
  %511 = load i32, i32* %.0..0..0.66, align 4
  %512 = load i32, i32* @mx, align 4
  %513 = sdiv i32 %511, %512
  %.0..0..0.102 = load volatile i32*, i32** %12, align 8
  %514 = load i32, i32* %.0..0..0.102, align 4
  %515 = add i32 %510, 1
  %516 = add i32 %515, %513
  %517 = add i32 %516, %514
  store i32 %517, i32* %509, align 4
  %.0..0..0.114 = load volatile %struct.Seg*, %struct.Seg** %9, align 8
  %518 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.114, i64 0, i32 1
  %519 = load i32, i32* @A, align 4
  %520 = load i32, i32* @B, align 4
  %521 = add i32 %519, -1
  %522 = add i32 %521, %520
  store i32 %522, i32* %518, align 4
  %.0..0..0.115 = load volatile %struct.Seg*, %struct.Seg** %9, align 8
  %523 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.115, i64 0, i32 2
  store i32 1, i32* %523, align 4
  %.0..0..0.116 = load volatile %struct.Seg*, %struct.Seg** %9, align 8
  %524 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.116, i64 0, i32 3
  %525 = load i32, i32* @mx, align 4
  store i32 %525, i32* %524, align 4
  %.0..0..0.117 = load volatile %struct.Seg*, %struct.Seg** %9, align 8
  call void @_ZNSt6vectorI3SegSaIS0_EE9push_backEOS0_(%"class.std::vector"* nonnull @seg, %struct.Seg* dereferenceable(16) %.0..0..0.117)
  br label %.backedge

526:                                              ; preds = %32
  %.0..0..0.118 = load volatile i32*, i32** %8, align 8
  store i32 0, i32* %.0..0..0.118, align 4
  %527 = load i32, i32* @C, align 4
  %.0..0..0.127 = load volatile i32*, i32** %7, align 8
  store i32 %527, i32* %.0..0..0.127, align 4
  br label %.backedge

528:                                              ; preds = %32
  %.0..0..0.128 = load volatile i32*, i32** %7, align 8
  %529 = load i32, i32* %.0..0..0.128, align 4
  %530 = load i32, i32* @D, align 4
  %.not = icmp sgt i32 %529, %530
  %531 = select i1 %.not, i32 308228628, i32 -267218301
  br label %.backedge

532:                                              ; preds = %32
  br label %.backedge

533:                                              ; preds = %32
  %534 = load i32, i32* @x.14, align 4
  %535 = load i32, i32* @y.15, align 4
  %536 = add i32 %534, -1
  %537 = mul i32 %536, %534
  %538 = and i32 %537, 1
  %539 = icmp eq i32 %538, 0
  %540 = icmp slt i32 %535, 10
  %541 = or i1 %540, %539
  %542 = select i1 %541, i32 -950897473, i32 -977388444
  br label %.backedge

543:                                              ; preds = %32
  %.0..0..0.129 = load volatile i32*, i32** %7, align 8
  %544 = load i32, i32* %.0..0..0.129, align 4
  %.0..0..0.119 = load volatile i32*, i32** %8, align 8
  %545 = load i32, i32* %.0..0..0.119, align 4
  %546 = sext i32 %545 to i64
  %547 = call dereferenceable(16) %struct.Seg* @_ZNSt6vectorI3SegSaIS0_EEixEm(%"class.std::vector"* nonnull @seg, i64 %546) #14
  %548 = getelementptr inbounds %struct.Seg, %struct.Seg* %547, i64 0, i32 1
  %549 = load i32, i32* %548, align 4
  %550 = icmp sgt i32 %544, %549
  store i1 %550, i1* %1, align 1
  %551 = load i32, i32* @x.14, align 4
  %552 = load i32, i32* @y.15, align 4
  %553 = add i32 %551, -1
  %554 = mul i32 %553, %551
  %555 = and i32 %554, 1
  %556 = icmp eq i32 %555, 0
  %557 = icmp slt i32 %552, 10
  %558 = or i1 %557, %556
  %559 = select i1 %558, i32 -1295823429, i32 -977388444
  br label %.backedge

560:                                              ; preds = %32
  %.0..0..0.139 = load volatile i1, i1* %1, align 1
  %561 = select i1 %.0..0..0.139, i32 -382025807, i32 -916058107
  br label %.backedge

562:                                              ; preds = %32
  %.0..0..0.120 = load volatile i32*, i32** %8, align 8
  %563 = load i32, i32* %.0..0..0.120, align 4
  %.neg146 = add i32 %563, 1
  %.0..0..0.121 = load volatile i32*, i32** %8, align 8
  store i32 %.neg146, i32* %.0..0..0.121, align 4
  br label %.backedge

564:                                              ; preds = %32
  %.0..0..0.130 = load volatile i32*, i32** %7, align 8
  %565 = load i32, i32* %.0..0..0.130, align 4
  %.0..0..0.122 = load volatile i32*, i32** %8, align 8
  %566 = load i32, i32* %.0..0..0.122, align 4
  %567 = sext i32 %566 to i64
  %568 = call dereferenceable(16) %struct.Seg* @_ZNSt6vectorI3SegSaIS0_EEixEm(%"class.std::vector"* nonnull @seg, i64 %567) #14
  %569 = getelementptr inbounds %struct.Seg, %struct.Seg* %568, i64 0, i32 0
  %570 = load i32, i32* %569, align 4
  %571 = sub i32 %565, %570
  %.0..0..0.123 = load volatile i32*, i32** %8, align 8
  %572 = load i32, i32* %.0..0..0.123, align 4
  %573 = sext i32 %572 to i64
  %574 = call dereferenceable(16) %struct.Seg* @_ZNSt6vectorI3SegSaIS0_EEixEm(%"class.std::vector"* nonnull @seg, i64 %573) #14
  %575 = getelementptr inbounds %struct.Seg, %struct.Seg* %574, i64 0, i32 2
  %576 = load i32, i32* %575, align 4
  %.0..0..0.124 = load volatile i32*, i32** %8, align 8
  %577 = load i32, i32* %.0..0..0.124, align 4
  %578 = sext i32 %577 to i64
  %579 = call dereferenceable(16) %struct.Seg* @_ZNSt6vectorI3SegSaIS0_EEixEm(%"class.std::vector"* nonnull @seg, i64 %578) #14
  %580 = getelementptr inbounds %struct.Seg, %struct.Seg* %579, i64 0, i32 3
  %581 = load i32, i32* %580, align 4
  %582 = add i32 %581, %576
  %583 = srem i32 %571, %582
  %.0..0..0.125 = load volatile i32*, i32** %8, align 8
  %584 = load i32, i32* %.0..0..0.125, align 4
  %585 = sext i32 %584 to i64
  %586 = call dereferenceable(16) %struct.Seg* @_ZNSt6vectorI3SegSaIS0_EEixEm(%"class.std::vector"* nonnull @seg, i64 %585) #14
  %587 = getelementptr inbounds %struct.Seg, %struct.Seg* %586, i64 0, i32 2
  %588 = load i32, i32* %587, align 4
  %589 = icmp slt i32 %583, %588
  %590 = select i1 %589, i32 65, i32 66
  %putchar145 = call i32 @putchar(i32 %590)
  br label %.backedge

591:                                              ; preds = %32
  %.0..0..0.131 = load volatile i32*, i32** %7, align 8
  %592 = load i32, i32* %.0..0..0.131, align 4
  %593 = add i32 %592, 1
  %.0..0..0.132 = load volatile i32*, i32** %7, align 8
  store i32 %593, i32* %.0..0..0.132, align 4
  br label %.backedge

594:                                              ; preds = %32
  %595 = load i32, i32* @x.14, align 4
  %596 = load i32, i32* @y.15, align 4
  %597 = add i32 %595, -1
  %598 = mul i32 %597, %595
  %599 = and i32 %598, 1
  %600 = icmp eq i32 %599, 0
  %601 = icmp slt i32 %596, 10
  %602 = or i1 %601, %600
  %603 = select i1 %602, i32 1774547904, i32 -971905880
  br label %.backedge

604:                                              ; preds = %32
  %putchar144 = call i32 @putchar(i32 10)
  %605 = load i32, i32* @x.14, align 4
  %606 = load i32, i32* @y.15, align 4
  %607 = add i32 %605, -1
  %608 = mul i32 %607, %605
  %609 = and i32 %608, 1
  %610 = icmp eq i32 %609, 0
  %611 = icmp slt i32 %606, 10
  %612 = or i1 %611, %610
  %613 = select i1 %612, i32 -434567270, i32 -971905880
  br label %.backedge

614:                                              ; preds = %32
  br label %.backedge

615:                                              ; preds = %32
  ret void

616:                                              ; preds = %32
  %617 = alloca i32, align 4
  %618 = alloca i32, align 4
  %619 = call i32 (i8*, ...) @scanf(i8* getelementptr inbounds ([12 x i8], [12 x i8]* @.str, i64 0, i64 0), i32* nonnull @A, i32* nonnull @B, i32* nonnull @C, i32* nonnull @D)
  %620 = load i32, i32* @C, align 4
  %.neg142 = add i32 %620, -1
  store i32 %.neg142, i32* @C, align 4
  %621 = load i32, i32* @D, align 4
  %622 = add i32 %621, -1
  store i32 %622, i32* @D, align 4
  %623 = load i32, i32* @A, align 4
  %624 = load i32, i32* @B, align 4
  %625 = add i32 %624, %623
  %626 = add i32 %623, 1
  store i32 %626, i32* %617, align 4
  %.neg143 = add i32 %624, 1
  store i32 %.neg143, i32* %618, align 4
  %627 = call dereferenceable(4) i32* @_ZSt3minIiERKT_S2_S2_(i32* nonnull dereferenceable(4) %617, i32* nonnull dereferenceable(4) %618)
  %628 = load i32, i32* %627, align 4
  %629 = sdiv i32 %625, %628
  store i32 %629, i32* @mx, align 4
  br label %.backedge

630:                                              ; preds = %32
  %.0..0..0.33 = load volatile i32*, i32** %19, align 8
  br label %.backedge

631:                                              ; preds = %32
  %.0..0..0.34 = load volatile i32*, i32** %19, align 8
  %.0..0..0.20 = load volatile i32*, i32** %20, align 8
  %632 = load i32, i32* %.0..0..0.20, align 4
  %633 = sext i32 %632 to i64
  %634 = call dereferenceable(16) %struct.Seg* @_ZNSt6vectorI3SegSaIS0_EEixEm(%"class.std::vector"* nonnull @seg, i64 %633) #14
  br label %.backedge

635:                                              ; preds = %32
  %.0..0..0.21 = load volatile i32*, i32** %20, align 8
  %636 = load i32, i32* %.0..0..0.21, align 4
  %637 = add i32 %636, 1
  %.0..0..0.22 = load volatile i32*, i32** %20, align 8
  store i32 %637, i32* %.0..0..0.22, align 4
  br label %.backedge

638:                                              ; preds = %32
  %.0..0..0.35 = load volatile i32*, i32** %19, align 8
  %639 = load i32, i32* %.0..0..0.35, align 4
  %.0..0..0.23 = load volatile i32*, i32** %20, align 8
  %640 = load i32, i32* %.0..0..0.23, align 4
  %641 = sext i32 %640 to i64
  %642 = call dereferenceable(16) %struct.Seg* @_ZNSt6vectorI3SegSaIS0_EEixEm(%"class.std::vector"* nonnull @seg, i64 %641) #14
  %643 = getelementptr inbounds %struct.Seg, %struct.Seg* %642, i64 0, i32 0
  %644 = load i32, i32* %643, align 4
  %645 = sub i32 %639, %644
  %.0..0..0.24 = load volatile i32*, i32** %20, align 8
  %646 = load i32, i32* %.0..0..0.24, align 4
  %647 = sext i32 %646 to i64
  %648 = call dereferenceable(16) %struct.Seg* @_ZNSt6vectorI3SegSaIS0_EEixEm(%"class.std::vector"* nonnull @seg, i64 %647) #14
  %649 = getelementptr inbounds %struct.Seg, %struct.Seg* %648, i64 0, i32 2
  %650 = load i32, i32* %649, align 4
  %.0..0..0.25 = load volatile i32*, i32** %20, align 8
  %651 = load i32, i32* %.0..0..0.25, align 4
  %652 = sext i32 %651 to i64
  %653 = call dereferenceable(16) %struct.Seg* @_ZNSt6vectorI3SegSaIS0_EEixEm(%"class.std::vector"* nonnull @seg, i64 %652) #14
  %654 = getelementptr inbounds %struct.Seg, %struct.Seg* %653, i64 0, i32 3
  %655 = load i32, i32* %654, align 4
  %656 = add i32 %655, %650
  %657 = srem i32 %645, %656
  %.0..0..0.26 = load volatile i32*, i32** %20, align 8
  %658 = load i32, i32* %.0..0..0.26, align 4
  %659 = sext i32 %658 to i64
  %660 = call dereferenceable(16) %struct.Seg* @_ZNSt6vectorI3SegSaIS0_EEixEm(%"class.std::vector"* nonnull @seg, i64 %659) #14
  %661 = getelementptr inbounds %struct.Seg, %struct.Seg* %660, i64 0, i32 2
  %662 = load i32, i32* %661, align 4
  %663 = icmp slt i32 %657, %662
  %664 = select i1 %663, i32 65, i32 66
  %putchar141 = call i32 @putchar(i32 %664)
  br label %.backedge

665:                                              ; preds = %32
  %.0..0..0.36 = load volatile i32*, i32** %19, align 8
  %666 = load i32, i32* %.0..0..0.36, align 4
  %.neg = add i32 %666, 1
  %.0..0..0.37 = load volatile i32*, i32** %19, align 8
  store i32 %.neg, i32* %.0..0..0.37, align 4
  br label %.backedge

667:                                              ; preds = %32
  %putchar140 = call i32 @putchar(i32 10)
  br label %.backedge

668:                                              ; preds = %32
  %.0..0..0.79 = load volatile i32*, i32** %15, align 8
  %669 = load i32, i32* %.0..0..0.79, align 4
  %670 = add i32 %669, -1
  %.0..0..0.46 = load volatile i32*, i32** %17, align 8
  store i32 %670, i32* %.0..0..0.46, align 4
  br label %.backedge

671:                                              ; preds = %32
  br label %.backedge

672:                                              ; preds = %32
  %.0..0..0.85 = load volatile %struct.Seg*, %struct.Seg** %14, align 8
  %673 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.85, i64 0, i32 0
  store i32 0, i32* %673, align 4
  %.0..0..0.86 = load volatile %struct.Seg*, %struct.Seg** %14, align 8
  %674 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.86, i64 0, i32 1
  %675 = load i32, i32* @mx, align 4
  %676 = add i32 %675, 1
  %.0..0..0.67 = load volatile i32*, i32** %16, align 8
  %677 = load i32, i32* %.0..0..0.67, align 4
  %678 = sdiv i32 %677, %675
  %679 = mul nsw i32 %678, %676
  %680 = add i32 %679, -1
  store i32 %680, i32* %674, align 4
  %.0..0..0.87 = load volatile %struct.Seg*, %struct.Seg** %14, align 8
  %681 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.87, i64 0, i32 2
  store i32 %675, i32* %681, align 4
  %.0..0..0.88 = load volatile %struct.Seg*, %struct.Seg** %14, align 8
  %682 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.88, i64 0, i32 3
  store i32 1, i32* %682, align 4
  %.0..0..0.89 = load volatile %struct.Seg*, %struct.Seg** %14, align 8
  call void @_ZNSt6vectorI3SegSaIS0_EE9push_backEOS0_(%"class.std::vector"* nonnull @seg, %struct.Seg* dereferenceable(16) %.0..0..0.89)
  br label %.backedge

683:                                              ; preds = %32
  %.0..0..0.68 = load volatile i32*, i32** %16, align 8
  br label %.backedge

684:                                              ; preds = %32
  %.0..0..0.95 = load volatile %struct.Seg*, %struct.Seg** %13, align 8
  %685 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.95, i64 0, i32 0
  %686 = load i32, i32* @mx, align 4
  %687 = add i32 %686, 1
  %.0..0..0.69 = load volatile i32*, i32** %16, align 8
  %688 = load i32, i32* %.0..0..0.69, align 4
  %689 = sdiv i32 %688, %686
  %690 = mul nsw i32 %689, %687
  store i32 %690, i32* %685, align 4
  %.0..0..0.96 = load volatile %struct.Seg*, %struct.Seg** %13, align 8
  %691 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.96, i64 0, i32 1
  %.0..0..0.70 = load volatile i32*, i32** %16, align 8
  %692 = load i32, i32* %.0..0..0.70, align 4
  %.0..0..0.71 = load volatile i32*, i32** %16, align 8
  %693 = load i32, i32* %.0..0..0.71, align 4
  %694 = load i32, i32* @mx, align 4
  %695 = sdiv i32 %693, %694
  %696 = add i32 %692, -1
  %697 = add i32 %696, %695
  store i32 %697, i32* %691, align 4
  %.0..0..0.97 = load volatile %struct.Seg*, %struct.Seg** %13, align 8
  %698 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.97, i64 0, i32 2
  store i32 1, i32* %698, align 4
  %.0..0..0.98 = load volatile %struct.Seg*, %struct.Seg** %13, align 8
  %699 = getelementptr inbounds %struct.Seg, %struct.Seg* %.0..0..0.98, i64 0, i32 3
  store i32 0, i32* %699, align 4
  %.0..0..0.99 = load volatile %struct.Seg*, %struct.Seg** %13, align 8
  call void @_ZNSt6vectorI3SegSaIS0_EE9push_backEOS0_(%"class.std::vector"* nonnull @seg, %struct.Seg* dereferenceable(16) %.0..0..0.99)
  br label %.backedge

700:                                              ; preds = %32
  %.0..0..0.72 = load volatile i32*, i32** %16, align 8
  br label %.backedge

701:                                              ; preds = %32
  %.0..0..0.133 = load volatile i32*, i32** %7, align 8
  %.0..0..0.126 = load volatile i32*, i32** %8, align 8
  %702 = load i32, i32* %.0..0..0.126, align 4
  %703 = sext i32 %702 to i64
  %704 = call dereferenceable(16) %struct.Seg* @_ZNSt6vectorI3SegSaIS0_EEixEm(%"class.std::vector"* nonnull @seg, i64 %703) #14
  br label %.backedge

705:                                              ; preds = %32
  %putchar = call i32 @putchar(i32 10)
  br label %.backedge
}

; Function Attrs: nofree nounwind
declare noundef i32 @scanf(i8* nocapture noundef readonly, ...) local_unnamed_addr #6

; Function Attrs: noinline nounwind uwtable
define linkonce_odr dereferenceable(4) i32* @_ZSt3minIiERKT_S2_S2_(i32* dereferenceable(4) %0, i32* dereferenceable(4) %1) local_unnamed_addr #5 comdat {
  %3 = alloca i1, align 1
  %4 = alloca i32**, align 8
  %5 = alloca i32**, align 8
  %6 = alloca i32**, align 8
  %7 = alloca i1, align 1
  %8 = alloca i1, align 1
  %9 = load i32, i32* @x.16, align 4
  %10 = load i32, i32* @y.17, align 4
  %11 = add i32 %9, -1
  %12 = mul i32 %11, %9
  %13 = and i32 %12, 1
  %14 = icmp eq i32 %13, 0
  store i1 %14, i1* %8, align 1
  %15 = icmp slt i32 %10, 10
  store i1 %15, i1* %7, align 1
  br label %16

16:                                               ; preds = %.backedge, %2
  %.0 = phi i32 [ 1181335540, %2 ], [ %.0.be, %.backedge ]
  switch i32 %.0, label %.backedge [
    i32 1181335540, label %17
    i32 315491601, label %20
    i32 1678892296, label %38
    i32 1610555981, label %40
    i32 -1658664877, label %50
    i32 1498534715, label %61
    i32 872530437, label %62
    i32 2110257663, label %72
    i32 14565981, label %83
    i32 1675068606, label %84
    i32 -573002293, label %86
    i32 1853814404, label %87
    i32 -1273916471, label %89
  ]

.backedge:                                        ; preds = %16, %89, %87, %86, %83, %72, %62, %61, %50, %40, %38, %20, %17
  %.0.be = phi i32 [ %.0, %16 ], [ 2110257663, %89 ], [ -1658664877, %87 ], [ 315491601, %86 ], [ 1675068606, %83 ], [ %82, %72 ], [ %71, %62 ], [ 1675068606, %61 ], [ %60, %50 ], [ %49, %40 ], [ %39, %38 ], [ %37, %20 ], [ %19, %17 ]
  br label %16

17:                                               ; preds = %16
  %.0..0..0. = load volatile i1, i1* %8, align 1
  %.0..0..0.1 = load volatile i1, i1* %7, align 1
  %18 = or i1 %.0..0..0., %.0..0..0.1
  %19 = select i1 %18, i32 315491601, i32 -573002293
  br label %.backedge

20:                                               ; preds = %16
  %21 = alloca i32*, align 8
  store i32** %21, i32*** %6, align 8
  %22 = alloca i32*, align 8
  store i32** %22, i32*** %5, align 8
  %23 = alloca i32*, align 8
  store i32** %23, i32*** %4, align 8
  %.0..0..0.7 = load volatile i32**, i32*** %5, align 8
  store i32* %0, i32** %.0..0..0.7, align 8
  %.0..0..0.11 = load volatile i32**, i32*** %4, align 8
  store i32* %1, i32** %.0..0..0.11, align 8
  %.0..0..0.12 = load volatile i32**, i32*** %4, align 8
  %24 = load i32*, i32** %.0..0..0.12, align 8
  %25 = load i32, i32* %24, align 4
  %.0..0..0.8 = load volatile i32**, i32*** %5, align 8
  %26 = load i32*, i32** %.0..0..0.8, align 8
  %27 = load i32, i32* %26, align 4
  %28 = icmp slt i32 %25, %27
  store i1 %28, i1* %3, align 1
  %29 = load i32, i32* @x.16, align 4
  %30 = load i32, i32* @y.17, align 4
  %31 = add i32 %29, -1
  %32 = mul i32 %31, %29
  %33 = and i32 %32, 1
  %34 = icmp eq i32 %33, 0
  %35 = icmp slt i32 %30, 10
  %36 = or i1 %35, %34
  %37 = select i1 %36, i32 1678892296, i32 -573002293
  br label %.backedge

38:                                               ; preds = %16
  %.0..0..0.15 = load volatile i1, i1* %3, align 1
  %39 = select i1 %.0..0..0.15, i32 1610555981, i32 872530437
  br label %.backedge

40:                                               ; preds = %16
  %41 = load i32, i32* @x.16, align 4
  %42 = load i32, i32* @y.17, align 4
  %43 = add i32 %41, -1
  %44 = mul i32 %43, %41
  %45 = and i32 %44, 1
  %46 = icmp eq i32 %45, 0
  %47 = icmp slt i32 %42, 10
  %48 = or i1 %47, %46
  %49 = select i1 %48, i32 -1658664877, i32 1853814404
  br label %.backedge

50:                                               ; preds = %16
  %.0..0..0.13 = load volatile i32**, i32*** %4, align 8
  %51 = load i32*, i32** %.0..0..0.13, align 8
  %.0..0..0.2 = load volatile i32**, i32*** %6, align 8
  store i32* %51, i32** %.0..0..0.2, align 8
  %52 = load i32, i32* @x.16, align 4
  %53 = load i32, i32* @y.17, align 4
  %54 = add i32 %52, -1
  %55 = mul i32 %54, %52
  %56 = and i32 %55, 1
  %57 = icmp eq i32 %56, 0
  %58 = icmp slt i32 %53, 10
  %59 = or i1 %58, %57
  %60 = select i1 %59, i32 1498534715, i32 1853814404
  br label %.backedge

61:                                               ; preds = %16
  br label %.backedge

62:                                               ; preds = %16
  %63 = load i32, i32* @x.16, align 4
  %64 = load i32, i32* @y.17, align 4
  %65 = add i32 %63, -1
  %66 = mul i32 %65, %63
  %67 = and i32 %66, 1
  %68 = icmp eq i32 %67, 0
  %69 = icmp slt i32 %64, 10
  %70 = or i1 %69, %68
  %71 = select i1 %70, i32 2110257663, i32 -1273916471
  br label %.backedge

72:                                               ; preds = %16
  %.0..0..0.9 = load volatile i32**, i32*** %5, align 8
  %73 = load i32*, i32** %.0..0..0.9, align 8
  %.0..0..0.3 = load volatile i32**, i32*** %6, align 8
  store i32* %73, i32** %.0..0..0.3, align 8
  %74 = load i32, i32* @x.16, align 4
  %75 = load i32, i32* @y.17, align 4
  %76 = add i32 %74, -1
  %77 = mul i32 %76, %74
  %78 = and i32 %77, 1
  %79 = icmp eq i32 %78, 0
  %80 = icmp slt i32 %75, 10
  %81 = or i1 %80, %79
  %82 = select i1 %81, i32 14565981, i32 -1273916471
  br label %.backedge

83:                                               ; preds = %16
  br label %.backedge

84:                                               ; preds = %16
  %.0..0..0.4 = load volatile i32**, i32*** %6, align 8
  %85 = load i32*, i32** %.0..0..0.4, align 8
  ret i32* %85

86:                                               ; preds = %16
  br label %.backedge

87:                                               ; preds = %16
  %.0..0..0.14 = load volatile i32**, i32*** %4, align 8
  %88 = load i32*, i32** %.0..0..0.14, align 8
  %.0..0..0.5 = load volatile i32**, i32*** %6, align 8
  store i32* %88, i32** %.0..0..0.5, align 8
  br label %.backedge

89:                                               ; preds = %16
  %.0..0..0.10 = load volatile i32**, i32*** %5, align 8
  %90 = load i32*, i32** %.0..0..0.10, align 8
  %.0..0..0.6 = load volatile i32**, i32*** %6, align 8
  store i32* %90, i32** %.0..0..0.6, align 8
  br label %.backedge
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZNSt6vectorI3SegSaIS0_EE5clearEv(%"class.std::vector"* %0) local_unnamed_addr #5 comdat align 2 {
  %2 = getelementptr inbounds %"class.std::vector", %"class.std::vector"* %0, i64 0, i32 0, i32 0, i32 0
  %3 = load %struct.Seg*, %struct.Seg** %2, align 8
  tail call void @_ZNSt6vectorI3SegSaIS0_EE15_M_erase_at_endEPS0_(%"class.std::vector"* %0, %struct.Seg* %3) #14
  ret void
}

; Function Attrs: noinline uwtable
define linkonce_odr void @_ZNSt6vectorI3SegSaIS0_EE9push_backEOS0_(%"class.std::vector"* %0, %struct.Seg* dereferenceable(16) %1) local_unnamed_addr #0 comdat align 2 {
  %3 = tail call dereferenceable(16) %struct.Seg* @_ZSt4moveIR3SegEONSt16remove_referenceIT_E4typeEOS3_(%struct.Seg* nonnull dereferenceable(16) %1) #14
  tail call void @_ZNSt6vectorI3SegSaIS0_EE12emplace_backIJS0_EEEvDpOT_(%"class.std::vector"* %0, %struct.Seg* nonnull dereferenceable(16) %3)
  ret void
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr dereferenceable(16) %struct.Seg* @_ZNSt6vectorI3SegSaIS0_EEixEm(%"class.std::vector"* %0, i64 %1) local_unnamed_addr #5 comdat align 2 {
  %3 = getelementptr inbounds %"class.std::vector", %"class.std::vector"* %0, i64 0, i32 0, i32 0, i32 0
  %4 = load %struct.Seg*, %struct.Seg** %3, align 8
  %5 = getelementptr inbounds %struct.Seg, %struct.Seg* %4, i64 %1
  ret %struct.Seg* %5
}

; Function Attrs: noinline norecurse uwtable
define i32 @main() local_unnamed_addr #7 {
  %1 = alloca i1, align 1
  %2 = tail call i32 (i8*, ...) @scanf(i8* getelementptr inbounds ([3 x i8], [3 x i8]* @.str.4, i64 0, i64 0), i32* nonnull @Q)
  br label %.outer

.outer:                                           ; preds = %.outer.backedge, %0
  %.0.ph = phi i32 [ -15022774, %0 ], [ %.0.ph.be, %.outer.backedge ]
  br label %3

3:                                                ; preds = %.outer, %3
  switch i32 %.0.ph, label %3 [
    i32 -15022774, label %4
    i32 -252127658, label %14
    i32 1282124646, label %26
    i32 1616856971, label %28
    i32 -567548271, label %29
    i32 1251034993, label %30
  ]

4:                                                ; preds = %3
  %5 = load i32, i32* @x.24, align 4
  %6 = load i32, i32* @y.25, align 4
  %7 = add i32 %5, -1
  %8 = mul i32 %7, %5
  %9 = and i32 %8, 1
  %10 = icmp eq i32 %9, 0
  %11 = icmp slt i32 %6, 10
  %12 = or i1 %11, %10
  %13 = select i1 %12, i32 -252127658, i32 1251034993
  br label %.outer.backedge

14:                                               ; preds = %3
  %15 = load i32, i32* @Q, align 4
  %.neg = add i32 %15, -1
  store i32 %.neg, i32* @Q, align 4
  %16 = icmp ne i32 %15, 0
  store i1 %16, i1* %1, align 1
  %17 = load i32, i32* @x.24, align 4
  %18 = load i32, i32* @y.25, align 4
  %19 = add i32 %17, -1
  %20 = mul i32 %19, %17
  %21 = and i32 %20, 1
  %22 = icmp eq i32 %21, 0
  %23 = icmp slt i32 %18, 10
  %24 = or i1 %23, %22
  %25 = select i1 %24, i32 1282124646, i32 1251034993
  br label %.outer.backedge

26:                                               ; preds = %3
  %.0..0..0. = load volatile i1, i1* %1, align 1
  %27 = select i1 %.0..0..0., i32 1616856971, i32 -567548271
  br label %.outer.backedge

28:                                               ; preds = %3
  tail call void @_Z5main2v()
  br label %.outer.backedge

29:                                               ; preds = %3
  ret i32 0

30:                                               ; preds = %3
  %31 = load i32, i32* @Q, align 4
  %32 = add i32 %31, -1
  store i32 %32, i32* @Q, align 4
  br label %.outer.backedge

.outer.backedge:                                  ; preds = %30, %28, %26, %14, %4
  %.0.ph.be = phi i32 [ %13, %4 ], [ %25, %14 ], [ %27, %26 ], [ -15022774, %28 ], [ -252127658, %30 ]
  br label %.outer
}

; Function Attrs: noinline uwtable
define linkonce_odr void @_ZNSt12_Vector_baseI3SegSaIS0_EEC2Ev(%"struct.std::_Vector_base"* %0) unnamed_addr #0 comdat align 2 {
  %2 = getelementptr inbounds %"struct.std::_Vector_base", %"struct.std::_Vector_base"* %0, i64 0, i32 0
  tail call void @_ZNSt12_Vector_baseI3SegSaIS0_EE12_Vector_implC2Ev(%"struct.std::_Vector_base<Seg, std::allocator<Seg> >::_Vector_impl"* %2)
  ret void
}

declare i32 @__gxx_personality_v0(...)

; Function Attrs: noinline noreturn nounwind
define linkonce_odr hidden void @__clang_call_terminate(i8* %0) local_unnamed_addr #8 comdat {
  %2 = alloca i1, align 1
  %3 = alloca i1, align 1
  %4 = load i32, i32* @x.28, align 4
  %5 = load i32, i32* @y.29, align 4
  %6 = add i32 %4, -1
  %7 = mul i32 %6, %4
  %8 = and i32 %7, 1
  %9 = icmp eq i32 %8, 0
  store i1 %9, i1* %3, align 1
  %10 = icmp slt i32 %5, 10
  store i1 %10, i1* %2, align 1
  br label %.outer

.outer:                                           ; preds = %12, %1
  %.0.ph = phi i32 [ %14, %12 ], [ -367700766, %1 ]
  br label %11

11:                                               ; preds = %.outer, %11
  switch i32 %.0.ph, label %11 [
    i32 -367700766, label %12
    i32 -382591415, label %15
    i32 377410036, label %17
  ]

12:                                               ; preds = %11
  %.0..0..0. = load volatile i1, i1* %3, align 1
  %.0..0..0.1 = load volatile i1, i1* %2, align 1
  %13 = or i1 %.0..0..0., %.0..0..0.1
  %14 = select i1 %13, i32 -382591415, i32 377410036
  br label %.outer

15:                                               ; preds = %11
  %16 = tail call i8* @__cxa_begin_catch(i8* %0) #14
  tail call void @_ZSt9terminatev() #15
  unreachable

17:                                               ; preds = %11
  %18 = tail call i8* @__cxa_begin_catch(i8* %0) #14
  tail call void @_ZSt9terminatev() #15
  unreachable
}

declare i8* @__cxa_begin_catch(i8*) local_unnamed_addr

declare void @_ZSt9terminatev() local_unnamed_addr

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZNSt12_Vector_baseI3SegSaIS0_EE12_Vector_implC2Ev(%"struct.std::_Vector_base<Seg, std::allocator<Seg> >::_Vector_impl"* %0) unnamed_addr #5 comdat align 2 {
  %2 = alloca i1, align 1
  %3 = alloca i1, align 1
  %4 = load i32, i32* @x.30, align 4
  %5 = load i32, i32* @y.31, align 4
  %6 = add i32 %4, -1
  %7 = mul i32 %6, %4
  %8 = and i32 %7, 1
  %9 = icmp eq i32 %8, 0
  store i1 %9, i1* %3, align 1
  %10 = icmp slt i32 %5, 10
  store i1 %10, i1* %2, align 1
  %11 = bitcast %"struct.std::_Vector_base<Seg, std::allocator<Seg> >::_Vector_impl"* %0 to %"class.std::allocator"*
  %12 = bitcast %"struct.std::_Vector_base<Seg, std::allocator<Seg> >::_Vector_impl"* %0 to i8*
  %13 = bitcast %"struct.std::_Vector_base<Seg, std::allocator<Seg> >::_Vector_impl"* %0 to i8*
  br label %.outer

.outer:                                           ; preds = %.outer.backedge, %1
  %.0.ph = phi i32 [ 628872158, %1 ], [ %.0.ph.be, %.outer.backedge ]
  br label %14

14:                                               ; preds = %.outer, %14
  switch i32 %.0.ph, label %14 [
    i32 628872158, label %15
    i32 -1623791457, label %18
    i32 -1930081801, label %28
    i32 41424864, label %29
  ]

15:                                               ; preds = %14
  %.0..0..0. = load volatile i1, i1* %3, align 1
  %.0..0..0.1 = load volatile i1, i1* %2, align 1
  %16 = or i1 %.0..0..0., %.0..0..0.1
  %17 = select i1 %16, i32 -1623791457, i32 41424864
  br label %.outer.backedge

18:                                               ; preds = %14
  tail call void @_ZNSaI3SegEC2Ev(%"class.std::allocator"* %11) #14
  call void @llvm.memset.p0i8.i64(i8* noundef nonnull align 8 dereferenceable(24) %13, i8 0, i64 24, i1 false)
  %19 = load i32, i32* @x.30, align 4
  %20 = load i32, i32* @y.31, align 4
  %21 = add i32 %19, -1
  %22 = mul i32 %21, %19
  %23 = and i32 %22, 1
  %24 = icmp eq i32 %23, 0
  %25 = icmp slt i32 %20, 10
  %26 = or i1 %25, %24
  %27 = select i1 %26, i32 -1930081801, i32 41424864
  br label %.outer.backedge

28:                                               ; preds = %14
  ret void

29:                                               ; preds = %14
  tail call void @_ZNSaI3SegEC2Ev(%"class.std::allocator"* %11) #14
  call void @llvm.memset.p0i8.i64(i8* noundef nonnull align 8 dereferenceable(24) %12, i8 0, i64 24, i1 false)
  br label %.outer.backedge

.outer.backedge:                                  ; preds = %29, %18, %15
  %.0.ph.be = phi i32 [ %17, %15 ], [ %27, %18 ], [ -1623791457, %29 ]
  br label %.outer
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZNSaI3SegEC2Ev(%"class.std::allocator"* %0) unnamed_addr #5 comdat align 2 {
  %2 = bitcast %"class.std::allocator"* %0 to %"class.__gnu_cxx::new_allocator"*
  tail call void @_ZN9__gnu_cxx13new_allocatorI3SegEC2Ev(%"class.__gnu_cxx::new_allocator"* %2) #14
  ret void
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN9__gnu_cxx13new_allocatorI3SegEC2Ev(%"class.__gnu_cxx::new_allocator"* %0) unnamed_addr #5 comdat align 2 {
  ret void
}

; Function Attrs: noinline uwtable
define linkonce_odr void @_ZSt8_DestroyIP3SegS0_EvT_S2_RSaIT0_E(%struct.Seg* %0, %struct.Seg* %1, %"class.std::allocator"* dereferenceable(1) %2) local_unnamed_addr #0 comdat {
  tail call void @_ZSt8_DestroyIP3SegEvT_S2_(%struct.Seg* %0, %struct.Seg* %1)
  ret void
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr dereferenceable(1) %"class.std::allocator"* @_ZNSt12_Vector_baseI3SegSaIS0_EE19_M_get_Tp_allocatorEv(%"struct.std::_Vector_base"* %0) local_unnamed_addr #5 comdat align 2 {
  %2 = bitcast %"struct.std::_Vector_base"* %0 to %"class.std::allocator"*
  ret %"class.std::allocator"* %2
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZNSt12_Vector_baseI3SegSaIS0_EED2Ev(%"struct.std::_Vector_base"* %0) unnamed_addr #5 comdat align 2 personality i8* bitcast (i32 (...)* @__gxx_personality_v0 to i8*) {
  %2 = load i32, i32* @x.40, align 4
  %3 = load i32, i32* @y.41, align 4
  %4 = add i32 %2, -1
  %5 = mul i32 %4, %2
  %6 = and i32 %5, 1
  %7 = icmp eq i32 %6, 0
  %8 = icmp slt i32 %3, 10
  %9 = or i1 %8, %7
  br label %10

10:                                               ; preds = %1, %10
  br i1 %9, label %11, label %10

11:                                               ; preds = %10
  %12 = getelementptr inbounds %"struct.std::_Vector_base", %"struct.std::_Vector_base"* %0, i64 0, i32 0
  %13 = getelementptr inbounds %"struct.std::_Vector_base", %"struct.std::_Vector_base"* %0, i64 0, i32 0, i32 0
  %14 = load %struct.Seg*, %struct.Seg** %13, align 8
  %15 = getelementptr inbounds %"struct.std::_Vector_base", %"struct.std::_Vector_base"* %0, i64 0, i32 0, i32 2
  %16 = load %struct.Seg*, %struct.Seg** %15, align 8
  %17 = ptrtoint %struct.Seg* %16 to i64
  %18 = ptrtoint %struct.Seg* %14 to i64
  %19 = sub i64 %17, %18
  %20 = ashr exact i64 %19, 4
  invoke void @_ZNSt12_Vector_baseI3SegSaIS0_EE13_M_deallocateEPS0_m(%"struct.std::_Vector_base"* nonnull %0, %struct.Seg* %14, i64 %20)
          to label %21 unwind label %40

21:                                               ; preds = %11
  %22 = load i32, i32* @x.40, align 4
  %23 = load i32, i32* @y.41, align 4
  %24 = add i32 %22, -1
  %25 = mul i32 %24, %22
  %26 = and i32 %25, 1
  %27 = icmp eq i32 %26, 0
  %28 = icmp slt i32 %23, 10
  %29 = or i1 %28, %27
  br i1 %29, label %30, label %43

30:                                               ; preds = %43, %21
  tail call void @_ZNSt12_Vector_baseI3SegSaIS0_EE12_Vector_implD2Ev(%"struct.std::_Vector_base<Seg, std::allocator<Seg> >::_Vector_impl"* %12) #14
  %31 = load i32, i32* @x.40, align 4
  %32 = load i32, i32* @y.41, align 4
  %33 = add i32 %31, -1
  %34 = mul i32 %33, %31
  %35 = and i32 %34, 1
  %36 = icmp eq i32 %35, 0
  %37 = icmp slt i32 %32, 10
  %38 = or i1 %37, %36
  br i1 %38, label %39, label %43

39:                                               ; preds = %30
  ret void

40:                                               ; preds = %11
  %41 = landingpad { i8*, i32 }
          catch i8* null
  %42 = extractvalue { i8*, i32 } %41, 0
  tail call void @_ZNSt12_Vector_baseI3SegSaIS0_EE12_Vector_implD2Ev(%"struct.std::_Vector_base<Seg, std::allocator<Seg> >::_Vector_impl"* nonnull %12) #14
  tail call void @__clang_call_terminate(i8* %42) #15
  unreachable

43:                                               ; preds = %30, %21
  tail call void @_ZNSt12_Vector_baseI3SegSaIS0_EE12_Vector_implD2Ev(%"struct.std::_Vector_base<Seg, std::allocator<Seg> >::_Vector_impl"* %12) #14
  br label %30
}

; Function Attrs: noinline uwtable
define linkonce_odr void @_ZSt8_DestroyIP3SegEvT_S2_(%struct.Seg* %0, %struct.Seg* %1) local_unnamed_addr #0 comdat {
  %3 = alloca i1, align 1
  %4 = alloca i1, align 1
  %5 = load i32, i32* @x.42, align 4
  %6 = load i32, i32* @y.43, align 4
  %7 = add i32 %5, -1
  %8 = mul i32 %7, %5
  %9 = and i32 %8, 1
  %10 = icmp eq i32 %9, 0
  store i1 %10, i1* %4, align 1
  %11 = icmp slt i32 %6, 10
  store i1 %11, i1* %3, align 1
  br label %.outer

.outer:                                           ; preds = %.outer.backedge, %2
  %.0.ph = phi i32 [ -1431048402, %2 ], [ %.0.ph.be, %.outer.backedge ]
  br label %12

12:                                               ; preds = %.outer, %12
  switch i32 %.0.ph, label %12 [
    i32 -1431048402, label %13
    i32 -1459205983, label %16
    i32 -1860417602, label %26
    i32 569675247, label %27
  ]

13:                                               ; preds = %12
  %.0..0..0. = load volatile i1, i1* %4, align 1
  %.0..0..0.1 = load volatile i1, i1* %3, align 1
  %14 = or i1 %.0..0..0., %.0..0..0.1
  %15 = select i1 %14, i32 -1459205983, i32 569675247
  br label %.outer.backedge

16:                                               ; preds = %12
  tail call void @_ZNSt12_Destroy_auxILb1EE9__destroyIP3SegEEvT_S4_(%struct.Seg* %0, %struct.Seg* %1)
  %17 = load i32, i32* @x.42, align 4
  %18 = load i32, i32* @y.43, align 4
  %19 = add i32 %17, -1
  %20 = mul i32 %19, %17
  %21 = and i32 %20, 1
  %22 = icmp eq i32 %21, 0
  %23 = icmp slt i32 %18, 10
  %24 = or i1 %23, %22
  %25 = select i1 %24, i32 -1860417602, i32 569675247
  br label %.outer.backedge

26:                                               ; preds = %12
  ret void

27:                                               ; preds = %12
  tail call void @_ZNSt12_Destroy_auxILb1EE9__destroyIP3SegEEvT_S4_(%struct.Seg* %0, %struct.Seg* %1)
  br label %.outer.backedge

.outer.backedge:                                  ; preds = %27, %16, %13
  %.0.ph.be = phi i32 [ %15, %13 ], [ %25, %16 ], [ -1459205983, %27 ]
  br label %.outer
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZNSt12_Destroy_auxILb1EE9__destroyIP3SegEEvT_S4_(%struct.Seg* %0, %struct.Seg* %1) local_unnamed_addr #5 comdat align 2 {
  %3 = alloca i1, align 1
  %4 = alloca i1, align 1
  %5 = load i32, i32* @x.44, align 4
  %6 = load i32, i32* @y.45, align 4
  %7 = add i32 %5, -1
  %8 = mul i32 %7, %5
  %9 = and i32 %8, 1
  %10 = icmp eq i32 %9, 0
  store i1 %10, i1* %4, align 1
  %11 = icmp slt i32 %6, 10
  store i1 %11, i1* %3, align 1
  %12 = or i1 %11, %10
  %13 = select i1 %12, i32 1488098344, i32 -692158942
  br label %.outer

.outer:                                           ; preds = %.outer.backedge, %2
  %.0.ph = phi i32 [ 2070249480, %2 ], [ %.0.ph.be, %.outer.backedge ]
  br label %14

14:                                               ; preds = %.outer, %14
  switch i32 %.0.ph, label %14 [
    i32 2070249480, label %15
    i32 -1806339066, label %.outer.backedge
    i32 1488098344, label %18
    i32 -692158942, label %19
  ]

15:                                               ; preds = %14
  %.0..0..0. = load volatile i1, i1* %4, align 1
  %.0..0..0.1 = load volatile i1, i1* %3, align 1
  %16 = or i1 %.0..0..0., %.0..0..0.1
  %17 = select i1 %16, i32 -1806339066, i32 -692158942
  br label %.outer.backedge

18:                                               ; preds = %14
  ret void

19:                                               ; preds = %14
  br label %.outer.backedge

.outer.backedge:                                  ; preds = %14, %19, %15
  %.0.ph.be = phi i32 [ %17, %15 ], [ -1806339066, %19 ], [ %13, %14 ]
  br label %.outer
}

; Function Attrs: noinline uwtable
define linkonce_odr void @_ZNSt12_Vector_baseI3SegSaIS0_EE13_M_deallocateEPS0_m(%"struct.std::_Vector_base"* %0, %struct.Seg* %1, i64 %2) local_unnamed_addr #0 comdat align 2 {
  %4 = alloca i1, align 1
  %5 = alloca %"struct.std::_Vector_base"*, align 8
  %6 = alloca i64*, align 8
  %7 = alloca %struct.Seg**, align 8
  %8 = alloca i1, align 1
  %9 = alloca i1, align 1
  %10 = load i32, i32* @x.46, align 4
  %11 = load i32, i32* @y.47, align 4
  %12 = add i32 %10, -1
  %13 = mul i32 %12, %10
  %14 = and i32 %13, 1
  %15 = icmp eq i32 %14, 0
  store i1 %15, i1* %9, align 1
  %16 = icmp slt i32 %11, 10
  store i1 %16, i1* %8, align 1
  br label %17

17:                                               ; preds = %.backedge, %3
  %.0 = phi i32 [ 224097799, %3 ], [ %.0.be, %.backedge ]
  switch i32 %.0, label %.backedge [
    i32 224097799, label %18
    i32 717772539, label %21
    i32 109696941, label %35
    i32 649054276, label %37
    i32 -1455928904, label %47
    i32 -1588763517, label %60
    i32 1442955655, label %61
    i32 -753553604, label %62
    i32 -1283914326, label %63
  ]

.backedge:                                        ; preds = %17, %63, %62, %60, %47, %37, %35, %21, %18
  %.0.be = phi i32 [ %.0, %17 ], [ -1455928904, %63 ], [ 717772539, %62 ], [ 1442955655, %60 ], [ %59, %47 ], [ %46, %37 ], [ %36, %35 ], [ %34, %21 ], [ %20, %18 ]
  br label %17

18:                                               ; preds = %17
  %.0..0..0. = load volatile i1, i1* %9, align 1
  %.0..0..0.1 = load volatile i1, i1* %8, align 1
  %19 = or i1 %.0..0..0., %.0..0..0.1
  %20 = select i1 %19, i32 717772539, i32 -753553604
  br label %.backedge

21:                                               ; preds = %17
  %22 = alloca %struct.Seg*, align 8
  store %struct.Seg** %22, %struct.Seg*** %7, align 8
  %23 = alloca i64, align 8
  store i64* %23, i64** %6, align 8
  %.0..0..0.2 = load volatile %struct.Seg**, %struct.Seg*** %7, align 8
  store %struct.Seg* %1, %struct.Seg** %.0..0..0.2, align 8
  %.0..0..0.6 = load volatile i64*, i64** %6, align 8
  store i64 %2, i64* %.0..0..0.6, align 8
  store %"struct.std::_Vector_base"* %0, %"struct.std::_Vector_base"** %5, align 8
  %.0..0..0.3 = load volatile %struct.Seg**, %struct.Seg*** %7, align 8
  %24 = load %struct.Seg*, %struct.Seg** %.0..0..0.3, align 8
  %25 = icmp ne %struct.Seg* %24, null
  store i1 %25, i1* %4, align 1
  %26 = load i32, i32* @x.46, align 4
  %27 = load i32, i32* @y.47, align 4
  %28 = add i32 %26, -1
  %29 = mul i32 %28, %26
  %30 = and i32 %29, 1
  %31 = icmp eq i32 %30, 0
  %32 = icmp slt i32 %27, 10
  %33 = or i1 %32, %31
  %34 = select i1 %33, i32 109696941, i32 -753553604
  br label %.backedge

35:                                               ; preds = %17
  %.0..0..0.11 = load volatile i1, i1* %4, align 1
  %36 = select i1 %.0..0..0.11, i32 649054276, i32 1442955655
  br label %.backedge

37:                                               ; preds = %17
  %38 = load i32, i32* @x.46, align 4
  %39 = load i32, i32* @y.47, align 4
  %40 = add i32 %38, -1
  %41 = mul i32 %40, %38
  %42 = and i32 %41, 1
  %43 = icmp eq i32 %42, 0
  %44 = icmp slt i32 %39, 10
  %45 = or i1 %44, %43
  %46 = select i1 %45, i32 -1455928904, i32 -1283914326
  br label %.backedge

47:                                               ; preds = %17
  %.0..0..0.9 = load volatile %"struct.std::_Vector_base"*, %"struct.std::_Vector_base"** %5, align 8
  %48 = bitcast %"struct.std::_Vector_base"* %.0..0..0.9 to %"class.std::allocator"*
  %.0..0..0.4 = load volatile %struct.Seg**, %struct.Seg*** %7, align 8
  %49 = load %struct.Seg*, %struct.Seg** %.0..0..0.4, align 8
  %.0..0..0.7 = load volatile i64*, i64** %6, align 8
  %50 = load i64, i64* %.0..0..0.7, align 8
  call void @_ZNSt16allocator_traitsISaI3SegEE10deallocateERS1_PS0_m(%"class.std::allocator"* dereferenceable(1) %48, %struct.Seg* %49, i64 %50)
  %51 = load i32, i32* @x.46, align 4
  %52 = load i32, i32* @y.47, align 4
  %53 = add i32 %51, -1
  %54 = mul i32 %53, %51
  %55 = and i32 %54, 1
  %56 = icmp eq i32 %55, 0
  %57 = icmp slt i32 %52, 10
  %58 = or i1 %57, %56
  %59 = select i1 %58, i32 -1588763517, i32 -1283914326
  br label %.backedge

60:                                               ; preds = %17
  br label %.backedge

61:                                               ; preds = %17
  ret void

62:                                               ; preds = %17
  br label %.backedge

63:                                               ; preds = %17
  %.0..0..0.10 = load volatile %"struct.std::_Vector_base"*, %"struct.std::_Vector_base"** %5, align 8
  %64 = bitcast %"struct.std::_Vector_base"* %.0..0..0.10 to %"class.std::allocator"*
  %.0..0..0.5 = load volatile %struct.Seg**, %struct.Seg*** %7, align 8
  %65 = load %struct.Seg*, %struct.Seg** %.0..0..0.5, align 8
  %.0..0..0.8 = load volatile i64*, i64** %6, align 8
  %66 = load i64, i64* %.0..0..0.8, align 8
  call void @_ZNSt16allocator_traitsISaI3SegEE10deallocateERS1_PS0_m(%"class.std::allocator"* dereferenceable(1) %64, %struct.Seg* %65, i64 %66)
  br label %.backedge
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZNSt12_Vector_baseI3SegSaIS0_EE12_Vector_implD2Ev(%"struct.std::_Vector_base<Seg, std::allocator<Seg> >::_Vector_impl"* %0) unnamed_addr #5 comdat align 2 {
  %2 = bitcast %"struct.std::_Vector_base<Seg, std::allocator<Seg> >::_Vector_impl"* %0 to %"class.std::allocator"*
  tail call void @_ZNSaI3SegED2Ev(%"class.std::allocator"* %2) #14
  ret void
}

; Function Attrs: noinline uwtable
define linkonce_odr void @_ZNSt16allocator_traitsISaI3SegEE10deallocateERS1_PS0_m(%"class.std::allocator"* dereferenceable(1) %0, %struct.Seg* %1, i64 %2) local_unnamed_addr #0 comdat align 2 {
  %4 = bitcast %"class.std::allocator"* %0 to %"class.__gnu_cxx::new_allocator"*
  tail call void @_ZN9__gnu_cxx13new_allocatorI3SegE10deallocateEPS1_m(%"class.__gnu_cxx::new_allocator"* nonnull %4, %struct.Seg* %1, i64 %2)
  ret void
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN9__gnu_cxx13new_allocatorI3SegE10deallocateEPS1_m(%"class.__gnu_cxx::new_allocator"* %0, %struct.Seg* %1, i64 %2) local_unnamed_addr #5 comdat align 2 {
  %4 = bitcast %struct.Seg* %1 to i8*
  tail call void @_ZdlPv(i8* %4) #14
  ret void
}

; Function Attrs: nobuiltin nounwind
declare void @_ZdlPv(i8*) local_unnamed_addr #9

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZNSaI3SegED2Ev(%"class.std::allocator"* %0) unnamed_addr #5 comdat align 2 {
  %2 = bitcast %"class.std::allocator"* %0 to %"class.__gnu_cxx::new_allocator"*
  tail call void @_ZN9__gnu_cxx13new_allocatorI3SegED2Ev(%"class.__gnu_cxx::new_allocator"* %2) #14
  ret void
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN9__gnu_cxx13new_allocatorI3SegED2Ev(%"class.__gnu_cxx::new_allocator"* %0) unnamed_addr #5 comdat align 2 {
  ret void
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZNSt6vectorI3SegSaIS0_EE15_M_erase_at_endEPS0_(%"class.std::vector"* %0, %struct.Seg* %1) local_unnamed_addr #5 comdat align 2 personality i8* bitcast (i32 (...)* @__gxx_personality_v0 to i8*) {
  %3 = getelementptr %"class.std::vector", %"class.std::vector"* %0, i64 0, i32 0
  %4 = getelementptr inbounds %"class.std::vector", %"class.std::vector"* %0, i64 0, i32 0, i32 0, i32 1
  %5 = load %struct.Seg*, %struct.Seg** %4, align 8
  %6 = tail call dereferenceable(1) %"class.std::allocator"* @_ZNSt12_Vector_baseI3SegSaIS0_EE19_M_get_Tp_allocatorEv(%"struct.std::_Vector_base"* %3) #14
  invoke void @_ZSt8_DestroyIP3SegS0_EvT_S2_RSaIT0_E(%struct.Seg* %1, %struct.Seg* %5, %"class.std::allocator"* nonnull dereferenceable(1) %6)
          to label %7 unwind label %8

7:                                                ; preds = %2
  store %struct.Seg* %1, %struct.Seg** %4, align 8
  ret void

8:                                                ; preds = %2
  %9 = landingpad { i8*, i32 }
          catch i8* null
  %10 = extractvalue { i8*, i32 } %9, 0
  tail call void @__clang_call_terminate(i8* %10) #15
  unreachable
}

; Function Attrs: noinline uwtable
define linkonce_odr void @_ZNSt6vectorI3SegSaIS0_EE12emplace_backIJS0_EEEvDpOT_(%"class.std::vector"* %0, %struct.Seg* dereferenceable(16) %1) local_unnamed_addr #0 comdat align 2 {
  %3 = alloca %struct.Seg*, align 8
  %4 = alloca %struct.Seg*, align 8
  %5 = alloca %"class.std::vector"*, align 8
  store %"class.std::vector"* %0, %"class.std::vector"** %5, align 8
  %.0..0..0.4 = load volatile %"class.std::vector"*, %"class.std::vector"** %5, align 8
  %6 = getelementptr inbounds %"class.std::vector", %"class.std::vector"* %.0..0..0.4, i64 0, i32 0, i32 0, i32 1
  %7 = load %struct.Seg*, %struct.Seg** %6, align 8
  store %struct.Seg* %7, %struct.Seg** %4, align 8
  %.0..0..0.5 = load volatile %"class.std::vector"*, %"class.std::vector"** %5, align 8
  %8 = getelementptr inbounds %"class.std::vector", %"class.std::vector"* %.0..0..0.5, i64 0, i32 0, i32 0, i32 2
  %9 = load %struct.Seg*, %struct.Seg** %8, align 8
  store %struct.Seg* %9, %struct.Seg** %3, align 8
  br label %.outer

.outer:                                           ; preds = %.outer.backedge, %2
  %.0.ph = phi i32 [ -1053679208, %2 ], [ %.0.ph.be, %.outer.backedge ]
  br label %10

10:                                               ; preds = %.outer, %10
  switch i32 %.0.ph, label %10 [
    i32 -1053679208, label %11
    i32 908734258, label %13
    i32 1701852947, label %23
    i32 1675246662, label %.outer.backedge
    i32 1403413776, label %40
    i32 326234826, label %42
    i32 829575863, label %43
  ]

11:                                               ; preds = %10
  %.0..0..0.13 = load volatile %struct.Seg*, %struct.Seg** %4, align 8
  %.0..0..0.14 = load volatile %struct.Seg*, %struct.Seg** %3, align 8
  %.not = icmp eq %struct.Seg* %.0..0..0.13, %.0..0..0.14
  %12 = select i1 %.not, i32 1403413776, i32 908734258
  br label %.outer.backedge

13:                                               ; preds = %10
  %14 = load i32, i32* @x.60, align 4
  %15 = load i32, i32* @y.61, align 4
  %16 = add i32 %14, -1
  %17 = mul i32 %16, %14
  %18 = and i32 %17, 1
  %19 = icmp eq i32 %18, 0
  %20 = icmp slt i32 %15, 10
  %21 = or i1 %20, %19
  %22 = select i1 %21, i32 1701852947, i32 829575863
  br label %.outer.backedge

23:                                               ; preds = %10
  %.0..0..0.6 = load volatile %"class.std::vector"*, %"class.std::vector"** %5, align 8
  %24 = bitcast %"class.std::vector"* %.0..0..0.6 to %"class.std::allocator"*
  %.0..0..0.7 = load volatile %"class.std::vector"*, %"class.std::vector"** %5, align 8
  %25 = getelementptr inbounds %"class.std::vector", %"class.std::vector"* %.0..0..0.7, i64 0, i32 0, i32 0, i32 1
  %26 = load %struct.Seg*, %struct.Seg** %25, align 8
  %27 = tail call dereferenceable(16) %struct.Seg* @_ZSt7forwardI3SegEOT_RNSt16remove_referenceIS1_E4typeE(%struct.Seg* nonnull dereferenceable(16) %1) #14
  tail call void @_ZNSt16allocator_traitsISaI3SegEE9constructIS0_JS0_EEEvRS1_PT_DpOT0_(%"class.std::allocator"* dereferenceable(1) %24, %struct.Seg* %26, %struct.Seg* nonnull dereferenceable(16) %27)
  %.0..0..0.8 = load volatile %"class.std::vector"*, %"class.std::vector"** %5, align 8
  %28 = getelementptr inbounds %"class.std::vector", %"class.std::vector"* %.0..0..0.8, i64 0, i32 0, i32 0, i32 1
  %29 = load %struct.Seg*, %struct.Seg** %28, align 8
  %30 = getelementptr inbounds %struct.Seg, %struct.Seg* %29, i64 1
  store %struct.Seg* %30, %struct.Seg** %28, align 8
  %31 = load i32, i32* @x.60, align 4
  %32 = load i32, i32* @y.61, align 4
  %33 = add i32 %31, -1
  %34 = mul i32 %33, %31
  %35 = and i32 %34, 1
  %36 = icmp eq i32 %35, 0
  %37 = icmp slt i32 %32, 10
  %38 = or i1 %37, %36
  %39 = select i1 %38, i32 1675246662, i32 829575863
  br label %.outer.backedge

40:                                               ; preds = %10
  %41 = tail call dereferenceable(16) %struct.Seg* @_ZSt7forwardI3SegEOT_RNSt16remove_referenceIS1_E4typeE(%struct.Seg* nonnull dereferenceable(16) %1) #14
  %.0..0..0.9 = load volatile %"class.std::vector"*, %"class.std::vector"** %5, align 8
  tail call void @_ZNSt6vectorI3SegSaIS0_EE19_M_emplace_back_auxIJS0_EEEvDpOT_(%"class.std::vector"* %.0..0..0.9, %struct.Seg* nonnull dereferenceable(16) %41)
  br label %.outer.backedge

42:                                               ; preds = %10
  ret void

43:                                               ; preds = %10
  %.0..0..0.10 = load volatile %"class.std::vector"*, %"class.std::vector"** %5, align 8
  %44 = bitcast %"class.std::vector"* %.0..0..0.10 to %"class.std::allocator"*
  %.0..0..0.11 = load volatile %"class.std::vector"*, %"class.std::vector"** %5, align 8
  %45 = getelementptr inbounds %"class.std::vector", %"class.std::vector"* %.0..0..0.11, i64 0, i32 0, i32 0, i32 1
  %46 = load %struct.Seg*, %struct.Seg** %45, align 8
  %47 = tail call dereferenceable(16) %struct.Seg* @_ZSt7forwardI3SegEOT_RNSt16remove_referenceIS1_E4typeE(%struct.Seg* nonnull dereferenceable(16) %1) #14
  tail call void @_ZNSt16allocator_traitsISaI3SegEE9constructIS0_JS0_EEEvRS1_PT_DpOT0_(%"class.std::allocator"* dereferenceable(1) %44, %struct.Seg* %46, %struct.Seg* nonnull dereferenceable(16) %47)
  %.0..0..0.12 = load volatile %"class.std::vector"*, %"class.std::vector"** %5, align 8
  %48 = getelementptr inbounds %"class.std::vector", %"class.std::vector"* %.0..0..0.12, i64 0, i32 0, i32 0, i32 1
  %49 = load %struct.Seg*, %struct.Seg** %48, align 8
  %50 = getelementptr inbounds %struct.Seg, %struct.Seg* %49, i64 1
  store %struct.Seg* %50, %struct.Seg** %48, align 8
  br label %.outer.backedge

.outer.backedge:                                  ; preds = %10, %43, %40, %23, %13, %11
  %.0.ph.be = phi i32 [ %12, %11 ], [ %22, %13 ], [ %39, %23 ], [ 326234826, %40 ], [ 1701852947, %43 ], [ 326234826, %10 ]
  br label %.outer
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr dereferenceable(16) %struct.Seg* @_ZSt4moveIR3SegEONSt16remove_referenceIT_E4typeEOS3_(%struct.Seg* dereferenceable(16) %0) local_unnamed_addr #5 comdat {
  ret %struct.Seg* %0
}

; Function Attrs: noinline uwtable
define linkonce_odr void @_ZNSt16allocator_traitsISaI3SegEE9constructIS0_JS0_EEEvRS1_PT_DpOT0_(%"class.std::allocator"* dereferenceable(1) %0, %struct.Seg* %1, %struct.Seg* dereferenceable(16) %2) local_unnamed_addr #0 comdat align 2 {
  %4 = bitcast %"class.std::allocator"* %0 to %"class.__gnu_cxx::new_allocator"*
  %5 = tail call dereferenceable(16) %struct.Seg* @_ZSt7forwardI3SegEOT_RNSt16remove_referenceIS1_E4typeE(%struct.Seg* nonnull dereferenceable(16) %2) #14
  tail call void @_ZN9__gnu_cxx13new_allocatorI3SegE9constructIS1_JS1_EEEvPT_DpOT0_(%"class.__gnu_cxx::new_allocator"* nonnull %4, %struct.Seg* %1, %struct.Seg* nonnull dereferenceable(16) %5)
  ret void
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr dereferenceable(16) %struct.Seg* @_ZSt7forwardI3SegEOT_RNSt16remove_referenceIS1_E4typeE(%struct.Seg* dereferenceable(16) %0) local_unnamed_addr #5 comdat {
  ret %struct.Seg* %0
}

; Function Attrs: noinline uwtable
define linkonce_odr void @_ZNSt6vectorI3SegSaIS0_EE19_M_emplace_back_auxIJS0_EEEvDpOT_(%"class.std::vector"* %0, %struct.Seg* dereferenceable(16) %1) local_unnamed_addr #0 comdat align 2 personality i8* bitcast (i32 (...)* @__gxx_personality_v0 to i8*) {
  %3 = tail call i64 @_ZNKSt6vectorI3SegSaIS0_EE12_M_check_lenEmPKc(%"class.std::vector"* %0, i64 1, i8* getelementptr inbounds ([28 x i8], [28 x i8]* @.str.5, i64 0, i64 0))
  %4 = getelementptr %"class.std::vector", %"class.std::vector"* %0, i64 0, i32 0
  %5 = tail call %struct.Seg* @_ZNSt12_Vector_baseI3SegSaIS0_EE11_M_allocateEm(%"struct.std::_Vector_base"* %4, i64 %3)
  %6 = bitcast %"class.std::vector"* %0 to %"class.std::allocator"*
  %7 = tail call i64 @_ZNKSt6vectorI3SegSaIS0_EE4sizeEv(%"class.std::vector"* %0) #14
  %8 = getelementptr inbounds %struct.Seg, %struct.Seg* %5, i64 %7
  %9 = tail call dereferenceable(16) %struct.Seg* @_ZSt7forwardI3SegEOT_RNSt16remove_referenceIS1_E4typeE(%struct.Seg* nonnull dereferenceable(16) %1) #14
  invoke void @_ZNSt16allocator_traitsISaI3SegEE9constructIS0_JS0_EEEvRS1_PT_DpOT0_(%"class.std::allocator"* dereferenceable(1) %6, %struct.Seg* %8, %struct.Seg* nonnull dereferenceable(16) %9)
          to label %10 unwind label %26

10:                                               ; preds = %2
  %11 = getelementptr inbounds %"class.std::vector", %"class.std::vector"* %0, i64 0, i32 0, i32 0, i32 0
  %12 = load %struct.Seg*, %struct.Seg** %11, align 8
  %13 = getelementptr inbounds %"class.std::vector", %"class.std::vector"* %0, i64 0, i32 0, i32 0, i32 1
  %14 = load %struct.Seg*, %struct.Seg** %13, align 8
  %15 = tail call dereferenceable(1) %"class.std::allocator"* @_ZNSt12_Vector_baseI3SegSaIS0_EE19_M_get_Tp_allocatorEv(%"struct.std::_Vector_base"* %4) #14
  %16 = invoke %struct.Seg* @_ZSt34__uninitialized_move_if_noexcept_aIP3SegS1_SaIS0_EET0_T_S4_S3_RT1_(%struct.Seg* %12, %struct.Seg* %14, %struct.Seg* %5, %"class.std::allocator"* nonnull dereferenceable(1) %15)
          to label %17 unwind label %26

17:                                               ; preds = %10
  %18 = load i32, i32* @x.68, align 4
  %19 = load i32, i32* @y.69, align 4
  %20 = add i32 %18, -1
  %21 = mul i32 %20, %18
  %22 = and i32 %21, 1
  %23 = icmp eq i32 %22, 0
  %24 = icmp slt i32 %19, 10
  %25 = or i1 %24, %23
  br i1 %25, label %.critedge, label %.preheader

26:                                               ; preds = %10, %2
  %.0 = phi %struct.Seg* [ null, %10 ], [ %5, %2 ]
  %27 = load i32, i32* @x.68, align 4
  %28 = load i32, i32* @y.69, align 4
  %29 = add i32 %27, -1
  %30 = mul i32 %29, %27
  %31 = and i32 %30, 1
  %32 = icmp eq i32 %31, 0
  %33 = icmp slt i32 %28, 10
  %34 = or i1 %33, %32
  br i1 %34, label %35, label %80

35:                                               ; preds = %80, %26
  %36 = landingpad { i8*, i32 }
          catch i8* null
  %37 = extractvalue { i8*, i32 } %36, 0
  br i1 %34, label %.preheader25, label %80

.preheader25:                                     ; preds = %35
  %38 = tail call i8* @__cxa_begin_catch(i8* %37) #14
  %39 = load i32, i32* @x.68, align 4
  %40 = load i32, i32* @y.69, align 4
  %41 = add i32 %39, -1
  %42 = mul i32 %41, %39
  %43 = and i32 %42, 1
  %44 = icmp eq i32 %43, 0
  %45 = icmp slt i32 %40, 10
  %46 = or i1 %45, %44
  br i1 %46, label %._crit_edge, label %.lr.ph

._crit_edge:                                      ; preds = %.lr.ph, %.preheader25
  %.not = icmp eq %struct.Seg* %.0, null
  br i1 %.not, label %.preheader24, label %59

.preheader24:                                     ; preds = %._crit_edge
  %47 = tail call i64 @_ZNKSt6vectorI3SegSaIS0_EE4sizeEv(%"class.std::vector"* %0) #14
  %48 = load i32, i32* @x.68, align 4
  %49 = load i32, i32* @y.69, align 4
  %50 = add i32 %48, -1
  %51 = mul i32 %50, %48
  %52 = and i32 %51, 1
  %53 = icmp eq i32 %52, 0
  %54 = icmp slt i32 %49, 10
  %55 = or i1 %54, %53
  br i1 %55, label %._crit_edge27, label %.lr.ph26

._crit_edge27:                                    ; preds = %.lr.ph26, %.preheader24
  %.lcssa = phi i64 [ %47, %.preheader24 ], [ %93, %.lr.ph26 ]
  %56 = getelementptr inbounds %struct.Seg, %struct.Seg* %5, i64 %.lcssa
  invoke void @_ZNSt16allocator_traitsISaI3SegEE7destroyIS0_EEvRS1_PT_(%"class.std::allocator"* dereferenceable(1) %6, %struct.Seg* %56)
          to label %61 unwind label %57

57:                                               ; preds = %62, %61, %59, %._crit_edge27
  %58 = landingpad { i8*, i32 }
          cleanup
  invoke void @__cxa_end_catch()
          to label %75 unwind label %76

59:                                               ; preds = %._crit_edge
  %60 = tail call dereferenceable(1) %"class.std::allocator"* @_ZNSt12_Vector_baseI3SegSaIS0_EE19_M_get_Tp_allocatorEv(%"struct.std::_Vector_base"* %4) #14
  invoke void @_ZSt8_DestroyIP3SegS0_EvT_S2_RSaIT0_E(%struct.Seg* %5, %struct.Seg* nonnull %.0, %"class.std::allocator"* nonnull dereferenceable(1) %60)
          to label %61 unwind label %57

61:                                               ; preds = %59, %._crit_edge27
  invoke void @_ZNSt12_Vector_baseI3SegSaIS0_EE13_M_deallocateEPS0_m(%"struct.std::_Vector_base"* %4, %struct.Seg* %5, i64 %3)
          to label %62 unwind label %57

62:                                               ; preds = %61
  invoke void @__cxa_rethrow() #16
          to label %79 unwind label %57

.critedge:                                        ; preds = %17
  %63 = getelementptr inbounds %struct.Seg, %struct.Seg* %16, i64 1
  %64 = load %struct.Seg*, %struct.Seg** %11, align 8
  %65 = load %struct.Seg*, %struct.Seg** %13, align 8
  %66 = tail call dereferenceable(1) %"class.std::allocator"* @_ZNSt12_Vector_baseI3SegSaIS0_EE19_M_get_Tp_allocatorEv(%"struct.std::_Vector_base"* %4) #14
  tail call void @_ZSt8_DestroyIP3SegS0_EvT_S2_RSaIT0_E(%struct.Seg* %64, %struct.Seg* %65, %"class.std::allocator"* nonnull dereferenceable(1) %66)
  %67 = load %struct.Seg*, %struct.Seg** %11, align 8
  %68 = getelementptr inbounds %"class.std::vector", %"class.std::vector"* %0, i64 0, i32 0, i32 0, i32 2
  %69 = load %struct.Seg*, %struct.Seg** %68, align 8
  %70 = ptrtoint %struct.Seg* %69 to i64
  %71 = ptrtoint %struct.Seg* %67 to i64
  %72 = sub i64 %70, %71
  %73 = ashr exact i64 %72, 4
  tail call void @_ZNSt12_Vector_baseI3SegSaIS0_EE13_M_deallocateEPS0_m(%"struct.std::_Vector_base"* %4, %struct.Seg* %67, i64 %73)
  store %struct.Seg* %5, %struct.Seg** %11, align 8
  store %struct.Seg* %63, %struct.Seg** %13, align 8
  %74 = getelementptr inbounds %struct.Seg, %struct.Seg* %5, i64 %3
  store %struct.Seg* %74, %struct.Seg** %68, align 8
  ret void

75:                                               ; preds = %57
  resume { i8*, i32 } %58

76:                                               ; preds = %57
  %77 = landingpad { i8*, i32 }
          catch i8* null
  %78 = extractvalue { i8*, i32 } %77, 0
  tail call void @__clang_call_terminate(i8* %78) #15
  unreachable

79:                                               ; preds = %62
  unreachable

.preheader:                                       ; preds = %17, %.preheader
  br label %.preheader, !llvm.loop !3

80:                                               ; preds = %35, %26
  %81 = landingpad { i8*, i32 }
          catch i8* null
  br label %35

.lr.ph:                                           ; preds = %.preheader25, %.lr.ph
  %82 = tail call i8* @__cxa_begin_catch(i8* %37) #14
  %83 = tail call i8* @__cxa_begin_catch(i8* %37) #14
  %84 = load i32, i32* @x.68, align 4
  %85 = load i32, i32* @y.69, align 4
  %86 = add i32 %84, -1
  %87 = mul i32 %86, %84
  %88 = and i32 %87, 1
  %89 = icmp eq i32 %88, 0
  %90 = icmp slt i32 %85, 10
  %91 = or i1 %90, %89
  br i1 %91, label %._crit_edge, label %.lr.ph

.lr.ph26:                                         ; preds = %.preheader24, %.lr.ph26
  %92 = tail call i64 @_ZNKSt6vectorI3SegSaIS0_EE4sizeEv(%"class.std::vector"* %0) #14
  %93 = tail call i64 @_ZNKSt6vectorI3SegSaIS0_EE4sizeEv(%"class.std::vector"* %0) #14
  %94 = load i32, i32* @x.68, align 4
  %95 = load i32, i32* @y.69, align 4
  %96 = add i32 %94, -1
  %97 = mul i32 %96, %94
  %98 = and i32 %97, 1
  %99 = icmp eq i32 %98, 0
  %100 = icmp slt i32 %95, 10
  %101 = or i1 %100, %99
  br i1 %101, label %._crit_edge27, label %.lr.ph26
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN9__gnu_cxx13new_allocatorI3SegE9constructIS1_JS1_EEEvPT_DpOT0_(%"class.__gnu_cxx::new_allocator"* %0, %struct.Seg* %1, %struct.Seg* dereferenceable(16) %2) local_unnamed_addr #5 comdat align 2 {
  %4 = alloca i1, align 1
  %5 = alloca i1, align 1
  %6 = load i32, i32* @x.70, align 4
  %7 = load i32, i32* @y.71, align 4
  %8 = add i32 %6, -1
  %9 = mul i32 %8, %6
  %10 = and i32 %9, 1
  %11 = icmp eq i32 %10, 0
  store i1 %11, i1* %5, align 1
  %12 = icmp slt i32 %7, 10
  store i1 %12, i1* %4, align 1
  %.cast = bitcast %struct.Seg* %1 to i8*
  br label %.outer

.outer:                                           ; preds = %.outer.backedge, %3
  %.0.ph = phi i32 [ -1883806292, %3 ], [ %.0.ph.be, %.outer.backedge ]
  br label %13

13:                                               ; preds = %.outer, %13
  switch i32 %.0.ph, label %13 [
    i32 -1883806292, label %14
    i32 -819551195, label %17
    i32 345477749, label %29
    i32 -1485631041, label %30
  ]

14:                                               ; preds = %13
  %.0..0..0. = load volatile i1, i1* %5, align 1
  %.0..0..0.1 = load volatile i1, i1* %4, align 1
  %15 = or i1 %.0..0..0., %.0..0..0.1
  %16 = select i1 %15, i32 -819551195, i32 -1485631041
  br label %.outer.backedge

17:                                               ; preds = %13
  %18 = tail call dereferenceable(16) %struct.Seg* @_ZSt7forwardI3SegEOT_RNSt16remove_referenceIS1_E4typeE(%struct.Seg* nonnull dereferenceable(16) %2) #14
  %19 = bitcast %struct.Seg* %18 to i8*
  tail call void @llvm.memcpy.p0i8.p0i8.i64(i8* noundef nonnull align 4 dereferenceable(16) %.cast, i8* noundef nonnull align 4 dereferenceable(16) %19, i64 16, i1 false)
  %20 = load i32, i32* @x.70, align 4
  %21 = load i32, i32* @y.71, align 4
  %22 = add i32 %20, -1
  %23 = mul i32 %22, %20
  %24 = and i32 %23, 1
  %25 = icmp eq i32 %24, 0
  %26 = icmp slt i32 %21, 10
  %27 = or i1 %26, %25
  %28 = select i1 %27, i32 345477749, i32 -1485631041
  br label %.outer.backedge

29:                                               ; preds = %13
  ret void

30:                                               ; preds = %13
  %31 = tail call dereferenceable(16) %struct.Seg* @_ZSt7forwardI3SegEOT_RNSt16remove_referenceIS1_E4typeE(%struct.Seg* nonnull dereferenceable(16) %2) #14
  %32 = bitcast %struct.Seg* %31 to i8*
  tail call void @llvm.memcpy.p0i8.p0i8.i64(i8* noundef nonnull align 4 dereferenceable(16) %.cast, i8* noundef nonnull align 4 dereferenceable(16) %32, i64 16, i1 false)
  br label %.outer.backedge

.outer.backedge:                                  ; preds = %30, %17, %14
  %.0.ph.be = phi i32 [ %16, %14 ], [ %28, %17 ], [ -819551195, %30 ]
  br label %.outer
}

; Function Attrs: noinline uwtable
define linkonce_odr i64 @_ZNKSt6vectorI3SegSaIS0_EE12_M_check_lenEmPKc(%"class.std::vector"* %0, i64 %1, i8* %2) local_unnamed_addr #0 comdat align 2 {
  %4 = alloca i64, align 8
  %5 = alloca i64, align 8
  %6 = alloca i64, align 8
  %7 = alloca %"class.std::vector"*, align 8
  %8 = alloca i64, align 8
  %9 = alloca i64, align 8
  store i64 %1, i64* %8, align 8
  store %"class.std::vector"* %0, %"class.std::vector"** %7, align 8
  %.0..0..0.6 = load volatile %"class.std::vector"*, %"class.std::vector"** %7, align 8
  %10 = tail call i64 @_ZNKSt6vectorI3SegSaIS0_EE8max_sizeEv(%"class.std::vector"* %.0..0..0.6) #14
  %.0..0..0.7 = load volatile %"class.std::vector"*, %"class.std::vector"** %7, align 8
  %11 = tail call i64 @_ZNKSt6vectorI3SegSaIS0_EE4sizeEv(%"class.std::vector"* %.0..0..0.7) #14
  %12 = sub i64 %10, %11
  store i64 %12, i64* %6, align 8
  store i64 %1, i64* %5, align 8
  br label %13

13:                                               ; preds = %.backedge, %3
  %.018 = phi i64 [ undef, %3 ], [ %.018.be, %.backedge ]
  %.016 = phi i32 [ -1518017434, %3 ], [ %.016.be, %.backedge ]
  %.0 = phi i64 [ undef, %3 ], [ %.0.be, %.backedge ]
  switch i32 %.016, label %.backedge [
    i32 -1518017434, label %14
    i32 -106820145, label %17
    i32 633770933, label %18
    i32 1877265253, label %27
    i32 -80603045, label %31
    i32 -1018430354, label %33
    i32 -1030169951, label %34
    i32 613504602, label %44
    i32 -785644689, label %54
    i32 145090339, label %55
  ]

.backedge:                                        ; preds = %13, %55, %44, %34, %33, %31, %27, %18, %14
  %.018.be = phi i64 [ %.018, %13 ], [ %.018, %55 ], [ %.018, %44 ], [ %.018, %34 ], [ %.018, %33 ], [ %.018, %31 ], [ %.018, %27 ], [ %23, %18 ], [ %.018, %14 ]
  %.016.be = phi i32 [ %.016, %13 ], [ 613504602, %55 ], [ %53, %44 ], [ %43, %34 ], [ -1030169951, %33 ], [ -1030169951, %31 ], [ %30, %27 ], [ %26, %18 ], [ %16, %14 ]
  %.0.be = phi i64 [ %.0, %13 ], [ %.0, %55 ], [ %.0, %44 ], [ %.0, %34 ], [ %.018, %33 ], [ %32, %31 ], [ %.0, %27 ], [ %.0, %18 ], [ %.0, %14 ]
  br label %13

14:                                               ; preds = %13
  %.0..0..0.13 = load volatile i64, i64* %6, align 8
  %.0..0..0.14 = load volatile i64, i64* %5, align 8
  %15 = icmp ult i64 %.0..0..0.13, %.0..0..0.14
  %16 = select i1 %15, i32 -106820145, i32 633770933
  br label %.backedge

17:                                               ; preds = %13
  call void @_ZSt20__throw_length_errorPKc(i8* %2) #16
  unreachable

18:                                               ; preds = %13
  %.0..0..0.8 = load volatile %"class.std::vector"*, %"class.std::vector"** %7, align 8
  %19 = call i64 @_ZNKSt6vectorI3SegSaIS0_EE4sizeEv(%"class.std::vector"* %.0..0..0.8) #14
  %.0..0..0.9 = load volatile %"class.std::vector"*, %"class.std::vector"** %7, align 8
  %20 = call i64 @_ZNKSt6vectorI3SegSaIS0_EE4sizeEv(%"class.std::vector"* %.0..0..0.9) #14
  store i64 %20, i64* %9, align 8
  %21 = call dereferenceable(8) i64* @_ZSt3maxImERKT_S2_S2_(i64* nonnull dereferenceable(8) %9, i64* nonnull dereferenceable(8) %8)
  %22 = load i64, i64* %21, align 8
  %23 = add i64 %22, %19
  %.0..0..0.10 = load volatile %"class.std::vector"*, %"class.std::vector"** %7, align 8
  %24 = call i64 @_ZNKSt6vectorI3SegSaIS0_EE4sizeEv(%"class.std::vector"* %.0..0..0.10) #14
  %25 = icmp ult i64 %23, %24
  %26 = select i1 %25, i32 -80603045, i32 1877265253
  br label %.backedge

27:                                               ; preds = %13
  %.0..0..0.11 = load volatile %"class.std::vector"*, %"class.std::vector"** %7, align 8
  %28 = call i64 @_ZNKSt6vectorI3SegSaIS0_EE8max_sizeEv(%"class.std::vector"* %.0..0..0.11) #14
  %29 = icmp ugt i64 %.018, %28
  %30 = select i1 %29, i32 -80603045, i32 -1018430354
  br label %.backedge

31:                                               ; preds = %13
  %.0..0..0.12 = load volatile %"class.std::vector"*, %"class.std::vector"** %7, align 8
  %32 = call i64 @_ZNKSt6vectorI3SegSaIS0_EE8max_sizeEv(%"class.std::vector"* %.0..0..0.12) #14
  br label %.backedge

33:                                               ; preds = %13
  br label %.backedge

34:                                               ; preds = %13
  store i64 %.0, i64* %4, align 8
  %35 = load i32, i32* @x.72, align 4
  %36 = load i32, i32* @y.73, align 4
  %37 = add i32 %35, -1
  %38 = mul i32 %37, %35
  %39 = and i32 %38, 1
  %40 = icmp eq i32 %39, 0
  %41 = icmp slt i32 %36, 10
  %42 = or i1 %41, %40
  %43 = select i1 %42, i32 613504602, i32 145090339
  br label %.backedge

44:                                               ; preds = %13
  %45 = load i32, i32* @x.72, align 4
  %46 = load i32, i32* @y.73, align 4
  %47 = add i32 %45, -1
  %48 = mul i32 %47, %45
  %49 = and i32 %48, 1
  %50 = icmp eq i32 %49, 0
  %51 = icmp slt i32 %46, 10
  %52 = or i1 %51, %50
  %53 = select i1 %52, i32 -785644689, i32 145090339
  br label %.backedge

54:                                               ; preds = %13
  %.0..0..0.15 = load volatile i64, i64* %4, align 8
  ret i64 %.0..0..0.15

55:                                               ; preds = %13
  br label %.backedge
}

; Function Attrs: noinline uwtable
define linkonce_odr %struct.Seg* @_ZNSt12_Vector_baseI3SegSaIS0_EE11_M_allocateEm(%"struct.std::_Vector_base"* %0, i64 %1) local_unnamed_addr #0 comdat align 2 {
  %3 = alloca %struct.Seg*, align 8
  %4 = alloca i64, align 8
  %5 = alloca %"struct.std::_Vector_base"*, align 8
  store %"struct.std::_Vector_base"* %0, %"struct.std::_Vector_base"** %5, align 8
  store i64 %1, i64* %4, align 8
  br label %.outer.outer

.outer.outer:                                     ; preds = %.outer.outer.backedge, %2
  %.09.ph.ph = phi i32 [ -1156501259, %2 ], [ -1050167961, %.outer.outer.backedge ]
  %.0.ph.ph = phi %struct.Seg* [ undef, %2 ], [ %.0.ph.ph.be, %.outer.outer.backedge ]
  br label %.outer

.outer:                                           ; preds = %.outer.backedge, %.outer.outer
  %.09.ph = phi i32 [ %.09.ph.ph, %.outer.outer ], [ %.09.ph.be, %.outer.backedge ]
  br label %6

6:                                                ; preds = %.outer, %6
  switch i32 %.09.ph, label %6 [
    i32 -1156501259, label %7
    i32 -91607354, label %9
    i32 -1974987666, label %19
    i32 -59222880, label %31
    i32 -1386690307, label %.outer.outer.backedge
    i32 -1050167961, label %32
    i32 1945635106, label %33
  ]

7:                                                ; preds = %6
  %.0..0..0.7 = load volatile i64, i64* %4, align 8
  %.not = icmp eq i64 %.0..0..0.7, 0
  %8 = select i1 %.not, i32 -1386690307, i32 -91607354
  br label %.outer.backedge

9:                                                ; preds = %6
  %10 = load i32, i32* @x.74, align 4
  %11 = load i32, i32* @y.75, align 4
  %12 = add i32 %10, -1
  %13 = mul i32 %12, %10
  %14 = and i32 %13, 1
  %15 = icmp eq i32 %14, 0
  %16 = icmp slt i32 %11, 10
  %17 = or i1 %16, %15
  %18 = select i1 %17, i32 -1974987666, i32 1945635106
  br label %.outer.backedge

19:                                               ; preds = %6
  %.0..0..0.5 = load volatile %"struct.std::_Vector_base"*, %"struct.std::_Vector_base"** %5, align 8
  %20 = bitcast %"struct.std::_Vector_base"* %.0..0..0.5 to %"class.std::allocator"*
  %21 = tail call %struct.Seg* @_ZNSt16allocator_traitsISaI3SegEE8allocateERS1_m(%"class.std::allocator"* dereferenceable(1) %20, i64 %1)
  store %struct.Seg* %21, %struct.Seg** %3, align 8
  %22 = load i32, i32* @x.74, align 4
  %23 = load i32, i32* @y.75, align 4
  %24 = add i32 %22, -1
  %25 = mul i32 %24, %22
  %26 = and i32 %25, 1
  %27 = icmp eq i32 %26, 0
  %28 = icmp slt i32 %23, 10
  %29 = or i1 %28, %27
  %30 = select i1 %29, i32 -59222880, i32 1945635106
  br label %.outer.backedge

31:                                               ; preds = %6
  %.0..0..0.8 = load volatile %struct.Seg*, %struct.Seg** %3, align 8
  br label %.outer.outer.backedge

.outer.outer.backedge:                            ; preds = %6, %31
  %.0.ph.ph.be = phi %struct.Seg* [ %.0..0..0.8, %31 ], [ null, %6 ]
  br label %.outer.outer

32:                                               ; preds = %6
  ret %struct.Seg* %.0.ph.ph

33:                                               ; preds = %6
  %.0..0..0.6 = load volatile %"struct.std::_Vector_base"*, %"struct.std::_Vector_base"** %5, align 8
  %34 = bitcast %"struct.std::_Vector_base"* %.0..0..0.6 to %"class.std::allocator"*
  %35 = tail call %struct.Seg* @_ZNSt16allocator_traitsISaI3SegEE8allocateERS1_m(%"class.std::allocator"* dereferenceable(1) %34, i64 %1)
  br label %.outer.backedge

.outer.backedge:                                  ; preds = %33, %19, %9, %7
  %.09.ph.be = phi i32 [ %8, %7 ], [ %18, %9 ], [ %30, %19 ], [ -1974987666, %33 ]
  br label %.outer
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr i64 @_ZNKSt6vectorI3SegSaIS0_EE4sizeEv(%"class.std::vector"* %0) local_unnamed_addr #5 comdat align 2 {
  %2 = getelementptr inbounds %"class.std::vector", %"class.std::vector"* %0, i64 0, i32 0, i32 0, i32 1
  %3 = load %struct.Seg*, %struct.Seg** %2, align 8
  %4 = getelementptr inbounds %"class.std::vector", %"class.std::vector"* %0, i64 0, i32 0, i32 0, i32 0
  %5 = load %struct.Seg*, %struct.Seg** %4, align 8
  %6 = ptrtoint %struct.Seg* %3 to i64
  %7 = ptrtoint %struct.Seg* %5 to i64
  %8 = sub i64 %6, %7
  %9 = ashr exact i64 %8, 4
  ret i64 %9
}

; Function Attrs: noinline uwtable
define linkonce_odr %struct.Seg* @_ZSt34__uninitialized_move_if_noexcept_aIP3SegS1_SaIS0_EET0_T_S4_S3_RT1_(%struct.Seg* %0, %struct.Seg* %1, %struct.Seg* %2, %"class.std::allocator"* dereferenceable(1) %3) local_unnamed_addr #0 comdat {
  %5 = alloca %struct.Seg*, align 8
  %6 = alloca i1, align 1
  %7 = alloca i1, align 1
  %8 = load i32, i32* @x.78, align 4
  %9 = load i32, i32* @y.79, align 4
  %10 = add i32 %8, -1
  %11 = mul i32 %10, %8
  %12 = and i32 %11, 1
  %13 = icmp eq i32 %12, 0
  store i1 %13, i1* %7, align 1
  %14 = icmp slt i32 %9, 10
  store i1 %14, i1* %6, align 1
  br label %.outer

.outer:                                           ; preds = %19, %4
  %.ph = phi %struct.Seg* [ %22, %19 ], [ undef, %4 ]
  %.0.ph = phi i32 [ %31, %19 ], [ 873309719, %4 ]
  br label %.outer3

.outer3:                                          ; preds = %.outer3.backedge, %.outer
  %.0.ph4 = phi i32 [ %.0.ph, %.outer ], [ %.0.ph4.be, %.outer3.backedge ]
  br label %15

15:                                               ; preds = %.outer3, %15
  switch i32 %.0.ph4, label %15 [
    i32 873309719, label %16
    i32 -2025800462, label %19
    i32 -1010854407, label %32
    i32 1317608324, label %33
  ]

16:                                               ; preds = %15
  %.0..0..0. = load volatile i1, i1* %7, align 1
  %.0..0..0.1 = load volatile i1, i1* %6, align 1
  %17 = or i1 %.0..0..0., %.0..0..0.1
  %18 = select i1 %17, i32 -2025800462, i32 1317608324
  br label %.outer3.backedge

19:                                               ; preds = %15
  %20 = tail call %struct.Seg* @_ZSt32__make_move_if_noexcept_iteratorIP3SegSt13move_iteratorIS1_EET0_T_(%struct.Seg* %0)
  %21 = tail call %struct.Seg* @_ZSt32__make_move_if_noexcept_iteratorIP3SegSt13move_iteratorIS1_EET0_T_(%struct.Seg* %1)
  %22 = tail call %struct.Seg* @_ZSt22__uninitialized_copy_aISt13move_iteratorIP3SegES2_S1_ET0_T_S5_S4_RSaIT1_E(%struct.Seg* %20, %struct.Seg* %21, %struct.Seg* %2, %"class.std::allocator"* nonnull dereferenceable(1) %3)
  %23 = load i32, i32* @x.78, align 4
  %24 = load i32, i32* @y.79, align 4
  %25 = add i32 %23, -1
  %26 = mul i32 %25, %23
  %27 = and i32 %26, 1
  %28 = icmp eq i32 %27, 0
  %29 = icmp slt i32 %24, 10
  %30 = or i1 %29, %28
  %31 = select i1 %30, i32 -1010854407, i32 1317608324
  br label %.outer

32:                                               ; preds = %15
  store %struct.Seg* %.ph, %struct.Seg** %5, align 8
  %.0..0..0.2 = load volatile %struct.Seg*, %struct.Seg** %5, align 8
  ret %struct.Seg* %.0..0..0.2

33:                                               ; preds = %15
  %34 = tail call %struct.Seg* @_ZSt32__make_move_if_noexcept_iteratorIP3SegSt13move_iteratorIS1_EET0_T_(%struct.Seg* %0)
  %35 = tail call %struct.Seg* @_ZSt32__make_move_if_noexcept_iteratorIP3SegSt13move_iteratorIS1_EET0_T_(%struct.Seg* %1)
  %36 = tail call %struct.Seg* @_ZSt22__uninitialized_copy_aISt13move_iteratorIP3SegES2_S1_ET0_T_S5_S4_RSaIT1_E(%struct.Seg* %34, %struct.Seg* %35, %struct.Seg* %2, %"class.std::allocator"* nonnull dereferenceable(1) %3)
  br label %.outer3.backedge

.outer3.backedge:                                 ; preds = %33, %16
  %.0.ph4.be = phi i32 [ %18, %16 ], [ -2025800462, %33 ]
  br label %.outer3
}

; Function Attrs: noinline uwtable
define linkonce_odr void @_ZNSt16allocator_traitsISaI3SegEE7destroyIS0_EEvRS1_PT_(%"class.std::allocator"* dereferenceable(1) %0, %struct.Seg* %1) local_unnamed_addr #0 comdat align 2 {
  %3 = bitcast %"class.std::allocator"* %0 to %"class.__gnu_cxx::new_allocator"*
  tail call void @_ZN9__gnu_cxx13new_allocatorI3SegE7destroyIS1_EEvPT_(%"class.__gnu_cxx::new_allocator"* nonnull %3, %struct.Seg* %1)
  ret void
}

declare void @__cxa_rethrow() local_unnamed_addr

declare void @__cxa_end_catch() local_unnamed_addr

; Function Attrs: noinline nounwind uwtable
define linkonce_odr i64 @_ZNKSt6vectorI3SegSaIS0_EE8max_sizeEv(%"class.std::vector"* %0) local_unnamed_addr #5 comdat align 2 {
  %2 = getelementptr %"class.std::vector", %"class.std::vector"* %0, i64 0, i32 0
  %3 = tail call dereferenceable(1) %"class.std::allocator"* @_ZNKSt12_Vector_baseI3SegSaIS0_EE19_M_get_Tp_allocatorEv(%"struct.std::_Vector_base"* %2) #14
  %4 = tail call i64 @_ZNSt16allocator_traitsISaI3SegEE8max_sizeERKS1_(%"class.std::allocator"* nonnull dereferenceable(1) %3) #14
  ret i64 %4
}

; Function Attrs: noreturn
declare void @_ZSt20__throw_length_errorPKc(i8*) local_unnamed_addr #10

; Function Attrs: noinline nounwind uwtable
define linkonce_odr dereferenceable(8) i64* @_ZSt3maxImERKT_S2_S2_(i64* dereferenceable(8) %0, i64* dereferenceable(8) %1) local_unnamed_addr #5 comdat {
  %3 = alloca i64*, align 8
  %4 = alloca i64, align 8
  %5 = alloca i64, align 8
  %6 = load i64, i64* %0, align 8
  store i64 %6, i64* %5, align 8
  %7 = load i64, i64* %1, align 8
  store i64 %7, i64* %4, align 8
  %8 = load i32, i32* @x.84, align 4
  %9 = load i32, i32* @y.85, align 4
  %10 = add i32 %8, -1
  %11 = mul i32 %10, %8
  %12 = and i32 %11, 1
  %13 = icmp eq i32 %12, 0
  %14 = icmp slt i32 %9, 10
  %15 = or i1 %14, %13
  %16 = select i1 %15, i32 -57680338, i32 -984155485
  %17 = select i1 %15, i32 1302106413, i32 -984155485
  %18 = select i1 %15, i32 -1277179377, i32 -992711015
  %19 = select i1 %15, i32 -15407006, i32 -992711015
  br label %20

20:                                               ; preds = %.backedge, %2
  %.01013 = phi i64* [ undef, %2 ], [ %.01013.be, %.backedge ]
  %.010 = phi i64* [ undef, %2 ], [ %.010.be, %.backedge ]
  %.0 = phi i32 [ -1311914911, %2 ], [ %.0.be, %.backedge ]
  switch i32 %.0, label %.backedge [
    i32 -1311914911, label %21
    i32 -794109269, label %24
    i32 395859518, label %25
    i32 -15407006, label %26
    i32 -1277179377, label %27
    i32 1668934949, label %28
    i32 1302106413, label %29
    i32 -57680338, label %30
    i32 -992711015, label %31
    i32 -984155485, label %32
  ]

.backedge:                                        ; preds = %20, %32, %31, %29, %28, %27, %26, %25, %24, %21
  %.01013.be = phi i64* [ %.01013, %20 ], [ %.01013, %32 ], [ %.01013, %31 ], [ %.010, %29 ], [ %.01013, %28 ], [ %.01013, %27 ], [ %.01013, %26 ], [ %.01013, %25 ], [ %.01013, %24 ], [ %.01013, %21 ]
  %.010.be = phi i64* [ %.010, %20 ], [ %.010, %32 ], [ %0, %31 ], [ %.010, %29 ], [ %.010, %28 ], [ %.010, %27 ], [ %0, %26 ], [ %.010, %25 ], [ %1, %24 ], [ %.010, %21 ]
  %.0.be = phi i32 [ %.0, %20 ], [ 1302106413, %32 ], [ -15407006, %31 ], [ %16, %29 ], [ %17, %28 ], [ 1668934949, %27 ], [ %18, %26 ], [ %19, %25 ], [ 1668934949, %24 ], [ %23, %21 ]
  br label %20

21:                                               ; preds = %20
  %.0..0..0.7 = load volatile i64, i64* %5, align 8
  %.0..0..0.8 = load volatile i64, i64* %4, align 8
  %22 = icmp ult i64 %.0..0..0.7, %.0..0..0.8
  %23 = select i1 %22, i32 -794109269, i32 395859518
  br label %.backedge

24:                                               ; preds = %20
  br label %.backedge

25:                                               ; preds = %20
  br label %.backedge

26:                                               ; preds = %20
  br label %.backedge

27:                                               ; preds = %20
  br label %.backedge

28:                                               ; preds = %20
  br label %.backedge

29:                                               ; preds = %20
  br label %.backedge

30:                                               ; preds = %20
  store i64* %.01013, i64** %3, align 8
  %.0..0..0.9 = load volatile i64*, i64** %3, align 8
  ret i64* %.0..0..0.9

31:                                               ; preds = %20
  br label %.backedge

32:                                               ; preds = %20
  br label %.backedge
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr i64 @_ZNSt16allocator_traitsISaI3SegEE8max_sizeERKS1_(%"class.std::allocator"* dereferenceable(1) %0) local_unnamed_addr #5 comdat align 2 {
  %2 = alloca i64, align 8
  %3 = alloca i1, align 1
  %4 = alloca i1, align 1
  %5 = load i32, i32* @x.86, align 4
  %6 = load i32, i32* @y.87, align 4
  %7 = add i32 %5, -1
  %8 = mul i32 %7, %5
  %9 = and i32 %8, 1
  %10 = icmp eq i32 %9, 0
  store i1 %10, i1* %4, align 1
  %11 = icmp slt i32 %6, 10
  store i1 %11, i1* %3, align 1
  %12 = bitcast %"class.std::allocator"* %0 to %"class.__gnu_cxx::new_allocator"*
  br label %.outer

.outer:                                           ; preds = %17, %1
  %.ph = phi i64 [ %18, %17 ], [ undef, %1 ]
  %.0.ph = phi i32 [ %27, %17 ], [ -1188527501, %1 ]
  br label %.outer3

.outer3:                                          ; preds = %.outer3.backedge, %.outer
  %.0.ph4 = phi i32 [ %.0.ph, %.outer ], [ %.0.ph4.be, %.outer3.backedge ]
  br label %13

13:                                               ; preds = %.outer3, %13
  switch i32 %.0.ph4, label %13 [
    i32 -1188527501, label %14
    i32 -481804048, label %17
    i32 539777357, label %28
    i32 -976642153, label %29
  ]

14:                                               ; preds = %13
  %.0..0..0. = load volatile i1, i1* %4, align 1
  %.0..0..0.1 = load volatile i1, i1* %3, align 1
  %15 = or i1 %.0..0..0., %.0..0..0.1
  %16 = select i1 %15, i32 -481804048, i32 -976642153
  br label %.outer3.backedge

17:                                               ; preds = %13
  %18 = tail call i64 @_ZNK9__gnu_cxx13new_allocatorI3SegE8max_sizeEv(%"class.__gnu_cxx::new_allocator"* nonnull %12) #14
  %19 = load i32, i32* @x.86, align 4
  %20 = load i32, i32* @y.87, align 4
  %21 = add i32 %19, -1
  %22 = mul i32 %21, %19
  %23 = and i32 %22, 1
  %24 = icmp eq i32 %23, 0
  %25 = icmp slt i32 %20, 10
  %26 = or i1 %25, %24
  %27 = select i1 %26, i32 539777357, i32 -976642153
  br label %.outer

28:                                               ; preds = %13
  store i64 %.ph, i64* %2, align 8
  %.0..0..0.2 = load volatile i64, i64* %2, align 8
  ret i64 %.0..0..0.2

29:                                               ; preds = %13
  %30 = tail call i64 @_ZNK9__gnu_cxx13new_allocatorI3SegE8max_sizeEv(%"class.__gnu_cxx::new_allocator"* nonnull %12) #14
  br label %.outer3.backedge

.outer3.backedge:                                 ; preds = %29, %14
  %.0.ph4.be = phi i32 [ %16, %14 ], [ -481804048, %29 ]
  br label %.outer3
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr dereferenceable(1) %"class.std::allocator"* @_ZNKSt12_Vector_baseI3SegSaIS0_EE19_M_get_Tp_allocatorEv(%"struct.std::_Vector_base"* %0) local_unnamed_addr #5 comdat align 2 {
  %2 = alloca %"class.std::allocator"*, align 8
  %3 = alloca i1, align 1
  %4 = alloca i1, align 1
  %5 = load i32, i32* @x.88, align 4
  %6 = load i32, i32* @y.89, align 4
  %7 = add i32 %5, -1
  %8 = mul i32 %7, %5
  %9 = and i32 %8, 1
  %10 = icmp eq i32 %9, 0
  store i1 %10, i1* %4, align 1
  %11 = icmp slt i32 %6, 10
  store i1 %11, i1* %3, align 1
  %12 = or i1 %11, %10
  %13 = select i1 %12, i32 -696838840, i32 1013406028
  br label %.outer

.outer:                                           ; preds = %.outer.backedge, %1
  %.0.ph = phi i32 [ 1877615870, %1 ], [ %.0.ph.be, %.outer.backedge ]
  br label %14

14:                                               ; preds = %.outer, %14
  switch i32 %.0.ph, label %14 [
    i32 1877615870, label %15
    i32 1055844323, label %.outer.backedge
    i32 -696838840, label %18
    i32 1013406028, label %20
  ]

15:                                               ; preds = %14
  %.0..0..0. = load volatile i1, i1* %4, align 1
  %.0..0..0.1 = load volatile i1, i1* %3, align 1
  %16 = or i1 %.0..0..0., %.0..0..0.1
  %17 = select i1 %16, i32 1055844323, i32 1013406028
  br label %.outer.backedge

18:                                               ; preds = %14
  %19 = bitcast %"class.std::allocator"** %2 to %"struct.std::_Vector_base"**
  store %"struct.std::_Vector_base"* %0, %"struct.std::_Vector_base"** %19, align 8
  %.0..0..0.2 = load volatile %"class.std::allocator"*, %"class.std::allocator"** %2, align 8
  ret %"class.std::allocator"* %.0..0..0.2

20:                                               ; preds = %14
  br label %.outer.backedge

.outer.backedge:                                  ; preds = %14, %20, %15
  %.0.ph.be = phi i32 [ %17, %15 ], [ 1055844323, %20 ], [ %13, %14 ]
  br label %.outer
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr i64 @_ZNK9__gnu_cxx13new_allocatorI3SegE8max_sizeEv(%"class.__gnu_cxx::new_allocator"* %0) local_unnamed_addr #5 comdat align 2 {
  ret i64 1152921504606846975
}

; Function Attrs: noinline uwtable
define linkonce_odr %struct.Seg* @_ZNSt16allocator_traitsISaI3SegEE8allocateERS1_m(%"class.std::allocator"* dereferenceable(1) %0, i64 %1) local_unnamed_addr #0 comdat align 2 {
  %3 = alloca %struct.Seg*, align 8
  %4 = alloca i1, align 1
  %5 = alloca i1, align 1
  %6 = load i32, i32* @x.92, align 4
  %7 = load i32, i32* @y.93, align 4
  %8 = add i32 %6, -1
  %9 = mul i32 %8, %6
  %10 = and i32 %9, 1
  %11 = icmp eq i32 %10, 0
  store i1 %11, i1* %5, align 1
  %12 = icmp slt i32 %7, 10
  store i1 %12, i1* %4, align 1
  %.cast = bitcast %"class.std::allocator"* %0 to %"class.__gnu_cxx::new_allocator"*
  br label %.outer

.outer:                                           ; preds = %17, %2
  %.ph = phi %struct.Seg* [ %18, %17 ], [ undef, %2 ]
  %.0.ph = phi i32 [ %27, %17 ], [ -20639272, %2 ]
  br label %.outer4

.outer4:                                          ; preds = %.outer4.backedge, %.outer
  %.0.ph5 = phi i32 [ %.0.ph, %.outer ], [ %.0.ph5.be, %.outer4.backedge ]
  br label %13

13:                                               ; preds = %.outer4, %13
  switch i32 %.0.ph5, label %13 [
    i32 -20639272, label %14
    i32 911396703, label %17
    i32 -828988837, label %28
    i32 -1978901982, label %29
  ]

14:                                               ; preds = %13
  %.0..0..0. = load volatile i1, i1* %5, align 1
  %.0..0..0.1 = load volatile i1, i1* %4, align 1
  %15 = or i1 %.0..0..0., %.0..0..0.1
  %16 = select i1 %15, i32 911396703, i32 -1978901982
  br label %.outer4.backedge

17:                                               ; preds = %13
  %18 = tail call %struct.Seg* @_ZN9__gnu_cxx13new_allocatorI3SegE8allocateEmPKv(%"class.__gnu_cxx::new_allocator"* nonnull %.cast, i64 %1, i8* null)
  %19 = load i32, i32* @x.92, align 4
  %20 = load i32, i32* @y.93, align 4
  %21 = add i32 %19, -1
  %22 = mul i32 %21, %19
  %23 = and i32 %22, 1
  %24 = icmp eq i32 %23, 0
  %25 = icmp slt i32 %20, 10
  %26 = or i1 %25, %24
  %27 = select i1 %26, i32 -828988837, i32 -1978901982
  br label %.outer

28:                                               ; preds = %13
  store %struct.Seg* %.ph, %struct.Seg** %3, align 8
  %.0..0..0.2 = load volatile %struct.Seg*, %struct.Seg** %3, align 8
  ret %struct.Seg* %.0..0..0.2

29:                                               ; preds = %13
  %30 = tail call %struct.Seg* @_ZN9__gnu_cxx13new_allocatorI3SegE8allocateEmPKv(%"class.__gnu_cxx::new_allocator"* nonnull %.cast, i64 %1, i8* null)
  br label %.outer4.backedge

.outer4.backedge:                                 ; preds = %29, %14
  %.0.ph5.be = phi i32 [ %16, %14 ], [ 911396703, %29 ]
  br label %.outer4
}

; Function Attrs: noinline uwtable
define linkonce_odr %struct.Seg* @_ZN9__gnu_cxx13new_allocatorI3SegE8allocateEmPKv(%"class.__gnu_cxx::new_allocator"* %0, i64 %1, i8* %2) local_unnamed_addr #0 comdat align 2 {
  %4 = alloca %struct.Seg*, align 8
  %5 = alloca i1, align 1
  %6 = alloca i64*, align 8
  %7 = alloca i1, align 1
  %8 = alloca i1, align 1
  %9 = load i32, i32* @x.94, align 4
  %10 = load i32, i32* @y.95, align 4
  %11 = add i32 %9, -1
  %12 = mul i32 %11, %9
  %13 = and i32 %12, 1
  %14 = icmp eq i32 %13, 0
  store i1 %14, i1* %8, align 1
  %15 = icmp slt i32 %10, 10
  store i1 %15, i1* %7, align 1
  %16 = bitcast %struct.Seg** %4 to i8**
  br label %17

17:                                               ; preds = %.backedge, %3
  %.0 = phi i32 [ -889836206, %3 ], [ %.0.be, %.backedge ]
  switch i32 %.0, label %.backedge [
    i32 -889836206, label %18
    i32 544190768, label %21
    i32 -717730575, label %35
    i32 -1741688207, label %37
    i32 -2044197769, label %38
    i32 305687216, label %48
    i32 351274228, label %61
    i32 -1271159482, label %62
    i32 -1689216196, label %64
  ]

.backedge:                                        ; preds = %17, %64, %62, %48, %38, %35, %21, %18
  %.0.be = phi i32 [ %.0, %17 ], [ 305687216, %64 ], [ 544190768, %62 ], [ %60, %48 ], [ %47, %38 ], [ %36, %35 ], [ %34, %21 ], [ %20, %18 ]
  br label %17

18:                                               ; preds = %17
  %.0..0..0. = load volatile i1, i1* %8, align 1
  %.0..0..0.1 = load volatile i1, i1* %7, align 1
  %19 = or i1 %.0..0..0., %.0..0..0.1
  %20 = select i1 %19, i32 544190768, i32 -1271159482
  br label %.backedge

21:                                               ; preds = %17
  %22 = alloca i64, align 8
  store i64* %22, i64** %6, align 8
  %.0..0..0.2 = load volatile i64*, i64** %6, align 8
  store i64 %1, i64* %.0..0..0.2, align 8
  %.0..0..0.3 = load volatile i64*, i64** %6, align 8
  %23 = load i64, i64* %.0..0..0.3, align 8
  %24 = call i64 @_ZNK9__gnu_cxx13new_allocatorI3SegE8max_sizeEv(%"class.__gnu_cxx::new_allocator"* %0) #14
  %25 = icmp ugt i64 %23, %24
  store i1 %25, i1* %5, align 1
  %26 = load i32, i32* @x.94, align 4
  %27 = load i32, i32* @y.95, align 4
  %28 = add i32 %26, -1
  %29 = mul i32 %28, %26
  %30 = and i32 %29, 1
  %31 = icmp eq i32 %30, 0
  %32 = icmp slt i32 %27, 10
  %33 = or i1 %32, %31
  %34 = select i1 %33, i32 -717730575, i32 -1271159482
  br label %.backedge

35:                                               ; preds = %17
  %.0..0..0.6 = load volatile i1, i1* %5, align 1
  %36 = select i1 %.0..0..0.6, i32 -1741688207, i32 -2044197769
  br label %.backedge

37:                                               ; preds = %17
  call void @_ZSt17__throw_bad_allocv() #16
  unreachable

38:                                               ; preds = %17
  %39 = load i32, i32* @x.94, align 4
  %40 = load i32, i32* @y.95, align 4
  %41 = add i32 %39, -1
  %42 = mul i32 %41, %39
  %43 = and i32 %42, 1
  %44 = icmp eq i32 %43, 0
  %45 = icmp slt i32 %40, 10
  %46 = or i1 %45, %44
  %47 = select i1 %46, i32 305687216, i32 -1689216196
  br label %.backedge

48:                                               ; preds = %17
  %.0..0..0.4 = load volatile i64*, i64** %6, align 8
  %49 = load i64, i64* %.0..0..0.4, align 8
  %50 = shl i64 %49, 4
  %51 = call i8* @_Znwm(i64 %50)
  store i8* %51, i8** %16, align 8
  %52 = load i32, i32* @x.94, align 4
  %53 = load i32, i32* @y.95, align 4
  %54 = add i32 %52, -1
  %55 = mul i32 %54, %52
  %56 = and i32 %55, 1
  %57 = icmp eq i32 %56, 0
  %58 = icmp slt i32 %53, 10
  %59 = or i1 %58, %57
  %60 = select i1 %59, i32 351274228, i32 -1689216196
  br label %.backedge

61:                                               ; preds = %17
  %.0..0..0.7 = load volatile %struct.Seg*, %struct.Seg** %4, align 8
  ret %struct.Seg* %.0..0..0.7

62:                                               ; preds = %17
  %63 = call i64 @_ZNK9__gnu_cxx13new_allocatorI3SegE8max_sizeEv(%"class.__gnu_cxx::new_allocator"* %0) #14
  br label %.backedge

64:                                               ; preds = %17
  %.0..0..0.5 = load volatile i64*, i64** %6, align 8
  %65 = load i64, i64* %.0..0..0.5, align 8
  %66 = shl i64 %65, 4
  %67 = call i8* @_Znwm(i64 %66)
  br label %.backedge
}

; Function Attrs: noreturn
declare void @_ZSt17__throw_bad_allocv() local_unnamed_addr #10

; Function Attrs: nobuiltin
declare noalias i8* @_Znwm(i64) local_unnamed_addr #11

; Function Attrs: noinline uwtable
define linkonce_odr %struct.Seg* @_ZSt22__uninitialized_copy_aISt13move_iteratorIP3SegES2_S1_ET0_T_S5_S4_RSaIT1_E(%struct.Seg* %0, %struct.Seg* %1, %struct.Seg* %2, %"class.std::allocator"* dereferenceable(1) %3) local_unnamed_addr #0 comdat {
  %5 = tail call %struct.Seg* @_ZSt18uninitialized_copyISt13move_iteratorIP3SegES2_ET0_T_S5_S4_(%struct.Seg* %0, %struct.Seg* %1, %struct.Seg* %2)
  ret %struct.Seg* %5
}

; Function Attrs: noinline uwtable
define linkonce_odr %struct.Seg* @_ZSt32__make_move_if_noexcept_iteratorIP3SegSt13move_iteratorIS1_EET0_T_(%struct.Seg* %0) local_unnamed_addr #0 comdat {
  %2 = alloca %"class.std::move_iterator", align 8
  call void @_ZNSt13move_iteratorIP3SegEC2ES1_(%"class.std::move_iterator"* nonnull %2, %struct.Seg* %0)
  %3 = getelementptr inbounds %"class.std::move_iterator", %"class.std::move_iterator"* %2, i64 0, i32 0
  %4 = load %struct.Seg*, %struct.Seg** %3, align 8
  ret %struct.Seg* %4
}

; Function Attrs: noinline uwtable
define linkonce_odr %struct.Seg* @_ZSt18uninitialized_copyISt13move_iteratorIP3SegES2_ET0_T_S5_S4_(%struct.Seg* %0, %struct.Seg* %1, %struct.Seg* %2) local_unnamed_addr #0 comdat {
  %4 = tail call %struct.Seg* @_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIP3SegES4_EET0_T_S7_S6_(%struct.Seg* %0, %struct.Seg* %1, %struct.Seg* %2)
  ret %struct.Seg* %4
}

; Function Attrs: noinline uwtable
define linkonce_odr %struct.Seg* @_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIP3SegES4_EET0_T_S7_S6_(%struct.Seg* %0, %struct.Seg* %1, %struct.Seg* %2) local_unnamed_addr #0 comdat align 2 {
  %4 = tail call %struct.Seg* @_ZSt4copyISt13move_iteratorIP3SegES2_ET0_T_S5_S4_(%struct.Seg* %0, %struct.Seg* %1, %struct.Seg* %2)
  ret %struct.Seg* %4
}

; Function Attrs: noinline uwtable
define linkonce_odr %struct.Seg* @_ZSt4copyISt13move_iteratorIP3SegES2_ET0_T_S5_S4_(%struct.Seg* %0, %struct.Seg* %1, %struct.Seg* %2) local_unnamed_addr #0 comdat {
  %4 = tail call %struct.Seg* @_ZSt12__miter_baseISt13move_iteratorIP3SegEENSt11_Miter_baseIT_E13iterator_typeES5_(%struct.Seg* %0)
  %5 = tail call %struct.Seg* @_ZSt12__miter_baseISt13move_iteratorIP3SegEENSt11_Miter_baseIT_E13iterator_typeES5_(%struct.Seg* %1)
  %6 = tail call %struct.Seg* @_ZSt14__copy_move_a2ILb1EP3SegS1_ET1_T0_S3_S2_(%struct.Seg* %4, %struct.Seg* %5, %struct.Seg* %2)
  ret %struct.Seg* %6
}

; Function Attrs: noinline uwtable
define linkonce_odr %struct.Seg* @_ZSt14__copy_move_a2ILb1EP3SegS1_ET1_T0_S3_S2_(%struct.Seg* %0, %struct.Seg* %1, %struct.Seg* %2) local_unnamed_addr #0 comdat {
  %4 = tail call %struct.Seg* @_ZSt12__niter_baseIP3SegENSt11_Niter_baseIT_E13iterator_typeES3_(%struct.Seg* %0)
  %5 = tail call %struct.Seg* @_ZSt12__niter_baseIP3SegENSt11_Niter_baseIT_E13iterator_typeES3_(%struct.Seg* %1)
  %6 = tail call %struct.Seg* @_ZSt12__niter_baseIP3SegENSt11_Niter_baseIT_E13iterator_typeES3_(%struct.Seg* %2)
  %7 = tail call %struct.Seg* @_ZSt13__copy_move_aILb1EP3SegS1_ET1_T0_S3_S2_(%struct.Seg* %4, %struct.Seg* %5, %struct.Seg* %6)
  ret %struct.Seg* %7
}

; Function Attrs: noinline uwtable
define linkonce_odr %struct.Seg* @_ZSt12__miter_baseISt13move_iteratorIP3SegEENSt11_Miter_baseIT_E13iterator_typeES5_(%struct.Seg* %0) local_unnamed_addr #0 comdat {
  %2 = alloca %struct.Seg*, align 8
  %3 = alloca i1, align 1
  %4 = alloca i1, align 1
  %5 = load i32, i32* @x.108, align 4
  %6 = load i32, i32* @y.109, align 4
  %7 = add i32 %5, -1
  %8 = mul i32 %7, %5
  %9 = and i32 %8, 1
  %10 = icmp eq i32 %9, 0
  store i1 %10, i1* %4, align 1
  %11 = icmp slt i32 %6, 10
  store i1 %11, i1* %3, align 1
  br label %.outer

.outer:                                           ; preds = %16, %1
  %.ph = phi %struct.Seg* [ %17, %16 ], [ undef, %1 ]
  %.0.ph = phi i32 [ %26, %16 ], [ -959246883, %1 ]
  br label %.outer5

.outer5:                                          ; preds = %.outer5.backedge, %.outer
  %.0.ph6 = phi i32 [ %.0.ph, %.outer ], [ %.0.ph6.be, %.outer5.backedge ]
  br label %12

12:                                               ; preds = %.outer5, %12
  switch i32 %.0.ph6, label %12 [
    i32 -959246883, label %13
    i32 -226487962, label %16
    i32 -1431366570, label %27
    i32 784351083, label %28
  ]

13:                                               ; preds = %12
  %.0..0..0. = load volatile i1, i1* %4, align 1
  %.0..0..0.1 = load volatile i1, i1* %3, align 1
  %14 = or i1 %.0..0..0., %.0..0..0.1
  %15 = select i1 %14, i32 -226487962, i32 784351083
  br label %.outer5.backedge

16:                                               ; preds = %12
  %17 = tail call %struct.Seg* @_ZNSt10_Iter_baseISt13move_iteratorIP3SegELb1EE7_S_baseES3_(%struct.Seg* %0)
  %18 = load i32, i32* @x.108, align 4
  %19 = load i32, i32* @y.109, align 4
  %20 = add i32 %18, -1
  %21 = mul i32 %20, %18
  %22 = and i32 %21, 1
  %23 = icmp eq i32 %22, 0
  %24 = icmp slt i32 %19, 10
  %25 = or i1 %24, %23
  %26 = select i1 %25, i32 -1431366570, i32 784351083
  br label %.outer

27:                                               ; preds = %12
  store %struct.Seg* %.ph, %struct.Seg** %2, align 8
  %.0..0..0.2 = load volatile %struct.Seg*, %struct.Seg** %2, align 8
  ret %struct.Seg* %.0..0..0.2

28:                                               ; preds = %12
  %29 = tail call %struct.Seg* @_ZNSt10_Iter_baseISt13move_iteratorIP3SegELb1EE7_S_baseES3_(%struct.Seg* %0)
  br label %.outer5.backedge

.outer5.backedge:                                 ; preds = %28, %13
  %.0.ph6.be = phi i32 [ %15, %13 ], [ -226487962, %28 ]
  br label %.outer5
}

; Function Attrs: noinline uwtable
define linkonce_odr %struct.Seg* @_ZSt13__copy_move_aILb1EP3SegS1_ET1_T0_S3_S2_(%struct.Seg* %0, %struct.Seg* %1, %struct.Seg* %2) local_unnamed_addr #0 comdat {
  %4 = alloca %struct.Seg*, align 8
  %5 = alloca i1, align 1
  %6 = alloca i1, align 1
  %7 = load i32, i32* @x.110, align 4
  %8 = load i32, i32* @y.111, align 4
  %9 = add i32 %7, -1
  %10 = mul i32 %9, %7
  %11 = and i32 %10, 1
  %12 = icmp eq i32 %11, 0
  store i1 %12, i1* %6, align 1
  %13 = icmp slt i32 %8, 10
  store i1 %13, i1* %5, align 1
  br label %.outer

.outer:                                           ; preds = %18, %3
  %.ph = phi %struct.Seg* [ %19, %18 ], [ undef, %3 ]
  %.0.ph = phi i32 [ %28, %18 ], [ -409398833, %3 ]
  br label %.outer3

.outer3:                                          ; preds = %.outer3.backedge, %.outer
  %.0.ph4 = phi i32 [ %.0.ph, %.outer ], [ %.0.ph4.be, %.outer3.backedge ]
  br label %14

14:                                               ; preds = %.outer3, %14
  switch i32 %.0.ph4, label %14 [
    i32 -409398833, label %15
    i32 -1037699698, label %18
    i32 996408568, label %29
    i32 -2071493638, label %30
  ]

15:                                               ; preds = %14
  %.0..0..0. = load volatile i1, i1* %6, align 1
  %.0..0..0.1 = load volatile i1, i1* %5, align 1
  %16 = or i1 %.0..0..0., %.0..0..0.1
  %17 = select i1 %16, i32 -1037699698, i32 -2071493638
  br label %.outer3.backedge

18:                                               ; preds = %14
  %19 = tail call %struct.Seg* @_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mI3SegEEPT_PKS4_S7_S5_(%struct.Seg* %0, %struct.Seg* %1, %struct.Seg* %2)
  %20 = load i32, i32* @x.110, align 4
  %21 = load i32, i32* @y.111, align 4
  %22 = add i32 %20, -1
  %23 = mul i32 %22, %20
  %24 = and i32 %23, 1
  %25 = icmp eq i32 %24, 0
  %26 = icmp slt i32 %21, 10
  %27 = or i1 %26, %25
  %28 = select i1 %27, i32 996408568, i32 -2071493638
  br label %.outer

29:                                               ; preds = %14
  store %struct.Seg* %.ph, %struct.Seg** %4, align 8
  %.0..0..0.2 = load volatile %struct.Seg*, %struct.Seg** %4, align 8
  ret %struct.Seg* %.0..0..0.2

30:                                               ; preds = %14
  %31 = tail call %struct.Seg* @_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mI3SegEEPT_PKS4_S7_S5_(%struct.Seg* %0, %struct.Seg* %1, %struct.Seg* %2)
  br label %.outer3.backedge

.outer3.backedge:                                 ; preds = %30, %15
  %.0.ph4.be = phi i32 [ %17, %15 ], [ -1037699698, %30 ]
  br label %.outer3
}

; Function Attrs: noinline uwtable
define linkonce_odr %struct.Seg* @_ZSt12__niter_baseIP3SegENSt11_Niter_baseIT_E13iterator_typeES3_(%struct.Seg* %0) local_unnamed_addr #0 comdat {
  %2 = tail call %struct.Seg* @_ZNSt10_Iter_baseIP3SegLb0EE7_S_baseES1_(%struct.Seg* %0)
  ret %struct.Seg* %2
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr %struct.Seg* @_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mI3SegEEPT_PKS4_S7_S5_(%struct.Seg* %0, %struct.Seg* %1, %struct.Seg* %2) local_unnamed_addr #5 comdat align 2 {
  %4 = alloca %struct.Seg*, align 8
  %5 = alloca i1, align 1
  %6 = alloca i64*, align 8
  %7 = alloca %struct.Seg**, align 8
  %8 = alloca %struct.Seg**, align 8
  %9 = alloca i1, align 1
  %10 = alloca i1, align 1
  %11 = load i32, i32* @x.114, align 4
  %12 = load i32, i32* @y.115, align 4
  %13 = add i32 %11, -1
  %14 = mul i32 %13, %11
  %15 = and i32 %14, 1
  %16 = icmp eq i32 %15, 0
  store i1 %16, i1* %10, align 1
  %17 = icmp slt i32 %12, 10
  store i1 %17, i1* %9, align 1
  %18 = ptrtoint %struct.Seg* %1 to i64
  br label %19

19:                                               ; preds = %.backedge, %3
  %.0 = phi i32 [ 1123581971, %3 ], [ %.0.be, %.backedge ]
  switch i32 %.0, label %.backedge [
    i32 1123581971, label %20
    i32 414273309, label %23
    i32 -1409289439, label %42
    i32 -2037155526, label %44
    i32 1936746370, label %51
    i32 -381340588, label %61
    i32 -903838834, label %74
    i32 -1244725769, label %75
    i32 -502415104, label %76
  ]

.backedge:                                        ; preds = %19, %76, %75, %61, %51, %44, %42, %23, %20
  %.0.be = phi i32 [ %.0, %19 ], [ -381340588, %76 ], [ 414273309, %75 ], [ %73, %61 ], [ %60, %51 ], [ 1936746370, %44 ], [ %43, %42 ], [ %41, %23 ], [ %22, %20 ]
  br label %19

20:                                               ; preds = %19
  %.0..0..0. = load volatile i1, i1* %10, align 1
  %.0..0..0.1 = load volatile i1, i1* %9, align 1
  %21 = or i1 %.0..0..0., %.0..0..0.1
  %22 = select i1 %21, i32 414273309, i32 -1244725769
  br label %.backedge

23:                                               ; preds = %19
  %24 = alloca %struct.Seg*, align 8
  store %struct.Seg** %24, %struct.Seg*** %8, align 8
  %25 = alloca %struct.Seg*, align 8
  store %struct.Seg** %25, %struct.Seg*** %7, align 8
  %26 = alloca i64, align 8
  store i64* %26, i64** %6, align 8
  %.0..0..0.2 = load volatile %struct.Seg**, %struct.Seg*** %8, align 8
  store %struct.Seg* %0, %struct.Seg** %.0..0..0.2, align 8
  %.0..0..0.5 = load volatile %struct.Seg**, %struct.Seg*** %7, align 8
  store %struct.Seg* %2, %struct.Seg** %.0..0..0.5, align 8
  %.0..0..0.3 = load volatile %struct.Seg**, %struct.Seg*** %8, align 8
  %27 = load %struct.Seg*, %struct.Seg** %.0..0..0.3, align 8
  %28 = ptrtoint %struct.Seg* %27 to i64
  %29 = sub i64 %18, %28
  %30 = ashr exact i64 %29, 4
  %.0..0..0.9 = load volatile i64*, i64** %6, align 8
  store i64 %30, i64* %.0..0..0.9, align 8
  %.0..0..0.10 = load volatile i64*, i64** %6, align 8
  %31 = load i64, i64* %.0..0..0.10, align 8
  %32 = icmp ne i64 %31, 0
  store i1 %32, i1* %5, align 1
  %33 = load i32, i32* @x.114, align 4
  %34 = load i32, i32* @y.115, align 4
  %35 = add i32 %33, -1
  %36 = mul i32 %35, %33
  %37 = and i32 %36, 1
  %38 = icmp eq i32 %37, 0
  %39 = icmp slt i32 %34, 10
  %40 = or i1 %39, %38
  %41 = select i1 %40, i32 -1409289439, i32 -1244725769
  br label %.backedge

42:                                               ; preds = %19
  %.0..0..0.14 = load volatile i1, i1* %5, align 1
  %43 = select i1 %.0..0..0.14, i32 -2037155526, i32 1936746370
  br label %.backedge

44:                                               ; preds = %19
  %.0..0..0.6 = load volatile %struct.Seg**, %struct.Seg*** %7, align 8
  %45 = bitcast %struct.Seg** %.0..0..0.6 to i8**
  %46 = load i8*, i8** %45, align 8
  %.0..0..0.4 = load volatile %struct.Seg**, %struct.Seg*** %8, align 8
  %47 = bitcast %struct.Seg** %.0..0..0.4 to i8**
  %48 = load i8*, i8** %47, align 8
  %.0..0..0.11 = load volatile i64*, i64** %6, align 8
  %49 = load i64, i64* %.0..0..0.11, align 8
  %50 = shl i64 %49, 4
  call void @llvm.memmove.p0i8.p0i8.i64(i8* align 4 %46, i8* align 4 %48, i64 %50, i1 false)
  br label %.backedge

51:                                               ; preds = %19
  %52 = load i32, i32* @x.114, align 4
  %53 = load i32, i32* @y.115, align 4
  %54 = add i32 %52, -1
  %55 = mul i32 %54, %52
  %56 = and i32 %55, 1
  %57 = icmp eq i32 %56, 0
  %58 = icmp slt i32 %53, 10
  %59 = or i1 %58, %57
  %60 = select i1 %59, i32 -381340588, i32 -502415104
  br label %.backedge

61:                                               ; preds = %19
  %.0..0..0.7 = load volatile %struct.Seg**, %struct.Seg*** %7, align 8
  %62 = load %struct.Seg*, %struct.Seg** %.0..0..0.7, align 8
  %.0..0..0.12 = load volatile i64*, i64** %6, align 8
  %63 = load i64, i64* %.0..0..0.12, align 8
  %64 = getelementptr inbounds %struct.Seg, %struct.Seg* %62, i64 %63
  store %struct.Seg* %64, %struct.Seg** %4, align 8
  %65 = load i32, i32* @x.114, align 4
  %66 = load i32, i32* @y.115, align 4
  %67 = add i32 %65, -1
  %68 = mul i32 %67, %65
  %69 = and i32 %68, 1
  %70 = icmp eq i32 %69, 0
  %71 = icmp slt i32 %66, 10
  %72 = or i1 %71, %70
  %73 = select i1 %72, i32 -903838834, i32 -502415104
  br label %.backedge

74:                                               ; preds = %19
  %.0..0..0.15 = load volatile %struct.Seg*, %struct.Seg** %4, align 8
  ret %struct.Seg* %.0..0..0.15

75:                                               ; preds = %19
  br label %.backedge

76:                                               ; preds = %19
  %.0..0..0.8 = load volatile %struct.Seg**, %struct.Seg*** %7, align 8
  %.0..0..0.13 = load volatile i64*, i64** %6, align 8
  br label %.backedge
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr %struct.Seg* @_ZNSt10_Iter_baseIP3SegLb0EE7_S_baseES1_(%struct.Seg* %0) local_unnamed_addr #5 comdat align 2 {
  ret %struct.Seg* %0
}

; Function Attrs: noinline uwtable
define linkonce_odr %struct.Seg* @_ZNSt10_Iter_baseISt13move_iteratorIP3SegELb1EE7_S_baseES3_(%struct.Seg* %0) local_unnamed_addr #0 comdat align 2 {
  %2 = alloca %"class.std::move_iterator", align 8
  %3 = getelementptr inbounds %"class.std::move_iterator", %"class.std::move_iterator"* %2, i64 0, i32 0
  store %struct.Seg* %0, %struct.Seg** %3, align 8
  %4 = call %struct.Seg* @_ZNKSt13move_iteratorIP3SegE4baseEv(%"class.std::move_iterator"* nonnull %2)
  ret %struct.Seg* %4
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr %struct.Seg* @_ZNKSt13move_iteratorIP3SegE4baseEv(%"class.std::move_iterator"* %0) local_unnamed_addr #5 comdat align 2 {
  %2 = getelementptr inbounds %"class.std::move_iterator", %"class.std::move_iterator"* %0, i64 0, i32 0
  %3 = load %struct.Seg*, %struct.Seg** %2, align 8
  ret %struct.Seg* %3
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZNSt13move_iteratorIP3SegEC2ES1_(%"class.std::move_iterator"* %0, %struct.Seg* %1) unnamed_addr #5 comdat align 2 {
  %3 = getelementptr inbounds %"class.std::move_iterator", %"class.std::move_iterator"* %0, i64 0, i32 0
  store %struct.Seg* %1, %struct.Seg** %3, align 8
  ret void
}

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN9__gnu_cxx13new_allocatorI3SegE7destroyIS1_EEvPT_(%"class.__gnu_cxx::new_allocator"* %0, %struct.Seg* %1) local_unnamed_addr #5 comdat align 2 {
  ret void
}

; Function Attrs: noinline uwtable
define internal void @_GLOBAL__sub_I_s537775483.cpp() #0 section ".text.startup" {
  tail call fastcc void @__cxx_global_var_init()
  tail call fastcc void @__cxx_global_var_init.1()
  ret void
}

; Function Attrs: argmemonly mustprogress nofree nounwind willreturn
declare void @llvm.memcpy.p0i8.p0i8.i64(i8* noalias nocapture writeonly, i8* noalias nocapture readonly, i64, i1 immarg) #12

; Function Attrs: argmemonly mustprogress nofree nounwind willreturn
declare void @llvm.memmove.p0i8.p0i8.i64(i8* nocapture writeonly, i8* nocapture readonly, i64, i1 immarg) #12

; Function Attrs: nofree nounwind
declare noundef i32 @putchar(i32 noundef) local_unnamed_addr #3

; Function Attrs: argmemonly nofree nounwind willreturn writeonly
declare void @llvm.memset.p0i8.i64(i8* nocapture writeonly, i8, i64, i1 immarg) #13

attributes #0 = { noinline uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { nofree nounwind }
attributes #4 = { nofree noinline norecurse nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #5 = { noinline nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #6 = { nofree nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #7 = { noinline norecurse uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #8 = { noinline noreturn nounwind }
attributes #9 = { nobuiltin nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #10 = { noreturn "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #11 = { nobuiltin "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #12 = { argmemonly mustprogress nofree nounwind willreturn }
attributes #13 = { argmemonly nofree nounwind willreturn writeonly }
attributes #14 = { nounwind }
attributes #15 = { noreturn nounwind }
attributes #16 = { noreturn }

!llvm.ident = !{!0}

!0 = !{!"Obfuscator-LLVM clang version 4.0.1  (based on Obfuscator-LLVM 4.0.1)"}
!1 = distinct !{!1, !2}
!2 = !{!"llvm.loop.peeled.count", i32 1}
!3 = distinct !{!3, !2}
