// Seed: 3803118599
`define pp_12 0
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout id_12;
  output id_11;
  inout id_10;
  output id_9;
  input id_8;
  output id_7;
  inout id_6;
  input id_5;
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  assign id_3 = id_6;
  logic id_12;
  assign id_3 = 1;
  defparam id_13.id_14 = id_12;
endmodule
