[03/23 17:14:57      0s] 
[03/23 17:14:57      0s] Cadence Innovus(TM) Implementation System.
[03/23 17:14:57      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/23 17:14:57      0s] 
[03/23 17:14:57      0s] Version:	v21.14-s109_1, built Wed Jun 29 09:53:08 PDT 2022
[03/23 17:14:57      0s] Options:	
[03/23 17:14:57      0s] Date:		Thu Mar 23 17:14:57 2023
[03/23 17:14:57      0s] Host:		eecs2420p06.engin.umich.edu (x86_64 w/Linux 4.18.0-425.13.1.el8_7.x86_64) (6cores*12cpus*Intel(R) Xeon(R) E-2136 CPU @ 3.30GHz 12288KB)
[03/23 17:14:57      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[03/23 17:14:57      0s] 
[03/23 17:14:57      0s] License:
[03/23 17:14:58      0s] 		[17:14:58.185299] Configured Lic search path (21.01-s002): /usr/caen/FLEXlm/data/license.dat.cadence:license.dat:/usr/caen/FLEXlm/data/license.dat.synopsys

[03/23 17:14:58      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[03/23 17:14:58      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/23 17:16:09     11s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[03/23 17:16:33     14s] @(#)CDS: Innovus v21.14-s109_1 (64bit) 06/29/2022 09:53 (Linux 3.10.0-693.el7.x86_64)
[03/23 17:16:33     14s] @(#)CDS: NanoRoute 21.14-s109_1 NR220628-1629/21_14-UB (database version 18.20.582) {superthreading v2.17}
[03/23 17:16:33     14s] @(#)CDS: AAE 21.14-s031 (64bit) 06/29/2022 (Linux 3.10.0-693.el7.x86_64)
[03/23 17:16:33     14s] @(#)CDS: CTE 21.14-s031_1 () Jun 22 2022 10:32:17 ( )
[03/23 17:16:33     14s] @(#)CDS: SYNTECH 21.14-s014_1 () May 29 2022 20:47:50 ( )
[03/23 17:16:33     14s] @(#)CDS: CPE v21.14-s062
[03/23 17:16:33     14s] @(#)CDS: IQuantus/TQuantus 21.1.1-w001 (64bit) Wed Jun 1 22:42:35 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[03/23 17:16:33     14s] @(#)CDS: OA 22.60-p074 Tue Apr 12 12:08:19 2022
[03/23 17:16:33     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/23 17:16:33     14s] @(#)CDS: RCDB 11.15.0
[03/23 17:16:33     14s] @(#)CDS: STYLUS 21.12-s008_1 (04/27/2022 03:28 PDT)
[03/23 17:16:33     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_103855_eecs2420p06.engin.umich.edu_guohch_WtGc3o.

[03/23 17:16:33     14s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[03/23 17:16:44     15s] 
[03/23 17:16:44     15s] **INFO:  MMMC transition support version v31-84 
[03/23 17:16:44     15s] 
[03/23 17:16:44     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/23 17:16:44     15s] <CMD> suppressMessage ENCEXT-2799
[03/23 17:16:44     15s] <CMD> win
[03/23 17:20:09     37s] <CMD> setMultiCpuUsage -acquireLicense 6 -localCpu 6
[03/23 17:20:18     38s] <CMD> set defHierChar /
[03/23 17:20:18     38s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 17:20:18     38s] <CMD> set locv_inter_clock_use_worst_derate false
[03/23 17:20:18     38s] <CMD> set init_oa_search_lib {}
[03/23 17:20:18     38s] <CMD> set init_verilog /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.v
[03/23 17:20:18     38s] <CMD> set init_design_netlisttype Verilog
[03/23 17:20:18     38s] <CMD> set init_pwr_net VDD
[03/23 17:20:18     38s] <CMD> set init_top_cell PE_top
[03/23 17:20:18     38s] <CMD> set init_gnd_net VSS
[03/23 17:20:18     38s] <CMD> set init_mmmc_file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/apr_view.tcl
[03/23 17:20:18     38s] <CMD> set init_lef_file {/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13_8lm_2thick_tech.lef  /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13rvt_macros.lef  }
[03/23 17:20:18     38s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 17:20:18     38s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 17:20:18     38s] <CMD> set timing_case_analysis_for_icg_propagation false
[03/23 17:20:18     38s] <CMD> init_design
[03/23 17:20:18     38s] #% Begin Load MMMC data ... (date=03/23 17:20:18, mem=968.3M)
[03/23 17:20:18     38s] **ERROR: (TCLCMD-989):	cannot open SDC file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc' for mode 'typConstraintMode'

[03/23 17:21:40     46s] <CMD> set defHierChar /
[03/23 17:21:40     46s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 17:21:40     46s] <CMD> set locv_inter_clock_use_worst_derate false
[03/23 17:21:40     46s] <CMD> set init_oa_search_lib {}
[03/23 17:21:40     46s] <CMD> set init_verilog /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.v
[03/23 17:21:40     46s] <CMD> set init_design_netlisttype Verilog
[03/23 17:21:40     46s] <CMD> set init_pwr_net VDD
[03/23 17:21:40     46s] <CMD> set init_top_cell PE_top
[03/23 17:21:40     46s] <CMD> set init_gnd_net VSS
[03/23 17:21:40     46s] <CMD> set init_mmmc_file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/apr_view.tcl
[03/23 17:21:40     46s] <CMD> set init_lef_file {/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13_8lm_2thick_tech.lef  /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13rvt_macros.lef  }
[03/23 17:21:40     46s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 17:21:40     46s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 17:21:40     46s] <CMD> set timing_case_analysis_for_icg_propagation false
[03/23 17:21:40     46s] <CMD> init_design
[03/23 17:21:40     46s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:21:40     46s] % Begin Load MMMC data ... (date=03/23 17:21:40, mem=968.6M)
[03/23 17:21:40     46s] Extraction setup Started 
[03/23 17:21:40     46s] 
[03/23 17:21:40     46s] Trim Metal Layers:
[03/23 17:21:40     46s] 
[03/23 17:21:40     46s] Trim Metal Layers:
[03/23 17:21:40     46s] 
[03/23 17:21:40     46s] Trim Metal Layers:
[03/23 17:21:40     46s] Extraction setup Started 
[03/23 17:21:40     46s] 
[03/23 17:21:40     46s] Trim Metal Layers:
[03/23 17:21:40     46s] 
[03/23 17:21:40     46s] Trim Metal Layers:
[03/23 17:21:40     46s] 
[03/23 17:21:40     46s] Trim Metal Layers:
[03/23 17:21:40     46s] Extraction setup Started 
[03/23 17:21:40     46s] 
[03/23 17:21:40     46s] Trim Metal Layers:
[03/23 17:21:40     46s] 
[03/23 17:21:40     46s] Trim Metal Layers:
[03/23 17:21:40     46s] 
[03/23 17:21:40     46s] Trim Metal Layers:
[03/23 17:21:40     46s] % End Load MMMC data ... (date=03/23 17:21:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=969.4M, current mem=969.4M)
[03/23 17:21:40     46s] 
[03/23 17:21:40     46s] Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13_8lm_2thick_tech.lef ...
[03/23 17:21:40     46s] 
[03/23 17:21:40     46s] Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef ...
[03/23 17:21:40     46s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[03/23 17:21:40     46s] so you are unable to create rectilinear partition in a hierarchical flow.
[03/23 17:21:40     46s] Set DBUPerIGU to M2 pitch 400.
[03/23 17:21:40     46s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef at line 68086.
[03/23 17:21:40     46s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:21:40     46s] Type 'man IMPLF-201' for more detail.
[03/23 17:21:40     46s] **WARN: (IMPLF-201):	Pin 'R2B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:21:40     46s] Type 'man IMPLF-201' for more detail.
[03/23 17:21:40     46s] **WARN: (IMPLF-201):	Pin 'R1B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:21:40     46s] Type 'man IMPLF-201' for more detail.
[03/23 17:21:40     46s] **WARN: (IMPLF-201):	Pin 'RB' in macro 'RF1R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:21:40     46s] Type 'man IMPLF-201' for more detail.
[03/23 17:21:40     46s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX12TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:21:40     46s] Type 'man IMPLF-201' for more detail.
[03/23 17:21:40     46s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX16TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:21:40     46s] Type 'man IMPLF-201' for more detail.
[03/23 17:21:40     46s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:21:40     46s] Type 'man IMPLF-201' for more detail.
[03/23 17:21:40     46s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX20TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:21:40     46s] Type 'man IMPLF-201' for more detail.
[03/23 17:21:40     46s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX2TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:21:40     46s] Type 'man IMPLF-201' for more detail.
[03/23 17:21:40     46s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX3TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:21:40     46s] Type 'man IMPLF-201' for more detail.
[03/23 17:21:40     46s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX4TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:21:40     46s] Type 'man IMPLF-201' for more detail.
[03/23 17:21:40     46s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX6TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:21:40     46s] Type 'man IMPLF-201' for more detail.
[03/23 17:21:40     46s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX8TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:21:40     46s] Type 'man IMPLF-201' for more detail.
[03/23 17:21:40     46s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFXLTR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:21:40     46s] Type 'man IMPLF-201' for more detail.
[03/23 17:21:40     46s] 
[03/23 17:21:40     46s] viaInitial starts at Thu Mar 23 17:21:40 2023
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[03/23 17:21:40     46s] Type 'man IMPPP-557' for more detail.
[03/23 17:21:40     46s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[03/23 17:21:40     46s] Type 'man IMPPP-557' for more detail.
[03/23 17:21:40     46s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[03/23 17:21:40     46s] Type 'man IMPPP-557' for more detail.
[03/23 17:21:40     46s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[03/23 17:21:40     46s] Type 'man IMPPP-557' for more detail.
[03/23 17:21:40     46s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[03/23 17:21:40     46s] Type 'man IMPPP-557' for more detail.
[03/23 17:21:40     46s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[03/23 17:21:40     46s] Type 'man IMPPP-557' for more detail.
[03/23 17:21:40     46s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
[03/23 17:21:40     46s] Type 'man IMPPP-557' for more detail.
[03/23 17:21:40     46s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
[03/23 17:21:40     46s] Type 'man IMPPP-557' for more detail.
[03/23 17:21:40     46s] viaInitial ends at Thu Mar 23 17:21:40 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/23 17:21:40     46s] Loading view definition file from /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/apr_view.tcl
[03/23 17:21:40     46s] Starting library reading in 'Multi-threaded flow' (with '6' threads)
[03/23 17:21:42     47s] Reading worstLibs timing library /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib.
[03/23 17:21:42     47s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1TR'. The cell will only be used for analysis. (File /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib)
[03/23 17:21:42     47s] Read 527 cells in library typical.
[03/23 17:21:42     47s] Library reading multithread flow ended.
[03/23 17:21:42     47s] Ending "PreSetAnalysisView" (total cpu=0:00:01.2, real=0:00:02.0, peak res=1106.8M, current mem=999.3M)
[03/23 17:21:42     47s] *** End library_loading (cpu=0.02min, real=0.03min, mem=159.0M, fe_cpu=0.87min, fe_real=6.75min, fe_mem=1074.2M) ***
[03/23 17:21:42     47s] % Begin Load netlist data ... (date=03/23 17:21:42, mem=998.7M)
[03/23 17:21:42     47s] *** Begin netlist parsing (mem=1074.2M) ***
[03/23 17:21:42     47s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
[03/23 17:21:42     47s] Type 'man IMPVL-159' for more detail.
[03/23 17:21:42     47s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
[03/23 17:21:42     47s] Type 'man IMPVL-159' for more detail.
[03/23 17:21:42     47s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
[03/23 17:21:42     47s] Type 'man IMPVL-159' for more detail.
[03/23 17:21:42     47s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
[03/23 17:21:42     47s] Type 'man IMPVL-159' for more detail.
[03/23 17:21:42     47s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
[03/23 17:21:42     47s] Type 'man IMPVL-159' for more detail.
[03/23 17:21:42     47s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
[03/23 17:21:42     47s] Type 'man IMPVL-159' for more detail.
[03/23 17:21:42     47s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
[03/23 17:21:42     47s] Type 'man IMPVL-159' for more detail.
[03/23 17:21:42     47s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
[03/23 17:21:42     47s] Type 'man IMPVL-159' for more detail.
[03/23 17:21:42     47s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
[03/23 17:21:42     47s] Type 'man IMPVL-159' for more detail.
[03/23 17:21:42     47s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
[03/23 17:21:42     47s] Type 'man IMPVL-159' for more detail.
[03/23 17:21:42     47s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
[03/23 17:21:42     47s] Type 'man IMPVL-159' for more detail.
[03/23 17:21:42     47s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
[03/23 17:21:42     47s] Type 'man IMPVL-159' for more detail.
[03/23 17:21:42     47s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
[03/23 17:21:42     47s] Type 'man IMPVL-159' for more detail.
[03/23 17:21:42     47s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
[03/23 17:21:42     47s] Type 'man IMPVL-159' for more detail.
[03/23 17:21:42     47s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
[03/23 17:21:42     47s] Type 'man IMPVL-159' for more detail.
[03/23 17:21:42     47s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
[03/23 17:21:42     47s] Type 'man IMPVL-159' for more detail.
[03/23 17:21:42     47s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
[03/23 17:21:42     47s] Type 'man IMPVL-159' for more detail.
[03/23 17:21:42     47s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
[03/23 17:21:42     47s] Type 'man IMPVL-159' for more detail.
[03/23 17:21:42     47s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
[03/23 17:21:42     47s] Type 'man IMPVL-159' for more detail.
[03/23 17:21:42     47s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
[03/23 17:21:42     47s] Type 'man IMPVL-159' for more detail.
[03/23 17:21:42     47s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/23 17:21:42     47s] To increase the message display limit, refer to the product command reference manual.
[03/23 17:21:42     47s] Created 527 new cells from 1 timing libraries.
[03/23 17:21:42     47s] Reading netlist ...
[03/23 17:21:42     47s] Backslashed names will retain backslash and a trailing blank character.
[03/23 17:21:42     47s] Reading verilog netlist '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.v'
[03/23 17:21:42     47s] 
[03/23 17:21:42     47s] *** Memory Usage v#1 (Current mem = 1074.164M, initial mem = 397.922M) ***
[03/23 17:21:42     47s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1074.2M) ***
[03/23 17:21:42     47s] % End Load netlist data ... (date=03/23 17:21:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1011.6M, current mem=1011.6M)
[03/23 17:21:42     47s] Set top cell to PE_top.
[03/23 17:21:43     48s] Hooked 527 DB cells to tlib cells.
[03/23 17:21:43     48s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1018.1M, current mem=1018.1M)
[03/23 17:21:43     48s] Starting recursive module instantiation check.
[03/23 17:21:43     48s] No recursion found.
[03/23 17:21:43     48s] Building hierarchical netlist for Cell PE_top ...
[03/23 17:21:43     48s] *** Netlist is unique.
[03/23 17:21:43     48s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/23 17:21:43     48s] ** info: there are 551 modules.
[03/23 17:21:43     48s] ** info: there are 2647 stdCell insts.
[03/23 17:21:43     48s] 
[03/23 17:21:43     48s] *** Memory Usage v#1 (Current mem = 1090.578M, initial mem = 397.922M) ***
[03/23 17:21:43     48s] Start create_tracks
[03/23 17:21:43     48s] Extraction setup Started 
[03/23 17:21:43     48s] 
[03/23 17:21:43     48s] Trim Metal Layers:
[03/23 17:21:43     48s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/23 17:21:43     48s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[03/23 17:21:43     48s] __QRC_SADV_USE_LE__ is set 0
[03/23 17:21:44     48s] Metal Layer Id 1 is M1 
[03/23 17:21:44     48s] Metal Layer Id 2 is M2 
[03/23 17:21:44     48s] Metal Layer Id 3 is M3 
[03/23 17:21:44     48s] Metal Layer Id 4 is M4 
[03/23 17:21:44     48s] Metal Layer Id 5 is M5 
[03/23 17:21:44     48s] Metal Layer Id 6 is M6 
[03/23 17:21:44     48s] Metal Layer Id 7 is MQ 
[03/23 17:21:44     48s] Metal Layer Id 8 is LM 
[03/23 17:21:44     48s] Via Layer Id 33 is CA 
[03/23 17:21:44     48s] Via Layer Id 34 is V1 
[03/23 17:21:44     48s] Via Layer Id 35 is V2 
[03/23 17:21:44     48s] Via Layer Id 36 is V3 
[03/23 17:21:44     48s] Via Layer Id 37 is V4 
[03/23 17:21:44     48s] Via Layer Id 38 is V5 
[03/23 17:21:44     48s] Via Layer Id 39 is VL 
[03/23 17:21:44     48s] Via Layer Id 40 is VQ 
[03/23 17:21:44     48s] 
[03/23 17:21:44     48s] Trim Metal Layers:
[03/23 17:21:44     48s] Generating auto layer map file.
[03/23 17:21:44     48s]  lef metal Layer Id 1 mapped to tech Id 9 of Layer m1 
[03/23 17:21:44     48s]  lef via Layer Id 1 mapped to tech Id 10 of Layer v1 
[03/23 17:21:44     48s]  lef metal Layer Id 2 mapped to tech Id 11 of Layer m2 
[03/23 17:21:44     48s]  lef via Layer Id 2 mapped to tech Id 12 of Layer v2 
[03/23 17:21:44     48s]  lef metal Layer Id 3 mapped to tech Id 13 of Layer m3 
[03/23 17:21:44     48s]  lef via Layer Id 3 mapped to tech Id 14 of Layer v3 
[03/23 17:21:44     48s]  lef metal Layer Id 4 mapped to tech Id 15 of Layer m4 
[03/23 17:21:44     48s]  lef via Layer Id 4 mapped to tech Id 16 of Layer v4 
[03/23 17:21:44     48s]  lef metal Layer Id 5 mapped to tech Id 17 of Layer m5 
[03/23 17:21:44     48s]  lef via Layer Id 5 mapped to tech Id 18 of Layer v5 
[03/23 17:21:44     48s]  lef metal Layer Id 6 mapped to tech Id 19 of Layer m6 
[03/23 17:21:44     48s]  lef via Layer Id 6 mapped to tech Id 20 of Layer vl 
[03/23 17:21:44     48s]  lef metal Layer Id 7 mapped to tech Id 21 of Layer mq 
[03/23 17:21:44     48s]  lef via Layer Id 7 mapped to tech Id 22 of Layer vq 
[03/23 17:21:44     48s]  lef metal Layer Id 8 mapped to tech Id 23 of Layer lm 
[03/23 17:21:44     48s] Metal Layer Id 1 mapped to 9 
[03/23 17:21:44     48s] Via Layer Id 1 mapped to 10 
[03/23 17:21:44     48s] Metal Layer Id 2 mapped to 11 
[03/23 17:21:44     48s] Via Layer Id 2 mapped to 12 
[03/23 17:21:44     48s] Metal Layer Id 3 mapped to 13 
[03/23 17:21:44     48s] Via Layer Id 3 mapped to 14 
[03/23 17:21:44     48s] Metal Layer Id 4 mapped to 15 
[03/23 17:21:44     48s] Via Layer Id 4 mapped to 16 
[03/23 17:21:44     48s] Metal Layer Id 5 mapped to 17 
[03/23 17:21:44     48s] Via Layer Id 5 mapped to 18 
[03/23 17:21:44     48s] Metal Layer Id 6 mapped to 19 
[03/23 17:21:44     48s] Via Layer Id 6 mapped to 20 
[03/23 17:21:44     48s] Metal Layer Id 7 mapped to 21 
[03/23 17:21:44     48s] Via Layer Id 7 mapped to 22 
[03/23 17:21:44     48s] Metal Layer Id 8 mapped to 23 
[03/23 17:21:44     48s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[03/23 17:21:44     48s] eee: Reading patterns meta data.
[03/23 17:21:44     48s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[03/23 17:21:44     48s] Restore PreRoute Pattern Extraction data failed.
[03/23 17:21:44     48s] Importing multi-corner technology file(s) for preRoute extraction...
[03/23 17:21:44     48s] /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 17:21:45     49s] Metal Layer Id 1 is M1 
[03/23 17:21:45     49s] Metal Layer Id 2 is M2 
[03/23 17:21:45     49s] Metal Layer Id 3 is M3 
[03/23 17:21:45     49s] Metal Layer Id 4 is M4 
[03/23 17:21:45     49s] Metal Layer Id 5 is M5 
[03/23 17:21:45     49s] Metal Layer Id 6 is M6 
[03/23 17:21:45     49s] Metal Layer Id 7 is MQ 
[03/23 17:21:45     49s] Metal Layer Id 8 is LM 
[03/23 17:21:45     49s] Via Layer Id 33 is CA 
[03/23 17:21:45     49s] Via Layer Id 34 is V1 
[03/23 17:21:45     49s] Via Layer Id 35 is V2 
[03/23 17:21:45     49s] Via Layer Id 36 is V3 
[03/23 17:21:45     49s] Via Layer Id 37 is V4 
[03/23 17:21:45     49s] Via Layer Id 38 is V5 
[03/23 17:21:45     49s] Via Layer Id 39 is VL 
[03/23 17:21:45     49s] Via Layer Id 40 is VQ 
[03/23 17:21:45     49s] 
[03/23 17:21:45     49s] Trim Metal Layers:
[03/23 17:21:45     49s] Generating auto layer map file.
[03/23 17:21:45     49s]  lef metal Layer Id 1 mapped to tech Id 9 of Layer m1 
[03/23 17:21:45     49s]  lef via Layer Id 1 mapped to tech Id 10 of Layer v1 
[03/23 17:21:45     49s]  lef metal Layer Id 2 mapped to tech Id 11 of Layer m2 
[03/23 17:21:45     49s]  lef via Layer Id 2 mapped to tech Id 12 of Layer v2 
[03/23 17:21:45     49s]  lef metal Layer Id 3 mapped to tech Id 13 of Layer m3 
[03/23 17:21:45     49s]  lef via Layer Id 3 mapped to tech Id 14 of Layer v3 
[03/23 17:21:45     49s]  lef metal Layer Id 4 mapped to tech Id 15 of Layer m4 
[03/23 17:21:45     49s]  lef via Layer Id 4 mapped to tech Id 16 of Layer v4 
[03/23 17:21:45     49s]  lef metal Layer Id 5 mapped to tech Id 17 of Layer m5 
[03/23 17:21:45     49s]  lef via Layer Id 5 mapped to tech Id 18 of Layer v5 
[03/23 17:21:45     49s]  lef metal Layer Id 6 mapped to tech Id 19 of Layer m6 
[03/23 17:21:45     49s]  lef via Layer Id 6 mapped to tech Id 20 of Layer vl 
[03/23 17:21:45     49s]  lef metal Layer Id 7 mapped to tech Id 21 of Layer mq 
[03/23 17:21:45     49s]  lef via Layer Id 7 mapped to tech Id 22 of Layer vq 
[03/23 17:21:45     49s]  lef metal Layer Id 8 mapped to tech Id 23 of Layer lm 
[03/23 17:21:45     49s] Metal Layer Id 1 mapped to 9 
[03/23 17:21:45     49s] Via Layer Id 1 mapped to 10 
[03/23 17:21:45     49s] Metal Layer Id 2 mapped to 11 
[03/23 17:21:45     49s] Via Layer Id 2 mapped to 12 
[03/23 17:21:45     49s] Metal Layer Id 3 mapped to 13 
[03/23 17:21:45     49s] Via Layer Id 3 mapped to 14 
[03/23 17:21:45     49s] Metal Layer Id 4 mapped to 15 
[03/23 17:21:45     49s] Via Layer Id 4 mapped to 16 
[03/23 17:21:45     49s] Metal Layer Id 5 mapped to 17 
[03/23 17:21:45     49s] Via Layer Id 5 mapped to 18 
[03/23 17:21:45     49s] Metal Layer Id 6 mapped to 19 
[03/23 17:21:45     49s] Via Layer Id 6 mapped to 20 
[03/23 17:21:45     49s] Metal Layer Id 7 mapped to 21 
[03/23 17:21:45     49s] Via Layer Id 7 mapped to 22 
[03/23 17:21:45     49s] Metal Layer Id 8 mapped to 23 
[03/23 17:21:46     50s] Completed (cpu: 0:00:01.8 real: 0:00:02.0)
[03/23 17:21:46     50s] Set Shrink Factor to 1.00000
[03/23 17:21:46     50s] Summary of Active RC-Corners : 
[03/23 17:21:46     50s]  
[03/23 17:21:46     50s]  Analysis View: setupAnalysis
[03/23 17:21:46     50s]     RC-Corner Name        : rc-typ
[03/23 17:21:46     50s]     RC-Corner Index       : 0
[03/23 17:21:46     50s]     RC-Corner Temperature : 25 Celsius
[03/23 17:21:46     50s]     RC-Corner Cap Table   : ''
[03/23 17:21:46     50s]     RC-Corner PreRoute Res Factor         : 1
[03/23 17:21:46     50s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 17:21:46     50s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 17:21:46     50s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 17:21:46     50s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 17:21:46     50s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 17:21:46     50s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 17:21:46     50s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/23 17:21:46     50s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/23 17:21:46     50s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/23 17:21:46     50s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/23 17:21:46     50s]  
[03/23 17:21:46     50s]  Analysis View: holdAnalysis
[03/23 17:21:46     50s]     RC-Corner Name        : rc-typ
[03/23 17:21:46     50s]     RC-Corner Index       : 0
[03/23 17:21:46     50s]     RC-Corner Temperature : 25 Celsius
[03/23 17:21:46     50s]     RC-Corner Cap Table   : ''
[03/23 17:21:46     50s]     RC-Corner PreRoute Res Factor         : 1
[03/23 17:21:46     50s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 17:21:46     50s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 17:21:46     50s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 17:21:46     50s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 17:21:46     50s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 17:21:46     50s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 17:21:46     50s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/23 17:21:46     50s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/23 17:21:46     50s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/23 17:21:46     50s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/23 17:21:46     50s] 
[03/23 17:21:46     50s] Trim Metal Layers:
[03/23 17:21:46     50s] LayerId::1 widthSet size::1
[03/23 17:21:46     50s] LayerId::2 widthSet size::1
[03/23 17:21:46     50s] LayerId::3 widthSet size::1
[03/23 17:21:46     50s] LayerId::4 widthSet size::1
[03/23 17:21:46     50s] LayerId::5 widthSet size::1
[03/23 17:21:46     50s] LayerId::6 widthSet size::1
[03/23 17:21:46     50s] LayerId::7 widthSet size::1
[03/23 17:21:46     50s] LayerId::8 widthSet size::1
[03/23 17:21:46     50s] Updating RC grid for preRoute extraction ...
[03/23 17:21:46     50s] eee: pegSigSF::1.070000
[03/23 17:21:46     50s] Initializing multi-corner resistance tables ...
[03/23 17:21:46     50s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:21:46     50s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:21:46     50s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:21:46     50s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:21:46     50s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:21:46     50s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:21:46     50s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:21:46     50s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:21:46     50s] {RT rc-typ 0 8 8 {7 0} 1}
[03/23 17:21:46     50s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.666700 newSi=0.000000 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 17:21:46     50s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[03/23 17:21:46     50s] *Info: initialize multi-corner CTS.
[03/23 17:21:46     50s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1288.6M, current mem=1085.3M)
[03/23 17:21:46     50s] Reading timing constraints file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc' ...
[03/23 17:21:46     50s] Current (total cpu=0:00:54.5, real=0:06:49, peak res=1342.2M, current mem=1342.2M)
[03/23 17:21:46     50s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc, Line 8).
[03/23 17:21:46     50s] 
[03/23 17:21:46     50s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc, Line 9).
[03/23 17:21:46     50s] 
[03/23 17:21:46     50s] INFO (CTE): Reading of timing constraints file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc completed, with 2 WARNING
[03/23 17:21:46     50s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1360.6M, current mem=1360.6M)
[03/23 17:21:46     50s] Current (total cpu=0:00:54.6, real=0:06:49, peak res=1360.6M, current mem=1360.6M)
[03/23 17:21:46     50s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 17:21:46     50s] 
[03/23 17:21:46     50s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[03/23 17:21:46     50s] Summary for sequential cells identification: 
[03/23 17:21:46     50s]   Identified SBFF number: 112
[03/23 17:21:46     50s]   Identified MBFF number: 0
[03/23 17:21:46     50s]   Identified SB Latch number: 0
[03/23 17:21:46     50s]   Identified MB Latch number: 0
[03/23 17:21:46     50s]   Not identified SBFF number: 8
[03/23 17:21:46     50s]   Not identified MBFF number: 0
[03/23 17:21:46     50s]   Not identified SB Latch number: 0
[03/23 17:21:46     50s]   Not identified MB Latch number: 0
[03/23 17:21:46     50s]   Number of sequential cells which are not FFs: 34
[03/23 17:21:46     50s] Total number of combinational cells: 363
[03/23 17:21:46     50s] Total number of sequential cells: 154
[03/23 17:21:46     50s] Total number of tristate cells: 10
[03/23 17:21:46     50s] Total number of level shifter cells: 0
[03/23 17:21:46     50s] Total number of power gating cells: 0
[03/23 17:21:46     50s] Total number of isolation cells: 0
[03/23 17:21:46     50s] Total number of power switch cells: 0
[03/23 17:21:46     50s] Total number of pulse generator cells: 0
[03/23 17:21:46     50s] Total number of always on buffers: 0
[03/23 17:21:46     50s] Total number of retention cells: 0
[03/23 17:21:46     50s] List of usable buffers: BUFX12TR BUFX16TR BUFX20TR BUFX3TR BUFX2TR BUFX4TR BUFX6TR BUFX8TR CLKBUFX12TR CLKBUFX16TR CLKBUFX20TR CLKBUFX2TR CLKBUFX3TR CLKBUFX4TR CLKBUFX6TR CLKBUFX8TR
[03/23 17:21:46     50s] Total number of usable buffers: 16
[03/23 17:21:46     50s] List of unusable buffers:
[03/23 17:21:46     50s] Total number of unusable buffers: 0
[03/23 17:21:46     50s] List of usable inverters: CLKINVX1TR CLKINVX12TR CLKINVX16TR CLKINVX20TR CLKINVX2TR CLKINVX3TR INVX1TR CLKINVX4TR CLKINVX6TR CLKINVX8TR INVX12TR INVX16TR INVX20TR INVX2TR INVX3TR INVXLTR INVX4TR INVX6TR INVX8TR
[03/23 17:21:47     50s] Total number of usable inverters: 19
[03/23 17:21:47     50s] List of unusable inverters: RFRDX2TR RFRDX1TR RFRDX4TR
[03/23 17:21:47     50s] Total number of unusable inverters: 3
[03/23 17:21:47     50s] List of identified usable delay cells: DLY1X1TR DLY1X4TR DLY2X1TR DLY2X4TR DLY3X1TR DLY3X4TR DLY4X1TR DLY4X4TR
[03/23 17:21:47     50s] Total number of identified usable delay cells: 8
[03/23 17:21:47     50s] List of identified unusable delay cells:
[03/23 17:21:47     50s] Total number of identified unusable delay cells: 0
[03/23 17:21:47     50s] 
[03/23 17:21:47     50s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[03/23 17:21:47     50s] 
[03/23 17:21:47     50s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:21:47     50s] 
[03/23 17:21:47     50s] TimeStamp Deleting Cell Server End ...
[03/23 17:21:47     50s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1381.3M, current mem=1381.3M)
[03/23 17:21:47     50s] 
[03/23 17:21:47     50s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:21:47     50s] Summary for sequential cells identification: 
[03/23 17:21:47     50s]   Identified SBFF number: 112
[03/23 17:21:47     50s]   Identified MBFF number: 0
[03/23 17:21:47     50s]   Identified SB Latch number: 0
[03/23 17:21:47     50s]   Identified MB Latch number: 0
[03/23 17:21:47     50s]   Not identified SBFF number: 8
[03/23 17:21:47     50s]   Not identified MBFF number: 0
[03/23 17:21:47     50s]   Not identified SB Latch number: 0
[03/23 17:21:47     50s]   Not identified MB Latch number: 0
[03/23 17:21:47     50s]   Number of sequential cells which are not FFs: 34
[03/23 17:21:47     50s]  Visiting view : setupAnalysis
[03/23 17:21:47     50s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:21:47     50s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:21:47     50s]  Visiting view : holdAnalysis
[03/23 17:21:47     50s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:21:47     50s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:21:47     50s] TLC MultiMap info (StdDelay):
[03/23 17:21:47     50s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:21:47     50s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:21:47     50s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:21:47     50s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:21:47     50s]  Setting StdDelay to: 22.7ps
[03/23 17:21:47     50s] 
[03/23 17:21:47     50s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:21:47     50s] % Begin Load MMMC data post ... (date=03/23 17:21:47, mem=1382.1M)
[03/23 17:21:47     50s] % End Load MMMC data post ... (date=03/23 17:21:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1382.1M, current mem=1382.1M)
[03/23 17:21:47     50s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:24:47     69s] <CMD> loadIoFile -noAdjustDieSize /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/PE_top.io
[03/23 17:24:47     69s] Reading IO assignment file "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/PE_top.io" ...
[03/23 17:24:47     69s] <CMD> floorPlan -noSnapToGrid -s 136 136 7 7 7 7
[03/23 17:24:47     69s] **WARN: (IMPFP-3300):	FPlan core utilization is greater than 1.
[03/23 17:24:47     69s] Start create_tracks
[03/23 17:24:47     69s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/23 17:24:47     69s] <CMD> saveDesign db/PE_top_floor_planned.enc
[03/23 17:24:47     69s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:24:47     69s] % Begin save design ... (date=03/23 17:24:47, mem=1486.2M)
[03/23 17:24:47     69s] % Begin Save ccopt configuration ... (date=03/23 17:24:47, mem=1486.2M)
[03/23 17:24:47     69s] % End Save ccopt configuration ... (date=03/23 17:24:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1486.9M, current mem=1486.9M)
[03/23 17:24:47     69s] % Begin Save netlist data ... (date=03/23 17:24:47, mem=1486.9M)
[03/23 17:24:47     69s] Writing Binary DB to db/PE_top_floor_planned.enc.dat/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:24:47     69s] % End Save netlist data ... (date=03/23 17:24:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1510.9M, current mem=1488.4M)
[03/23 17:24:47     69s] Saving symbol-table file in separate thread ...
[03/23 17:24:47     69s] Saving congestion map file in separate thread ...
[03/23 17:24:47     69s] % Begin Save AAE data ... (date=03/23 17:24:47, mem=1489.0M)
[03/23 17:24:47     69s] Saving AAE Data ...
[03/23 17:24:47     69s] % End Save AAE data ... (date=03/23 17:24:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1489.0M, current mem=1488.9M)
[03/23 17:24:47     69s] Saving congestion map file db/PE_top_floor_planned.enc.dat/PE_top.route.congmap.gz ...
[03/23 17:24:47     69s] Saving preference file db/PE_top_floor_planned.enc.dat/gui.pref.tcl ...
[03/23 17:24:47     69s] Saving mode setting ...
[03/23 17:24:47     69s] Saving global file ...
[03/23 17:24:48     69s] Saving Drc markers ...
[03/23 17:24:48     69s] ... No Drc file written since there is no markers found.
[03/23 17:24:48     69s] % Begin Save routing data ... (date=03/23 17:24:48, mem=1493.9M)
[03/23 17:24:48     69s] Saving route file ...
[03/23 17:24:48     69s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1627.9M) ***
[03/23 17:24:48     69s] % End Save routing data ... (date=03/23 17:24:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1494.1M, current mem=1494.1M)
[03/23 17:24:48     69s] Saving special route data file in separate thread ...
[03/23 17:24:48     69s] Saving PG Conn data in separate thread ...
[03/23 17:24:48     69s] Saving placement file in separate thread ...
[03/23 17:24:48     69s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:24:48     69s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:24:48     69s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:24:48     69s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:24:48     69s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1643.9M) ***
[03/23 17:24:48     69s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:24:48     69s] Saving property file db/PE_top_floor_planned.enc.dat/PE_top.prop
[03/23 17:24:48     69s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1643.9M) ***
[03/23 17:24:48     69s] Saving preRoute extracted patterns in file 'db/PE_top_floor_planned.enc.dat/PE_top.techData.gz' ...
[03/23 17:24:49     69s] Saving preRoute extraction data in directory 'db/PE_top_floor_planned.enc.dat/extraction/' ...
[03/23 17:24:49     69s] Checksum of RCGrid density data::96
[03/23 17:24:49     69s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:24:49     69s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:24:49     69s] % Begin Save power constraints data ... (date=03/23 17:24:49, mem=1496.6M)
[03/23 17:24:49     69s] % End Save power constraints data ... (date=03/23 17:24:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1496.6M, current mem=1496.6M)
[03/23 17:24:49     70s] Generated self-contained design PE_top_floor_planned.enc.dat
[03/23 17:24:49     70s] % End save design ... (date=03/23 17:24:49, total cpu=0:00:00.5, real=0:00:02.0, peak res=1524.4M, current mem=1499.1M)
[03/23 17:24:49     70s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:24:49     70s] <CMD> saveDesign db/PE_top_insts_placed.enc
[03/23 17:24:49     70s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:24:49     70s] % Begin save design ... (date=03/23 17:24:49, mem=1499.1M)
[03/23 17:24:49     70s] % Begin Save ccopt configuration ... (date=03/23 17:24:49, mem=1499.1M)
[03/23 17:24:49     70s] % End Save ccopt configuration ... (date=03/23 17:24:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1499.1M, current mem=1499.1M)
[03/23 17:24:49     70s] % Begin Save netlist data ... (date=03/23 17:24:49, mem=1499.1M)
[03/23 17:24:49     70s] Writing Binary DB to db/PE_top_insts_placed.enc.dat/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:24:49     70s] % End Save netlist data ... (date=03/23 17:24:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1499.4M, current mem=1499.4M)
[03/23 17:24:49     70s] Saving symbol-table file in separate thread ...
[03/23 17:24:49     70s] Saving congestion map file in separate thread ...
[03/23 17:24:49     70s] % Begin Save AAE data ... (date=03/23 17:24:49, mem=1499.4M)
[03/23 17:24:49     70s] Saving AAE Data ...
[03/23 17:24:49     70s] Saving congestion map file db/PE_top_insts_placed.enc.dat/PE_top.route.congmap.gz ...
[03/23 17:24:49     70s] % End Save AAE data ... (date=03/23 17:24:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1499.4M, current mem=1499.4M)
[03/23 17:24:50     70s] Saving preference file db/PE_top_insts_placed.enc.dat/gui.pref.tcl ...
[03/23 17:24:50     70s] Saving mode setting ...
[03/23 17:24:50     70s] Saving global file ...
[03/23 17:24:50     70s] Saving Drc markers ...
[03/23 17:24:50     70s] ... No Drc file written since there is no markers found.
[03/23 17:24:50     70s] % Begin Save routing data ... (date=03/23 17:24:50, mem=1499.6M)
[03/23 17:24:50     70s] Saving route file ...
[03/23 17:24:50     70s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1667.8M) ***
[03/23 17:24:50     70s] % End Save routing data ... (date=03/23 17:24:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1499.6M, current mem=1499.6M)
[03/23 17:24:50     70s] Saving special route data file in separate thread ...
[03/23 17:24:50     70s] Saving PG Conn data in separate thread ...
[03/23 17:24:50     70s] Saving placement file in separate thread ...
[03/23 17:24:50     70s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:24:50     70s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:24:50     70s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:24:50     70s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:24:50     70s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1681.8M) ***
[03/23 17:24:50     70s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:24:51     70s] Saving property file db/PE_top_insts_placed.enc.dat/PE_top.prop
[03/23 17:24:51     70s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1681.8M) ***
[03/23 17:24:51     70s] Saving preRoute extracted patterns in file 'db/PE_top_insts_placed.enc.dat/PE_top.techData.gz' ...
[03/23 17:24:51     70s] Saving preRoute extraction data in directory 'db/PE_top_insts_placed.enc.dat/extraction/' ...
[03/23 17:24:51     70s] Checksum of RCGrid density data::96
[03/23 17:24:51     70s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:24:51     70s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:24:51     70s] % Begin Save power constraints data ... (date=03/23 17:24:51, mem=1499.7M)
[03/23 17:24:51     70s] % End Save power constraints data ... (date=03/23 17:24:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1499.7M, current mem=1499.7M)
[03/23 17:24:51     70s] Generated self-contained design PE_top_insts_placed.enc.dat
[03/23 17:24:51     70s] % End save design ... (date=03/23 17:24:51, total cpu=0:00:00.5, real=0:00:02.0, peak res=1530.3M, current mem=1499.9M)
[03/23 17:24:51     70s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:24:55     71s] <CMD> zoomBox -69.16400 -38.32600 344.23100 259.83900
[03/23 17:24:56     71s] <CMD> zoomBox -33.53500 -25.88100 182.26100 129.76400
[03/23 17:24:56     71s] <CMD> zoomBox -22.06400 -16.96500 110.46400 78.62200
[03/23 17:24:57     71s] <CMD> zoomBox -43.75600 -26.61700 210.12800 156.49900
[03/23 17:24:57     71s] <CMD> zoomBox -85.30900 -45.10600 401.05200 305.68700
[03/23 17:24:57     71s] <CMD> zoomBox -54.49000 -30.44100 296.90600 223.00700
[03/23 17:26:26     81s] <CMD> set ptngSprNoRefreshPins 1
[03/23 17:26:26     81s] <CMD> setPtnPinStatus -cell PE_top -pin pe_in_pk_A__0__0_ -status unplaced -silent
[03/23 17:26:26     81s] <CMD> setPtnPinStatus -cell PE_top -pin pe_in_pk_A__0__1_ -status unplaced -silent
[03/23 17:26:26     81s] <CMD> setPtnPinStatus -cell PE_top -pin pe_in_pk_A__0__2_ -status unplaced -silent
[03/23 17:26:26     81s] <CMD> setPtnPinStatus -cell PE_top -pin pe_in_pk_A__0__3_ -status unplaced -silent
[03/23 17:26:26     81s] <CMD> setPtnPinStatus -cell PE_top -pin pe_in_pk_A__0__4_ -status unplaced -silent
[03/23 17:26:26     81s] <CMD> setPtnPinStatus -cell PE_top -pin pe_in_pk_A__0__5_ -status unplaced -silent
[03/23 17:26:26     81s] <CMD> setPtnPinStatus -cell PE_top -pin pe_in_pk_A__0__6_ -status unplaced -silent
[03/23 17:26:26     81s] <CMD> setPtnPinStatus -cell PE_top -pin pe_in_pk_A__0__7_ -status unplaced -silent
[03/23 17:26:26     81s] <CMD> set ptngSprNoRefreshPins 0
[03/23 17:26:26     81s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[03/23 17:26:36     82s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 17:26:36     82s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 17:26:36     82s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 1.0 -start 0.0 0.0 -pin {pe_in_pk_A__0__0_ pe_in_pk_A__0__1_ pe_in_pk_A__0__2_ pe_in_pk_A__0__3_ pe_in_pk_A__0__4_ pe_in_pk_A__0__5_ pe_in_pk_A__0__6_ pe_in_pk_A__0__7_}
[03/23 17:26:36     82s] #create default rule from bind_ndr_rule rule=0x7f30987cfdf0 0x7f309b18e018
[03/23 17:26:36     82s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 17:26:36     82s] Successfully spread [8] pins.
[03/23 17:26:36     82s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1703.2M).
[03/23 17:26:36     82s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 17:26:55     84s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 17:26:55     84s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 17:26:55     84s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 1.2 -start 0.0 0.4 -pin {pe_in_pk_A__0__0_ pe_in_pk_A__0__1_ pe_in_pk_A__0__2_ pe_in_pk_A__0__3_ pe_in_pk_A__0__4_ pe_in_pk_A__0__5_ pe_in_pk_A__0__6_ pe_in_pk_A__0__7_ pe_in_pk_A__1__0_ pe_in_pk_A__1__1_ pe_in_pk_A__1__2_ pe_in_pk_A__1__3_ pe_in_pk_A__1__4_ pe_in_pk_A__1__5_ pe_in_pk_A__1__6_ pe_in_pk_A__1__7_ pe_in_pk_A__2__0_ pe_in_pk_A__2__1_ pe_in_pk_A__2__2_ pe_in_pk_A__2__3_ pe_in_pk_A__2__4_ pe_in_pk_A__2__5_ pe_in_pk_A__2__6_ pe_in_pk_A__2__7_ pe_in_pk_A__3__0_ pe_in_pk_A__3__1_ pe_in_pk_A__3__2_ pe_in_pk_A__3__3_ pe_in_pk_A__3__4_ pe_in_pk_A__3__5_ pe_in_pk_A__3__6_ pe_in_pk_A__3__7_}
[03/23 17:26:55     84s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 17:26:55     84s] Successfully spread [32] pins.
[03/23 17:26:55     84s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1704.1M).
[03/23 17:26:55     84s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 17:27:06     86s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 17:27:06     86s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 17:27:06     86s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 1.2 -start 0.0 10.0 -pin {pe_in_pk_A__0__0_ pe_in_pk_A__0__1_ pe_in_pk_A__0__2_ pe_in_pk_A__0__3_ pe_in_pk_A__0__4_ pe_in_pk_A__0__5_ pe_in_pk_A__0__6_ pe_in_pk_A__0__7_ pe_in_pk_A__1__0_ pe_in_pk_A__1__1_ pe_in_pk_A__1__2_ pe_in_pk_A__1__3_ pe_in_pk_A__1__4_ pe_in_pk_A__1__5_ pe_in_pk_A__1__6_ pe_in_pk_A__1__7_ pe_in_pk_A__2__0_ pe_in_pk_A__2__1_ pe_in_pk_A__2__2_ pe_in_pk_A__2__3_ pe_in_pk_A__2__4_ pe_in_pk_A__2__5_ pe_in_pk_A__2__6_ pe_in_pk_A__2__7_ pe_in_pk_A__3__0_ pe_in_pk_A__3__1_ pe_in_pk_A__3__2_ pe_in_pk_A__3__3_ pe_in_pk_A__3__4_ pe_in_pk_A__3__5_ pe_in_pk_A__3__6_ pe_in_pk_A__3__7_}
[03/23 17:27:06     86s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 17:27:06     86s] Successfully spread [32] pins.
[03/23 17:27:06     86s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1704.0M).
[03/23 17:27:06     86s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 17:27:14     87s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 17:27:14     87s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 17:27:14     87s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 2 -start 0.0 10.0 -pin {pe_in_pk_A__0__0_ pe_in_pk_A__0__1_ pe_in_pk_A__0__2_ pe_in_pk_A__0__3_ pe_in_pk_A__0__4_ pe_in_pk_A__0__5_ pe_in_pk_A__0__6_ pe_in_pk_A__0__7_ pe_in_pk_A__1__0_ pe_in_pk_A__1__1_ pe_in_pk_A__1__2_ pe_in_pk_A__1__3_ pe_in_pk_A__1__4_ pe_in_pk_A__1__5_ pe_in_pk_A__1__6_ pe_in_pk_A__1__7_ pe_in_pk_A__2__0_ pe_in_pk_A__2__1_ pe_in_pk_A__2__2_ pe_in_pk_A__2__3_ pe_in_pk_A__2__4_ pe_in_pk_A__2__5_ pe_in_pk_A__2__6_ pe_in_pk_A__2__7_ pe_in_pk_A__3__0_ pe_in_pk_A__3__1_ pe_in_pk_A__3__2_ pe_in_pk_A__3__3_ pe_in_pk_A__3__4_ pe_in_pk_A__3__5_ pe_in_pk_A__3__6_ pe_in_pk_A__3__7_}
[03/23 17:27:14     87s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 17:27:14     87s] Successfully spread [32] pins.
[03/23 17:27:14     87s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1703.9M).
[03/23 17:27:14     87s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 17:27:17     87s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 17:27:17     87s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 17:27:17     87s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 2.0 -pin {pe_in_pk_A__0__0_ pe_in_pk_A__0__1_ pe_in_pk_A__0__2_ pe_in_pk_A__0__3_ pe_in_pk_A__0__4_ pe_in_pk_A__0__5_ pe_in_pk_A__0__6_ pe_in_pk_A__0__7_ pe_in_pk_A__1__0_ pe_in_pk_A__1__1_ pe_in_pk_A__1__2_ pe_in_pk_A__1__3_ pe_in_pk_A__1__4_ pe_in_pk_A__1__5_ pe_in_pk_A__1__6_ pe_in_pk_A__1__7_ pe_in_pk_A__2__0_ pe_in_pk_A__2__1_ pe_in_pk_A__2__2_ pe_in_pk_A__2__3_ pe_in_pk_A__2__4_ pe_in_pk_A__2__5_ pe_in_pk_A__2__6_ pe_in_pk_A__2__7_ pe_in_pk_A__3__0_ pe_in_pk_A__3__1_ pe_in_pk_A__3__2_ pe_in_pk_A__3__3_ pe_in_pk_A__3__4_ pe_in_pk_A__3__5_ pe_in_pk_A__3__6_ pe_in_pk_A__3__7_}
[03/23 17:27:17     87s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 17:27:17     87s] Successfully spread [32] pins.
[03/23 17:27:17     87s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1703.8M).
[03/23 17:27:17     87s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 17:27:28     88s] <CMD> set ptngSprNoRefreshPins 1
[03/23 17:27:28     88s] <CMD> setPtnPinStatus -cell PE_top -pin pe_in_pk_PE_state__0_ -status unplaced -silent
[03/23 17:27:28     88s] <CMD> set ptngSprNoRefreshPins 0
[03/23 17:27:28     88s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[03/23 17:27:57     92s] <CMD> saveIoFile -locations scripts/PE_top.io
[03/23 17:27:57     92s] Dumping FTerm of cell PE_top to file
[03/23 17:28:48     98s] <CMD> zoomBox -37.62200 16.43000 178.18000 172.07900
[03/23 17:28:48     98s] <CMD> zoomBox -24.24500 48.10000 108.28300 143.68700
[03/23 17:28:49     98s] <CMD> zoomBox -13.29400 67.42700 68.09600 126.13000
[03/23 17:28:50     98s] <CMD> zoomBox -9.43500 77.02900 49.37000 119.44300
[03/23 17:29:01     99s] <CMD> zoomBox -19.14700 53.87800 93.50700 135.13100
[03/23 17:29:02     99s] <CMD> zoomBox -31.91200 28.12800 151.52700 160.43500
[03/23 17:29:06    100s] <CMD> zoomBox -55.10300 9.59800 198.79300 192.72300
[03/23 17:29:06    100s] <CMD> zoomBox -93.29000 -38.13500 320.13700 260.05300
[03/23 17:29:06    100s] <CMD> zoomBox -48.06800 -12.76200 205.82800 170.36300
[03/23 17:29:08    100s] <CMD> fit
[03/23 17:29:31    103s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 17:29:31    103s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 17:29:31    103s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 4 -pin {pe_in_pk_A__0__0_ pe_in_pk_A__0__1_ pe_in_pk_A__0__2_ pe_in_pk_A__0__3_ pe_in_pk_A__0__4_ pe_in_pk_A__0__5_ pe_in_pk_A__0__6_ pe_in_pk_A__0__7_ pe_in_pk_A__1__0_ pe_in_pk_A__1__1_ pe_in_pk_A__1__2_ pe_in_pk_A__1__3_ pe_in_pk_A__1__4_ pe_in_pk_A__1__5_ pe_in_pk_A__1__6_ pe_in_pk_A__1__7_ pe_in_pk_A__2__0_ pe_in_pk_A__2__1_ pe_in_pk_A__2__2_ pe_in_pk_A__2__3_ pe_in_pk_A__2__4_ pe_in_pk_A__2__5_ pe_in_pk_A__2__6_ pe_in_pk_A__2__7_ pe_in_pk_A__3__0_ pe_in_pk_A__3__1_ pe_in_pk_A__3__2_ pe_in_pk_A__3__3_ pe_in_pk_A__3__4_ pe_in_pk_A__3__5_ pe_in_pk_A__3__6_ pe_in_pk_A__3__7_}
[03/23 17:29:31    103s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 17:29:31    103s] Successfully spread [32] pins.
[03/23 17:29:31    103s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1709.1M).
[03/23 17:29:31    103s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 17:30:00    106s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 17:30:00    106s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 17:30:00    106s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 1.0 -pin {pe_in_pk_PE_state__0_ pe_in_pk_PE_state__1_ pe_in_pk_PE_state__2_ pe_in_pk_rdb_addr__0_ pe_in_pk_rdb_addr__1_ pe_in_pk_rdb_addr__2_ pe_in_pk_rdb_addr__3_ pe_in_pk_wrb__0_ pe_in_pk_wrb__1_ pe_in_pk_wrb__2_ pe_in_pk_wrb__3_ pe_in_pk_wrb_addr__0_ pe_in_pk_wrb_addr__1_ pe_in_pk_wrb_addr__2_ pe_in_pk_wrb_addr__3_ pe_in_pk_wrb_data__0_ pe_in_pk_wrb_data__1_ pe_in_pk_wrb_data__2_ pe_in_pk_wrb_data__3_ pe_in_pk_wrb_data__4_ pe_in_pk_wrb_data__5_ pe_in_pk_wrb_data__6_ pe_in_pk_wrb_data__7_}
[03/23 17:30:00    106s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 17:30:00    106s] Successfully spread [23] pins.
[03/23 17:30:00    106s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1709.0M).
[03/23 17:30:00    106s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 17:30:06    107s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 17:30:06    107s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 17:30:06    107s] <CMD> editPin -pinWidth 0.16 -pinDepth 0.56 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 4 -pin {pe_in_pk_PE_state__0_ pe_in_pk_PE_state__1_ pe_in_pk_PE_state__2_ pe_in_pk_rdb_addr__0_ pe_in_pk_rdb_addr__1_ pe_in_pk_rdb_addr__2_ pe_in_pk_rdb_addr__3_ pe_in_pk_wrb__0_ pe_in_pk_wrb__1_ pe_in_pk_wrb__2_ pe_in_pk_wrb__3_ pe_in_pk_wrb_addr__0_ pe_in_pk_wrb_addr__1_ pe_in_pk_wrb_addr__2_ pe_in_pk_wrb_addr__3_ pe_in_pk_wrb_data__0_ pe_in_pk_wrb_data__1_ pe_in_pk_wrb_data__2_ pe_in_pk_wrb_data__3_ pe_in_pk_wrb_data__4_ pe_in_pk_wrb_data__5_ pe_in_pk_wrb_data__6_ pe_in_pk_wrb_data__7_}
[03/23 17:30:06    107s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 17:30:06    107s] Successfully spread [23] pins.
[03/23 17:30:06    107s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1708.9M).
[03/23 17:30:06    107s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 17:30:22    109s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 17:30:22    109s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 17:30:22    109s] <CMD> editPin -pinWidth 0.16 -pinDepth 0.56 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 0.4 -pin {pe_in_pk_wrb_data__7_ pe_in_pk_PE_state__0_ pe_in_pk_PE_state__1_ pe_in_pk_PE_state__2_ pe_in_pk_rdb_addr__0_ pe_in_pk_rdb_addr__1_ pe_in_pk_rdb_addr__2_ pe_in_pk_rdb_addr__3_ pe_in_pk_wrb__0_ pe_in_pk_wrb__1_ pe_in_pk_wrb__2_ pe_in_pk_wrb__3_ pe_in_pk_wrb_addr__0_ pe_in_pk_wrb_addr__1_ pe_in_pk_wrb_addr__2_ pe_in_pk_wrb_addr__3_ pe_in_pk_wrb_data__0_ pe_in_pk_wrb_data__1_ pe_in_pk_wrb_data__2_ pe_in_pk_wrb_data__3_ pe_in_pk_wrb_data__4_ pe_in_pk_wrb_data__5_ pe_in_pk_wrb_data__6_}
[03/23 17:30:22    109s] ### import design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 17:30:22    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb__3_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb__3_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb__2_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb__2_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb_addr__0_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb_addr__0_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb__1_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb__1_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb_addr__1_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb_addr__1_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb__0_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb__0_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb_addr__2_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb_addr__2_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_rdb_addr__3_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_rdb_addr__3_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb_addr__3_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb_addr__3_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_rdb_addr__2_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_rdb_addr__2_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb_data__0_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb_data__0_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_rdb_addr__1_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_rdb_addr__1_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb_data__1_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb_data__1_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_rdb_addr__0_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_rdb_addr__0_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb_data__2_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb_data__2_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_PE_state__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_PE_state__2_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_PE_state__2_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb_data__3_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb_data__3_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_PE_state__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_PE_state__1_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_PE_state__1_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__4_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb_data__4_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb_data__4_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_PE_state__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_PE_state__0_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_PE_state__0_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:22    109s] **WARN: (EMS-27):	Message (IMPPTN-3303) has exceeded the current message display limit of 20.
[03/23 17:30:22    109s] To increase the message display limit, refer to the product command reference manual.
[03/23 17:30:22    109s] **WARN: (EMS-27):	Message (IMPPTN-3304) has exceeded the current message display limit of 20.
[03/23 17:30:22    109s] To increase the message display limit, refer to the product command reference manual.
[03/23 17:30:22    109s] **WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
[03/23 17:30:22    109s] To increase the message display limit, refer to the product command reference manual.
[03/23 17:30:22    109s] Successfully spread [23] pins.
[03/23 17:30:22    109s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1708.8M).
[03/23 17:30:22    109s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 17:30:25    109s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 17:30:25    109s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 17:30:25    109s] <CMD> editPin -pinWidth 0.16 -pinDepth 0.56 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 4 -pin {pe_in_pk_wrb_data__7_ pe_in_pk_PE_state__0_ pe_in_pk_PE_state__1_ pe_in_pk_PE_state__2_ pe_in_pk_rdb_addr__0_ pe_in_pk_rdb_addr__1_ pe_in_pk_rdb_addr__2_ pe_in_pk_rdb_addr__3_ pe_in_pk_wrb__0_ pe_in_pk_wrb__1_ pe_in_pk_wrb__2_ pe_in_pk_wrb__3_ pe_in_pk_wrb_addr__0_ pe_in_pk_wrb_addr__1_ pe_in_pk_wrb_addr__2_ pe_in_pk_wrb_addr__3_ pe_in_pk_wrb_data__0_ pe_in_pk_wrb_data__1_ pe_in_pk_wrb_data__2_ pe_in_pk_wrb_data__3_ pe_in_pk_wrb_data__4_ pe_in_pk_wrb_data__5_ pe_in_pk_wrb_data__6_}
[03/23 17:30:25    109s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 17:30:25    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb__3_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb__3_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb__2_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb__2_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb_addr__0_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb_addr__0_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb__1_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb__1_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb_addr__1_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb_addr__1_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb__0_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb__0_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb_addr__2_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb_addr__2_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_rdb_addr__3_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_rdb_addr__3_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb_addr__3_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb_addr__3_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_rdb_addr__2_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_rdb_addr__2_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb_data__0_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb_data__0_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_rdb_addr__1_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_rdb_addr__1_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb_data__1_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb_data__1_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_rdb_addr__0_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_rdb_addr__0_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb_data__2_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb_data__2_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_PE_state__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_PE_state__2_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_PE_state__2_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb_data__3_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb_data__3_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_PE_state__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_PE_state__1_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_PE_state__1_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__4_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_wrb_data__4_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_wrb_data__4_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_PE_state__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-3304):	Pin pe_in_pk_PE_state__0_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (IMPPTN-1027):	Pin [pe_in_pk_PE_state__0_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:30:25    109s] **WARN: (EMS-27):	Message (IMPPTN-3303) has exceeded the current message display limit of 20.
[03/23 17:30:25    109s] To increase the message display limit, refer to the product command reference manual.
[03/23 17:30:25    109s] **WARN: (EMS-27):	Message (IMPPTN-3304) has exceeded the current message display limit of 20.
[03/23 17:30:25    109s] To increase the message display limit, refer to the product command reference manual.
[03/23 17:30:25    109s] **WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
[03/23 17:30:25    109s] To increase the message display limit, refer to the product command reference manual.
[03/23 17:30:25    109s] Successfully spread [23] pins.
[03/23 17:30:25    109s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1709.1M).
[03/23 17:30:25    109s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 17:30:36    111s] <CMD> set ptngSprNoRefreshPins 1
[03/23 17:30:36    111s] <CMD> setPtnPinStatus -cell PE_top -pin pe_out_pk_data__0_ -status unplaced -silent
[03/23 17:30:36    111s] <CMD> setPtnPinStatus -cell PE_top -pin pe_out_pk_data__1_ -status unplaced -silent
[03/23 17:30:36    111s] <CMD> setPtnPinStatus -cell PE_top -pin pe_out_pk_data__2_ -status unplaced -silent
[03/23 17:30:36    111s] <CMD> setPtnPinStatus -cell PE_top -pin pe_out_pk_data__3_ -status unplaced -silent
[03/23 17:30:36    111s] <CMD> setPtnPinStatus -cell PE_top -pin pe_out_pk_data__4_ -status unplaced -silent
[03/23 17:30:36    111s] <CMD> setPtnPinStatus -cell PE_top -pin pe_out_pk_data__5_ -status unplaced -silent
[03/23 17:30:36    111s] <CMD> setPtnPinStatus -cell PE_top -pin pe_out_pk_data__6_ -status unplaced -silent
[03/23 17:30:36    111s] <CMD> setPtnPinStatus -cell PE_top -pin pe_out_pk_data__7_ -status unplaced -silent
[03/23 17:30:36    111s] <CMD> setPtnPinStatus -cell PE_top -pin pe_out_pk_PE_state__0_ -status unplaced -silent
[03/23 17:30:36    111s] <CMD> setPtnPinStatus -cell PE_top -pin pe_out_pk_PE_state__1_ -status unplaced -silent
[03/23 17:30:36    111s] <CMD> setPtnPinStatus -cell PE_top -pin pe_out_pk_PE_state__2_ -status unplaced -silent
[03/23 17:30:36    111s] <CMD> set ptngSprNoRefreshPins 0
[03/23 17:30:36    111s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[03/23 17:30:44    111s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 17:30:44    111s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 17:30:44    111s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 1.0 -pin {pe_out_pk_data__0_ pe_out_pk_data__1_ pe_out_pk_data__2_ pe_out_pk_data__3_ pe_out_pk_data__4_ pe_out_pk_data__5_ pe_out_pk_data__6_ pe_out_pk_data__7_ pe_out_pk_PE_state__0_ pe_out_pk_PE_state__1_ pe_out_pk_PE_state__2_}
[03/23 17:30:44    111s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 17:30:44    111s] Successfully spread [11] pins.
[03/23 17:30:44    111s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1709.0M).
[03/23 17:30:44    111s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 17:30:48    112s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 17:30:48    112s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 17:30:48    112s] <CMD> editPin -pinWidth 0.16 -pinDepth 0.56 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 4 -pin {pe_out_pk_data__0_ pe_out_pk_data__1_ pe_out_pk_data__2_ pe_out_pk_data__3_ pe_out_pk_data__4_ pe_out_pk_data__5_ pe_out_pk_data__6_ pe_out_pk_data__7_ pe_out_pk_PE_state__0_ pe_out_pk_PE_state__1_ pe_out_pk_PE_state__2_}
[03/23 17:30:48    112s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 17:30:48    112s] Successfully spread [11] pins.
[03/23 17:30:48    112s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1708.9M).
[03/23 17:30:48    112s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 17:30:51    112s] <CMD> zoomBox 5.10200 -6.66600 145.59400 94.66500
[03/23 17:31:04    114s] <CMD> zoomBox -45.26100 -41.32300 183.50700 123.67800
[03/23 17:31:04    114s] <CMD> zoomBox -96.39000 -71.41900 220.24400 156.95600
[03/23 17:31:04    114s] <CMD> zoomBox -167.25200 -112.50000 270.99700 203.59100
[03/23 17:31:05    114s] <CMD> zoomBox -265.19800 -169.09500 341.37500 268.40200
[03/23 17:31:06    114s] <CMD> zoomBox -327.48600 -205.08500 386.13100 309.61800
[03/23 17:31:06    114s] <CMD> zoomBox -265.19900 -169.09500 341.37500 268.40200
[03/23 17:31:18    116s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 17:31:18    116s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 17:31:18    116s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 3.6 -pin {pe_in_pk_A__0__0_ pe_in_pk_A__0__1_ pe_in_pk_A__0__2_ pe_in_pk_A__0__3_ pe_in_pk_A__0__4_ pe_in_pk_A__0__5_ pe_in_pk_A__0__6_ pe_in_pk_A__0__7_ pe_in_pk_A__1__0_ pe_in_pk_A__1__1_ pe_in_pk_A__1__2_ pe_in_pk_A__1__3_ pe_in_pk_A__1__4_ pe_in_pk_A__1__5_ pe_in_pk_A__1__6_ pe_in_pk_A__1__7_ pe_in_pk_A__2__0_ pe_in_pk_A__2__1_ pe_in_pk_A__2__2_ pe_in_pk_A__2__3_ pe_in_pk_A__2__4_ pe_in_pk_A__2__5_ pe_in_pk_A__2__6_ pe_in_pk_A__2__7_ pe_in_pk_A__3__0_ pe_in_pk_A__3__1_ pe_in_pk_A__3__2_ pe_in_pk_A__3__3_ pe_in_pk_A__3__4_ pe_in_pk_A__3__5_ pe_in_pk_A__3__6_ pe_in_pk_A__3__7_}
[03/23 17:31:18    116s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 17:31:18    116s] Successfully spread [32] pins.
[03/23 17:31:18    116s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1709.8M).
[03/23 17:31:18    116s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 17:31:29    117s] <CMD> set ptngSprNoRefreshPins 1
[03/23 17:31:29    117s] <CMD> setPtnPinStatus -cell PE_top -pin clk -status unplaced -silent
[03/23 17:31:29    117s] <CMD> set ptngSprNoRefreshPins 0
[03/23 17:31:29    117s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[03/23 17:31:31    117s] <CMD> zoomBox -162.06200 -99.17300 210.45000 169.50500
[03/23 17:31:31    117s] <CMD> zoomBox -70.11700 -47.04200 95.17000 72.17300
[03/23 17:31:31    117s] <CMD> zoomBox -35.21800 -27.13600 51.06400 35.09600
[03/23 17:31:32    118s] <CMD> zoomBox -70.11900 -47.04300 95.17100 72.17400
[03/23 17:31:35    118s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 17:31:35    118s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 17:31:35    118s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 1.0 -start 0.0 0.0 -pin clk
[03/23 17:31:35    118s] ### import design signature (14): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 17:31:35    118s] Successfully spread [1] pins.
[03/23 17:31:35    118s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1709.7M).
[03/23 17:31:35    118s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 17:31:36    118s] <CMD> zoomBox -38.01900 -24.21200 48.26400 38.02000
[03/23 17:31:37    118s] <CMD> zoomBox -24.49200 -14.59200 28.49700 23.62700
[03/23 17:31:37    118s] <CMD> zoomBox -13.88200 -7.49200 13.77900 12.45900
[03/23 17:31:37    118s] <CMD> zoomBox -31.98800 -16.47700 30.35400 28.48800
[03/23 17:31:38    118s] <CMD> zoomBox -85.73700 -43.15000 79.56200 76.07400
[03/23 17:31:42    119s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 17:31:42    119s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 17:31:42    119s] <CMD> editPin -pinWidth 0.16 -pinDepth 0.56 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 0.4 -start 0.0 0.4 -pin clk
[03/23 17:31:42    119s] ### import design signature (15): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 17:31:42    119s] **WARN: (IMPPTN-3303):	Pin clk has width 0.16000 which is less than the minimum width 0.20000 required on layer 3. Change pin width to meet minimum width rule.
[03/23 17:31:42    119s] **WARN: (IMPPTN-3304):	Pin clk has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
[03/23 17:31:42    119s] **WARN: (IMPPTN-1027):	Pin [clk] has area [0.0896] which is less than the minimum area [0.1200] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[03/23 17:31:42    119s] Successfully spread [1] pins.
[03/23 17:31:42    119s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1709.5M).
[03/23 17:31:43    119s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 17:31:56    120s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 17:31:56    120s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 17:31:56    120s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 0.4 -start 0.0 1.0 -pin reset
[03/23 17:31:56    120s] ### import design signature (16): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 17:31:56    120s] Successfully spread [1] pins.
[03/23 17:31:56    120s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1709.9M).
[03/23 17:31:56    120s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 17:31:58    121s] <CMD> zoomBox -44.05500 -21.81100 42.23300 40.42500
[03/23 17:31:58    121s] <CMD> zoomBox -22.29800 -10.67300 22.74700 21.81600
[03/23 17:31:58    121s] <CMD> zoomBox -13.12900 -5.98000 14.53600 13.97400
[03/23 17:31:59    121s] <CMD> zoomBox -22.30100 -10.67600 22.75000 21.81700
[03/23 17:32:04    121s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 17:32:04    121s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 17:32:04    121s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 0.4 -start 0.0 2.0 -pin reset
[03/23 17:32:04    121s] ### import design signature (17): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 17:32:04    121s] Successfully spread [1] pins.
[03/23 17:32:04    121s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1708.8M).
[03/23 17:32:04    121s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 17:32:05    122s] <CMD> zoomBox -52.03000 -21.35200 49.50200 51.87900
[03/23 17:32:05    122s] <CMD> zoomBox -118.58500 -41.59900 110.24300 123.44500
[03/23 17:32:05    122s] <CMD> zoomBox -193.75900 -64.46900 178.85000 204.27900
[03/23 17:32:10    122s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 17:32:10    122s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 17:32:10    122s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 0.4 -start 0.0 2.0 -pin reset
[03/23 17:32:10    122s] ### import design signature (18): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 17:32:10    122s] Successfully spread [1] pins.
[03/23 17:32:10    122s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1709.7M).
[03/23 17:32:10    122s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 17:32:30    125s] <CMD> saveIoFile -locations scripts/PE_top.io
[03/23 17:32:30    125s] Dumping FTerm of cell PE_top to file
[03/23 17:32:34    125s] <CMD> zoomBox -242.77900 -100.75500 272.94400 271.21500
[03/23 17:32:35    126s] <CMD> zoomBox -201.78500 -85.71000 236.58000 230.46500
[03/23 17:32:35    126s] <CMD> zoomBox -107.63000 -54.58000 209.08900 173.85700
[03/23 17:32:36    126s] <CMD> zoomBox -147.59100 -67.87100 225.02100 200.87900
[03/23 17:32:36    126s] <CMD> zoomBox -100.94200 -51.01600 215.77900 177.42200
[03/23 17:33:35    132s] <CMD> clearGlobalNets
[03/23 17:33:35    132s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose -override
[03/23 17:33:35    132s] 2647 new gnd-pin connections were made to global net 'VSS'.
[03/23 17:33:35    132s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose -override
[03/23 17:33:35    132s] 2647 new pwr-pin connections were made to global net 'VDD'.
[03/23 17:33:35    132s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[03/23 17:33:35    132s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[03/23 17:33:35    132s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M2 bottom M2 left M3 right M3} -rectangle 1
[03/23 17:33:35    132s] 
[03/23 17:33:35    132s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.6M)
[03/23 17:33:35    132s] Ring generation is complete.
[03/23 17:33:35    132s] vias are now being generated.
[03/23 17:33:35    132s] addRing created 8 wires.
[03/23 17:33:35    132s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/23 17:33:35    132s] +--------+----------------+----------------+
[03/23 17:33:35    132s] |  Layer |     Created    |     Deleted    |
[03/23 17:33:35    132s] +--------+----------------+----------------+
[03/23 17:33:35    132s] |   M2   |        4       |       NA       |
[03/23 17:33:35    132s] |   V2   |        8       |        0       |
[03/23 17:33:35    132s] |   M3   |        4       |       NA       |
[03/23 17:33:35    132s] +--------+----------------+----------------+
[03/23 17:33:35    132s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M4 bottom M4 left M3 right M3} -rectangle 1
[03/23 17:33:35    132s] 
[03/23 17:33:35    132s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.6M)
[03/23 17:33:35    132s] Ring generation is complete.
[03/23 17:33:35    132s] vias are now being generated.
[03/23 17:33:35    132s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (4.00, 4.00) (146.00, 6.00).
[03/23 17:33:35    132s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (4.00, 142.60) (146.00, 144.60).
[03/23 17:33:35    132s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (1.00, 1.00) (149.00, 3.00).
[03/23 17:33:35    132s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (1.00, 145.60) (149.00, 147.60).
[03/23 17:33:35    132s] addRing created 4 wires.
[03/23 17:33:35    132s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/23 17:33:35    132s] +--------+----------------+----------------+
[03/23 17:33:35    132s] |  Layer |     Created    |     Deleted    |
[03/23 17:33:35    132s] +--------+----------------+----------------+
[03/23 17:33:35    132s] |   V3   |        8       |        0       |
[03/23 17:33:35    132s] |   M4   |        4       |       NA       |
[03/23 17:33:35    132s] +--------+----------------+----------------+
[03/23 17:33:35    132s] <CMD> saveDesign db/PE_top_pad_power_defined.enc
[03/23 17:33:35    132s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:33:35    132s] % Begin save design ... (date=03/23 17:33:35, mem=1524.0M)
[03/23 17:33:35    132s] % Begin Save ccopt configuration ... (date=03/23 17:33:35, mem=1524.0M)
[03/23 17:33:35    132s] % End Save ccopt configuration ... (date=03/23 17:33:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1524.0M, current mem=1524.0M)
[03/23 17:33:35    132s] % Begin Save netlist data ... (date=03/23 17:33:35, mem=1524.0M)
[03/23 17:33:35    132s] Writing Binary DB to db/PE_top_pad_power_defined.enc.dat/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:33:35    132s] % End Save netlist data ... (date=03/23 17:33:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1548.2M, current mem=1527.0M)
[03/23 17:33:35    132s] Saving symbol-table file in separate thread ...
[03/23 17:33:35    132s] Saving congestion map file in separate thread ...
[03/23 17:33:35    132s] % Begin Save AAE data ... (date=03/23 17:33:35, mem=1527.3M)
[03/23 17:33:35    132s] Saving AAE Data ...
[03/23 17:33:35    132s] % End Save AAE data ... (date=03/23 17:33:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1527.3M, current mem=1527.3M)
[03/23 17:33:35    132s] Saving congestion map file db/PE_top_pad_power_defined.enc.dat/PE_top.route.congmap.gz ...
[03/23 17:33:35    132s] Saving preference file db/PE_top_pad_power_defined.enc.dat/gui.pref.tcl ...
[03/23 17:33:35    132s] Saving mode setting ...
[03/23 17:33:35    132s] Saving global file ...
[03/23 17:33:36    132s] Saving Drc markers ...
[03/23 17:33:36    132s] ... No Drc file written since there is no markers found.
[03/23 17:33:36    132s] % Begin Save routing data ... (date=03/23 17:33:36, mem=1527.9M)
[03/23 17:33:36    132s] Saving route file ...
[03/23 17:33:36    132s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1739.1M) ***
[03/23 17:33:36    132s] % End Save routing data ... (date=03/23 17:33:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1528.1M, current mem=1528.1M)
[03/23 17:33:36    132s] Saving special route data file in separate thread ...
[03/23 17:33:36    132s] Saving PG file in separate thread ...
[03/23 17:33:36    132s] Saving placement file in separate thread ...
[03/23 17:33:36    132s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:33:36    132s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:33:36    132s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:33:36    132s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1753.1M) ***
[03/23 17:33:36    132s] Saving PG file db/PE_top_pad_power_defined.enc.dat/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:33:36 2023)
[03/23 17:33:36    132s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1753.1M) ***
[03/23 17:33:36    132s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:33:36    132s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:33:36    132s] Saving property file db/PE_top_pad_power_defined.enc.dat/PE_top.prop
[03/23 17:33:36    132s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1753.1M) ***
[03/23 17:33:36    132s] Saving preRoute extracted patterns in file 'db/PE_top_pad_power_defined.enc.dat/PE_top.techData.gz' ...
[03/23 17:33:37    132s] Saving preRoute extraction data in directory 'db/PE_top_pad_power_defined.enc.dat/extraction/' ...
[03/23 17:33:37    132s] Checksum of RCGrid density data::96
[03/23 17:33:37    132s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:33:37    132s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:33:37    132s] % Begin Save power constraints data ... (date=03/23 17:33:37, mem=1529.0M)
[03/23 17:33:37    132s] % End Save power constraints data ... (date=03/23 17:33:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1529.0M, current mem=1529.0M)
[03/23 17:33:37    132s] Generated self-contained design PE_top_pad_power_defined.enc.dat
[03/23 17:33:37    132s] % End save design ... (date=03/23 17:33:37, total cpu=0:00:00.5, real=0:00:02.0, peak res=1558.1M, current mem=1529.4M)
[03/23 17:33:37    132s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:33:37    132s] <CMD> sroute -allowJogging 0 -connect corePin -nets {VSS VDD} -layerChangeRange {M1 M1} -crossoverViaTopLayer M1
[03/23 17:33:37    132s] % Begin sroute (date=03/23 17:33:37, mem=1529.4M)
[03/23 17:33:37    132s] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[03/23 17:33:37    132s] *** Begin SPECIAL ROUTE on Thu Mar 23 17:33:37 2023 ***
[03/23 17:33:37    132s] SPECIAL ROUTE ran on directory: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top
[03/23 17:33:37    132s] SPECIAL ROUTE ran on machine: eecs2420p06.engin.umich.edu (Linux 4.18.0-425.13.1.el8_7.x86_64 Xeon 4.00Ghz)
[03/23 17:33:37    132s] 
[03/23 17:33:37    132s] Begin option processing ...
[03/23 17:33:37    132s] srouteConnectPowerBump set to false
[03/23 17:33:37    132s] routeSelectNet set to "VSS VDD"
[03/23 17:33:37    132s] routeSpecial set to true
[03/23 17:33:37    132s] srouteBottomLayerLimit set to 1
[03/23 17:33:37    132s] srouteConnectBlockPin set to false
[03/23 17:33:37    132s] srouteConnectConverterPin set to false
[03/23 17:33:37    132s] srouteConnectPadPin set to false
[03/23 17:33:37    132s] srouteConnectStripe set to false
[03/23 17:33:37    132s] srouteCrossoverViaTopLayer set to 1
[03/23 17:33:37    132s] srouteFollowCorePinEnd set to 3
[03/23 17:33:37    132s] srouteFollowPadPin set to false
[03/23 17:33:37    132s] sroutePadPinAllPorts set to true
[03/23 17:33:37    132s] sroutePreserveExistingRoutes set to true
[03/23 17:33:37    132s] srouteRoutePowerBarPortOnBothDir set to true
[03/23 17:33:37    132s] srouteStraightConnections set to "straightWithChanges"
[03/23 17:33:37    132s] srouteTopLayerLimit set to 1
[03/23 17:33:37    132s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3124.00 megs.
[03/23 17:33:37    132s] 
[03/23 17:33:37    132s] Reading DB technology information...
[03/23 17:33:37    132s] Finished reading DB technology information.
[03/23 17:33:37    132s] Reading floorplan and netlist information...
[03/23 17:33:37    132s] Finished reading floorplan and netlist information.
[03/23 17:33:37    132s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[03/23 17:33:37    133s] Read in 16 layers, 8 routing layers, 0 overlap layer
[03/23 17:33:37    133s] Read in 535 macros, 125 used
[03/23 17:33:37    133s] Read in 124 components
[03/23 17:33:37    133s]   124 core components: 124 unplaced, 0 placed, 0 fixed
[03/23 17:33:37    133s] Read in 68 physical pins
[03/23 17:33:37    133s]   68 physical pins: 0 unplaced, 68 placed, 0 fixed
[03/23 17:33:37    133s] Read in 68 nets
[03/23 17:33:37    133s] Read in 2 special nets, 2 routed
[03/23 17:33:37    133s] Read in 316 terminals
[03/23 17:33:37    133s] 2 nets selected.
[03/23 17:33:37    133s] 
[03/23 17:33:37    133s] Begin power routing ...
[03/23 17:33:37    133s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 1.
[03/23 17:33:37    133s] CPU time for VDD FollowPin 0 seconds
[03/23 17:33:37    133s] CPU time for VSS FollowPin 0 seconds
[03/23 17:33:37    133s] **WARN: (IMPSR-486):	Ring/Stripe at (4.000, 4.000) (6.000, 144.600) on layer M3 is out of layer range and is ignored. The ports will route to other nearby rings/stripes. (Same type of warning will be suppressed)
[03/23 17:33:37    133s]   Number of Core ports routed: 0  open: 76
[03/23 17:33:37    133s]   Number of Followpin connections: 38
[03/23 17:33:37    133s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3132.00 megs.
[03/23 17:33:37    133s] 
[03/23 17:33:37    133s] 
[03/23 17:33:37    133s] 
[03/23 17:33:37    133s]  Begin updating DB with routing results ...
[03/23 17:33:37    133s]  Updating DB with 68 io pins ...
[03/23 17:33:37    133s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/23 17:33:37    133s] Pin and blockage extraction finished
[03/23 17:33:37    133s] 
[03/23 17:33:37    133s] sroute created 38 wires.
[03/23 17:33:37    133s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/23 17:33:37    133s] +--------+----------------+----------------+
[03/23 17:33:37    133s] |  Layer |     Created    |     Deleted    |
[03/23 17:33:37    133s] +--------+----------------+----------------+
[03/23 17:33:37    133s] |   M1   |       38       |       NA       |
[03/23 17:33:37    133s] +--------+----------------+----------------+
[03/23 17:33:37    133s] % End sroute (date=03/23 17:33:37, total cpu=0:00:00.2, real=0:00:00.0, peak res=1539.0M, current mem=1539.0M)
[03/23 17:33:37    133s] <CMD> setAddStripeMode -stacked_via_bottom_layer M1 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:33:37    133s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:33:37    133s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M3 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 134
[03/23 17:33:37    133s] % Begin addStripe (date=03/23 17:33:37, mem=1539.0M)
[03/23 17:33:37    133s] 
[03/23 17:33:37    133s] Initialize fgc environment(mem: 1743.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1743.4M)
[03/23 17:33:37    133s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1743.4M)
[03/23 17:33:37    133s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1743.4M)
[03/23 17:33:37    133s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1743.4M)
[03/23 17:33:37    133s] Starting stripe generation ...
[03/23 17:33:37    133s] Non-Default Mode Option Settings :
[03/23 17:33:37    133s]   NONE
[03/23 17:33:37    133s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/23 17:33:37    133s] Type 'man IMPPP-4055' for more detail.
[03/23 17:33:37    133s] Stripe generation is complete.
[03/23 17:33:37    133s] vias are now being generated.
[03/23 17:33:37    133s] addStripe created 12 wires.
[03/23 17:33:37    133s] ViaGen created 504 vias, deleted 0 via to avoid violation.
[03/23 17:33:37    133s] +--------+----------------+----------------+
[03/23 17:33:37    133s] |  Layer |     Created    |     Deleted    |
[03/23 17:33:37    133s] +--------+----------------+----------------+
[03/23 17:33:37    133s] |   V1   |       228      |        0       |
[03/23 17:33:37    133s] |   V2   |       252      |        0       |
[03/23 17:33:37    133s] |   M3   |       12       |       NA       |
[03/23 17:33:37    133s] |   V3   |       24       |        0       |
[03/23 17:33:37    133s] +--------+----------------+----------------+
[03/23 17:33:37    133s] % End addStripe (date=03/23 17:33:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1540.6M, current mem=1540.6M)
[03/23 17:33:37    133s] <CMD> setAddStripeMode -stacked_via_bottom_layer M3 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:33:37    133s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:33:37    133s] <CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M4 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 134
[03/23 17:33:37    133s] % Begin addStripe (date=03/23 17:33:37, mem=1540.6M)
[03/23 17:33:37    133s] 
[03/23 17:33:37    133s] Initialize fgc environment(mem: 1743.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1743.4M)
[03/23 17:33:37    133s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1743.4M)
[03/23 17:33:37    133s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1743.4M)
[03/23 17:33:37    133s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1743.4M)
[03/23 17:33:37    133s] Starting stripe generation ...
[03/23 17:33:37    133s] Non-Default Mode Option Settings :
[03/23 17:33:37    133s]   NONE
[03/23 17:33:37    133s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/23 17:33:37    133s] Type 'man IMPPP-4055' for more detail.
[03/23 17:33:37    133s] Stripe generation is complete.
[03/23 17:33:37    133s] vias are now being generated.
[03/23 17:33:37    133s] addStripe created 12 wires.
[03/23 17:33:37    133s] ViaGen created 96 vias, deleted 0 via to avoid violation.
[03/23 17:33:37    133s] +--------+----------------+----------------+
[03/23 17:33:37    133s] |  Layer |     Created    |     Deleted    |
[03/23 17:33:37    133s] +--------+----------------+----------------+
[03/23 17:33:37    133s] |   V3   |       96       |        0       |
[03/23 17:33:37    133s] |   M4   |       12       |       NA       |
[03/23 17:33:37    133s] +--------+----------------+----------------+
[03/23 17:33:37    133s] % End addStripe (date=03/23 17:33:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1540.6M, current mem=1540.6M)
[03/23 17:33:37    133s] <CMD> saveDesign db/PE_top_power_grid.enc
[03/23 17:33:37    133s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:33:37    133s] % Begin save design ... (date=03/23 17:33:37, mem=1540.6M)
[03/23 17:33:37    133s] % Begin Save ccopt configuration ... (date=03/23 17:33:37, mem=1540.6M)
[03/23 17:33:37    133s] % End Save ccopt configuration ... (date=03/23 17:33:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1540.6M, current mem=1540.6M)
[03/23 17:33:37    133s] % Begin Save netlist data ... (date=03/23 17:33:37, mem=1540.6M)
[03/23 17:33:37    133s] Writing Binary DB to db/PE_top_power_grid.enc.dat/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:33:37    133s] % End Save netlist data ... (date=03/23 17:33:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1540.8M, current mem=1540.8M)
[03/23 17:33:37    133s] Saving symbol-table file in separate thread ...
[03/23 17:33:37    133s] Saving congestion map file in separate thread ...
[03/23 17:33:38    133s] % Begin Save AAE data ... (date=03/23 17:33:37, mem=1540.8M)
[03/23 17:33:38    133s] Saving AAE Data ...
[03/23 17:33:38    133s] Saving congestion map file db/PE_top_power_grid.enc.dat/PE_top.route.congmap.gz ...
[03/23 17:33:38    133s] % End Save AAE data ... (date=03/23 17:33:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1540.8M, current mem=1540.8M)
[03/23 17:33:38    133s] Saving preference file db/PE_top_power_grid.enc.dat/gui.pref.tcl ...
[03/23 17:33:38    133s] Saving mode setting ...
[03/23 17:33:38    133s] Saving global file ...
[03/23 17:33:38    133s] Saving Drc markers ...
[03/23 17:33:38    133s] ... 76 markers are saved ...
[03/23 17:33:38    133s] ... 0 geometry drc markers are saved ...
[03/23 17:33:38    133s] ... 0 antenna drc markers are saved ...
[03/23 17:33:38    133s] % Begin Save routing data ... (date=03/23 17:33:38, mem=1541.1M)
[03/23 17:33:38    133s] Saving route file ...
[03/23 17:33:40    133s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:02.0 mem=1745.0M) ***
[03/23 17:33:40    133s] % End Save routing data ... (date=03/23 17:33:40, total cpu=0:00:00.0, real=0:00:02.0, peak res=1541.1M, current mem=1541.1M)
[03/23 17:33:40    133s] Saving special route data file in separate thread ...
[03/23 17:33:40    133s] Saving PG file in separate thread ...
[03/23 17:33:40    133s] Saving placement file in separate thread ...
[03/23 17:33:40    133s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:33:40    133s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:33:40    133s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:33:40    133s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1760.0M) ***
[03/23 17:33:40    133s] Saving PG file db/PE_top_power_grid.enc.dat/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:33:40 2023)
[03/23 17:33:40    133s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1760.0M) ***
[03/23 17:33:40    133s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:33:40    133s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:33:40    133s] Saving property file db/PE_top_power_grid.enc.dat/PE_top.prop
[03/23 17:33:40    133s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1760.0M) ***
[03/23 17:33:40    133s] Saving preRoute extracted patterns in file 'db/PE_top_power_grid.enc.dat/PE_top.techData.gz' ...
[03/23 17:33:41    133s] Saving preRoute extraction data in directory 'db/PE_top_power_grid.enc.dat/extraction/' ...
[03/23 17:33:41    133s] Checksum of RCGrid density data::96
[03/23 17:33:41    133s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:33:41    133s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:33:41    133s] % Begin Save power constraints data ... (date=03/23 17:33:41, mem=1541.4M)
[03/23 17:33:41    133s] % End Save power constraints data ... (date=03/23 17:33:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1541.4M, current mem=1541.4M)
[03/23 17:33:41    133s] Generated self-contained design PE_top_power_grid.enc.dat
[03/23 17:33:41    133s] % End save design ... (date=03/23 17:33:41, total cpu=0:00:00.5, real=0:00:04.0, peak res=1571.9M, current mem=1541.8M)
[03/23 17:33:41    133s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:33:45    134s] <CMD> zoomBox -51.83200 36.24100 113.50000 155.48800
[03/23 17:33:46    134s] <CMD> zoomBox -27.08000 72.51200 74.45500 145.74500
[03/23 17:33:47    134s] <CMD> zoomBox -9.04300 102.73900 43.96000 140.96800
[03/23 17:33:47    134s] <CMD> zoomBox -4.64600 113.62500 27.90500 137.10300
[03/23 17:33:48    134s] <CMD> zoomBox -2.74800 117.66400 20.77200 134.62800
[03/23 17:33:49    134s] <CMD> zoomBox -10.67200 103.80600 51.69400 148.78800
[03/23 17:33:50    134s] <CMD> zoomBox -26.62000 75.91300 113.93800 177.29200
[03/23 17:33:50    135s] <CMD> zoomBox -52.87000 30.00300 216.39800 224.21500
[03/23 17:33:51    135s] <CMD> zoomBox -161.78600 -72.89400 354.04800 299.15600
[03/23 17:33:52    135s] <CMD> zoomBox -60.53900 -50.95200 256.24800 177.53400
[03/23 17:33:52    135s] <CMD> zoomBox -10.97800 -37.52300 217.90100 127.55800
[03/23 17:33:53    135s] <CMD> zoomBox 38.81400 -24.03300 179.37500 77.34800
[03/23 17:33:54    135s] <CMD> zoomBox 64.60800 -5.32700 150.93100 56.93400
[03/23 17:33:54    135s] <CMD> zoomBox 84.23100 8.90300 129.29300 41.40400
[03/23 17:33:55    135s] <CMD> zoomBox 52.95600 -8.22400 154.51600 65.02700
[03/23 17:33:55    135s] <CMD> zoomBox -17.52900 -46.82600 211.36500 118.26600
[03/23 17:33:55    135s] <CMD> zoomBox -133.54800 -110.36500 304.94000 205.89900
[03/23 17:33:55    135s] <CMD> zoomBox -286.27600 -193.67200 427.73000 321.31200
[03/23 17:33:56    135s] <CMD> zoomBox -157.19600 -79.34300 281.29400 236.92200
[03/23 17:33:57    136s] <CMD> zoomBox -74.72700 2.05900 194.56200 196.28600
[03/23 17:33:58    136s] <CMD> zoomBox -27.43500 51.15100 137.94200 170.43100
[03/23 17:33:59    136s] <CMD> zoomBox -71.42300 -4.50700 197.86700 189.72100
[03/23 17:33:59    136s] <CMD> zoomBox -91.29200 -27.59400 225.51900 200.90900
[03/23 17:34:04    137s] <CMD> zoomBox -45.86300 48.59900 119.51600 167.88000
[03/23 17:34:04    137s] <CMD> zoomBox -26.63700 80.67700 74.92600 153.93000
[03/23 17:34:04    137s] <CMD> zoomBox -14.07800 99.09800 48.29500 144.08500
[03/23 17:34:05    137s] <CMD> zoomBox -4.78800 114.22400 27.77000 137.70700
[03/23 17:34:05    137s] <CMD> zoomBox -2.77400 116.65400 24.90100 136.61500
[03/23 17:34:06    137s] <CMD> zoomBox 0.24600 120.95300 20.24200 135.37500
[03/23 17:34:06    137s] <CMD> zoomBox -9.29100 109.46200 35.77900 141.96900
[03/23 17:34:06    137s] <CMD> zoomBox -30.78200 83.56600 70.79600 156.83000
[03/23 17:34:07    137s] <CMD> zoomBox -94.58300 6.68900 174.74900 200.94700
[03/23 17:34:07    137s] <CMD> zoomBox -223.00700 -148.05700 384.00200 289.75400
[03/23 17:34:08    137s] <CMD> zoomBox -101.09900 -66.72300 271.68200 202.14900
[03/23 17:34:28    140s] <CMD> setDesignMode -process 130
[03/23 17:34:28    140s] ##  Process: 130           (User Set)               
[03/23 17:34:28    140s] ##     Node: (not set)                           
[03/23 17:34:28    140s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/23 17:34:28    140s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[03/23 17:34:28    140s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/23 17:34:28    140s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/23 17:34:28    140s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[03/23 17:34:28    140s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[03/23 17:34:28    140s] <CMD> setOptMode -drcMargin 0.1 -fixDRC true -fixFanoutLoad true -addInst true -addInstancePrefix PLACED -usefulSkew false -restruct false -allEndPoints true -effort high -maxLength 1000 -setupTargetSlack 0.05 -holdTargetSlack 0.05
[03/23 17:34:28    140s] <CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
[03/23 17:34:28    140s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 17:34:28    140s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 17:34:28    140s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[03/23 17:34:28    140s] <CMD> setPlaceMode -timingDriven true -maxDensity 0.8
[03/23 17:34:28    140s] <CMD> timeDesign -prePlace
[03/23 17:34:28    140s] *** timeDesign #1 [begin] : totSession cpu/real = 0:02:24.2/0:19:00.4 (0.1), mem = 1757.0M
[03/23 17:34:28    140s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/23 17:34:28    140s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/23 17:34:28    140s] Multithreaded Timing Analysis is initialized with 6 threads
[03/23 17:34:28    140s] 
[03/23 17:34:28    140s] Set Using Default Delay Limit as 101.
[03/23 17:34:28    140s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/23 17:34:28    140s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/23 17:34:28    140s] Set Default Net Delay as 0 ps.
[03/23 17:34:28    140s] Set Default Net Load as 0 pF. 
[03/23 17:34:28    140s] Set Default Input Pin Transition as 1 ps.
[03/23 17:34:28    140s] Effort level <high> specified for reg2reg path_group
[03/23 17:34:28    140s] All LLGs are deleted
[03/23 17:34:28    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:28    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:28    140s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1975.6M, EPOCH TIME: 1679607268.497233
[03/23 17:34:28    140s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1975.6M, EPOCH TIME: 1679607268.497504
[03/23 17:34:28    140s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1975.6M, EPOCH TIME: 1679607268.498183
[03/23 17:34:28    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:28    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:28    140s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2071.6M, EPOCH TIME: 1679607268.500471
[03/23 17:34:28    140s] Max number of tech site patterns supported in site array is 256.
[03/23 17:34:28    140s] Core basic site is IBM13SITE
[03/23 17:34:28    140s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2071.6M, EPOCH TIME: 1679607268.513434
[03/23 17:34:28    140s] After signature check, allow fast init is false, keep pre-filter is false.
[03/23 17:34:28    140s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/23 17:34:28    140s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.006, MEM:2103.6M, EPOCH TIME: 1679607268.519024
[03/23 17:34:28    140s] Use non-trimmed site array because memory saving is not enough.
[03/23 17:34:28    140s] SiteArray: non-trimmed site array dimensions = 37 x 340
[03/23 17:34:28    140s] SiteArray: use 98,304 bytes
[03/23 17:34:28    140s] SiteArray: current memory after site array memory allocation 2103.7M
[03/23 17:34:28    140s] SiteArray: FP blocked sites are writable
[03/23 17:34:28    140s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2071.7M, EPOCH TIME: 1679607268.522909
[03/23 17:34:28    140s] Process 590 wires and vias for routing blockage analysis
[03/23 17:34:28    140s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.006, REAL:0.005, MEM:2103.7M, EPOCH TIME: 1679607268.527611
[03/23 17:34:28    140s] SiteArray: number of non floorplan blocked sites for llg default is 12580
[03/23 17:34:28    140s] Atter site array init, number of instance map data is 0.
[03/23 17:34:28    140s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.029, REAL:0.028, MEM:2103.7M, EPOCH TIME: 1679607268.528658
[03/23 17:34:28    140s] 
[03/23 17:34:28    140s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:34:28    140s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.034, REAL:0.032, MEM:2007.7M, EPOCH TIME: 1679607268.530240
[03/23 17:34:28    140s] All LLGs are deleted
[03/23 17:34:28    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:28    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:28    140s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2007.7M, EPOCH TIME: 1679607268.531618
[03/23 17:34:28    140s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2007.7M, EPOCH TIME: 1679607268.531854
[03/23 17:34:28    140s] Starting delay calculation for Setup views
[03/23 17:34:28    140s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 17:34:29    141s] AAE DB initialization (MEM=2007.68 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/23 17:34:29    141s] #################################################################################
[03/23 17:34:29    141s] # Design Stage: PreRoute
[03/23 17:34:29    141s] # Design Name: PE_top
[03/23 17:34:29    141s] # Design Mode: 130nm
[03/23 17:34:29    141s] # Analysis Mode: MMMC Non-OCV 
[03/23 17:34:29    141s] # Parasitics Mode: No SPEF/RCDB 
[03/23 17:34:29    141s] # Signoff Settings: SI Off 
[03/23 17:34:29    141s] #################################################################################
[03/23 17:34:29    141s] Topological Sorting (REAL = 0:00:00.0, MEM = 2007.7M, InitMEM = 2007.7M)
[03/23 17:34:29    141s] Calculate delays in Single mode...
[03/23 17:34:29    141s] Start delay calculation (fullDC) (6 T). (MEM=2007.68)
[03/23 17:34:29    141s] siFlow : Timing analysis mode is single, using late cdB files
[03/23 17:34:29    141s] Start AAE Lib Loading. (MEM=2019.2)
[03/23 17:34:29    141s] End AAE Lib Loading. (MEM=2057.35 CPU=0:00:00.0 Real=0:00:00.0)
[03/23 17:34:29    141s] End AAE Lib Interpolated Model. (MEM=2057.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:34:29    141s] Total number of fetched objects 2714
[03/23 17:34:29    141s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:34:29    141s] End delay calculation. (MEM=2457.38 CPU=0:00:00.3 REAL=0:00:00.0)
[03/23 17:34:29    142s] End delay calculation (fullDC). (MEM=2457.38 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 17:34:29    142s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 2457.4M) ***
[03/23 17:34:29    142s] *** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:02:26 mem=2409.4M)
[03/23 17:34:29    142s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.296  |  0.296  |  0.466  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 17:34:29    142s] All LLGs are deleted
[03/23 17:34:29    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:29    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:29    142s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2249.4M, EPOCH TIME: 1679607269.968338
[03/23 17:34:29    142s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2249.4M, EPOCH TIME: 1679607269.968593
[03/23 17:34:29    142s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2249.4M, EPOCH TIME: 1679607269.969091
[03/23 17:34:29    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:29    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:29    142s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2345.4M, EPOCH TIME: 1679607269.974060
[03/23 17:34:29    142s] Max number of tech site patterns supported in site array is 256.
[03/23 17:34:29    142s] Core basic site is IBM13SITE
[03/23 17:34:29    142s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2345.4M, EPOCH TIME: 1679607269.987845
[03/23 17:34:29    142s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:34:29    142s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:34:29    142s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.005, MEM:2369.4M, EPOCH TIME: 1679607269.992694
[03/23 17:34:29    142s] Fast DP-INIT is on for default
[03/23 17:34:29    142s] Atter site array init, number of instance map data is 0.
[03/23 17:34:29    142s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.021, REAL:0.020, MEM:2369.4M, EPOCH TIME: 1679607269.993896
[03/23 17:34:29    142s] 
[03/23 17:34:29    142s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:34:29    142s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.027, REAL:0.027, MEM:2273.4M, EPOCH TIME: 1679607269.995705
[03/23 17:34:29    142s] All LLGs are deleted
[03/23 17:34:29    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:29    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:29    142s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2273.4M, EPOCH TIME: 1679607269.996879
[03/23 17:34:29    142s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2273.4M, EPOCH TIME: 1679607269.997155
[03/23 17:34:29    142s] Density: 210.811%
------------------------------------------------------------------
All LLGs are deleted
[03/23 17:34:30    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:30    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:30    142s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2273.4M, EPOCH TIME: 1679607270.001089
[03/23 17:34:30    142s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2273.4M, EPOCH TIME: 1679607270.001332
[03/23 17:34:30    142s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2273.4M, EPOCH TIME: 1679607270.001846
[03/23 17:34:30    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:30    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:30    142s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2337.4M, EPOCH TIME: 1679607270.003825
[03/23 17:34:30    142s] Max number of tech site patterns supported in site array is 256.
[03/23 17:34:30    142s] Core basic site is IBM13SITE
[03/23 17:34:30    142s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2337.4M, EPOCH TIME: 1679607270.017127
[03/23 17:34:30    142s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:34:30    142s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:34:30    142s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.006, MEM:2369.4M, EPOCH TIME: 1679607270.022810
[03/23 17:34:30    142s] Fast DP-INIT is on for default
[03/23 17:34:30    142s] Atter site array init, number of instance map data is 0.
[03/23 17:34:30    142s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.021, REAL:0.021, MEM:2369.4M, EPOCH TIME: 1679607270.024424
[03/23 17:34:30    142s] 
[03/23 17:34:30    142s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:34:30    142s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.025, MEM:2273.4M, EPOCH TIME: 1679607270.026523
[03/23 17:34:30    142s] All LLGs are deleted
[03/23 17:34:30    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:30    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:30    142s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2273.4M, EPOCH TIME: 1679607270.027504
[03/23 17:34:30    142s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2273.4M, EPOCH TIME: 1679607270.027765
[03/23 17:34:30    142s] Set Using Default Delay Limit as 1000.
[03/23 17:34:30    142s] Resetting back High Fanout Nets as non-ideal
[03/23 17:34:30    142s] Set Default Net Delay as 1000 ps.
[03/23 17:34:30    142s] Set Default Input Pin Transition as 0.1 ps.
[03/23 17:34:30    142s] Set Default Net Load as 0.5 pF. 
[03/23 17:34:30    142s] Reported timing to dir ./timingReports
[03/23 17:34:30    142s] Total CPU time: 2.43 sec
[03/23 17:34:30    142s] Total Real time: 2.0 sec
[03/23 17:34:30    142s] Total Memory Usage: 2193.867188 Mbytes
[03/23 17:34:30    142s] *** timeDesign #1 [finish] : cpu/real = 0:00:02.4/0:00:02.0 (1.2), totSession cpu/real = 0:02:26.6/0:19:02.4 (0.1), mem = 2193.9M
[03/23 17:34:30    142s] 
[03/23 17:34:30    142s] =============================================================================================
[03/23 17:34:30    142s]  Final TAT Report : timeDesign #1                                               21.14-s109_1
[03/23 17:34:30    142s] =============================================================================================
[03/23 17:34:30    142s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:34:30    142s] ---------------------------------------------------------------------------------------------
[03/23 17:34:30    142s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:34:30    142s] [ OptSummaryReport       ]      1   0:00:00.2  (   8.9 % )     0:00:01.6 /  0:00:01.9    1.2
[03/23 17:34:30    142s] [ TimingUpdate           ]      1   0:00:00.6  (  32.9 % )     0:00:01.2 /  0:00:01.6    1.3
[03/23 17:34:30    142s] [ FullDelayCalc          ]      1   0:00:00.6  (  28.5 % )     0:00:00.6 /  0:00:00.8    1.5
[03/23 17:34:30    142s] [ TimingReport           ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.1    1.6
[03/23 17:34:30    142s] [ GenerateReports        ]      1   0:00:00.2  (   8.8 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 17:34:30    142s] [ MISC                   ]          0:00:00.4  (  19.3 % )     0:00:00.4 /  0:00:00.5    1.3
[03/23 17:34:30    142s] ---------------------------------------------------------------------------------------------
[03/23 17:34:30    142s]  timeDesign #1 TOTAL                0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.4    1.2
[03/23 17:34:30    142s] ---------------------------------------------------------------------------------------------
[03/23 17:34:30    142s] 
[03/23 17:34:30    142s] <CMD> place_opt_design -out_dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_placed
[03/23 17:34:30    142s] **INFO: User settings:
[03/23 17:34:30    142s] setDesignMode -process                  130
[03/23 17:34:30    142s] setExtractRCMode -coupling_c_th         0.4
[03/23 17:34:30    142s] setExtractRCMode -relative_c_th         1
[03/23 17:34:30    142s] setExtractRCMode -total_c_th            0
[03/23 17:34:30    142s] setDelayCalMode -enable_high_fanout     true
[03/23 17:34:30    142s] setDelayCalMode -engine                 aae
[03/23 17:34:30    142s] setDelayCalMode -ignoreNetLoad          false
[03/23 17:34:30    142s] setDelayCalMode -socv_accuracy_mode     low
[03/23 17:34:30    142s] setOptMode -addInst                     true
[03/23 17:34:30    142s] setOptMode -addInstancePrefix           PLACED
[03/23 17:34:30    142s] setOptMode -allEndPoints                true
[03/23 17:34:30    142s] setOptMode -drcMargin                   0.1
[03/23 17:34:30    142s] setOptMode -effort                      high
[03/23 17:34:30    142s] setOptMode -fixDrc                      true
[03/23 17:34:30    142s] setOptMode -fixFanoutLoad               true
[03/23 17:34:30    142s] setOptMode -holdTargetSlack             0.05
[03/23 17:34:30    142s] setOptMode -maxLength                   1000
[03/23 17:34:30    142s] setOptMode -restruct                    false
[03/23 17:34:30    142s] setOptMode -setupTargetSlack            0.05
[03/23 17:34:30    142s] setOptMode -usefulSkew                  false
[03/23 17:34:30    142s] setPlaceMode -place_global_max_density  0.8
[03/23 17:34:30    142s] setPlaceMode -timingDriven              true
[03/23 17:34:30    142s] setAnalysisMode -analysisType           single
[03/23 17:34:30    142s] setAnalysisMode -checkType              setup
[03/23 17:34:30    142s] setAnalysisMode -clkSrcPath             false
[03/23 17:34:30    142s] setAnalysisMode -clockPropagation       forcedIdeal
[03/23 17:34:30    142s] 
[03/23 17:34:30    142s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:02:26.6/0:19:02.4 (0.1), mem = 2193.9M
[03/23 17:34:30    142s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:34:30    142s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/23 17:34:30    142s] *** Starting GigaPlace ***
[03/23 17:34:30    142s] #optDebug: fT-E <X 2 3 1 0>
[03/23 17:34:30    142s] OPERPROF: Starting DPlace-Init at level 1, MEM:2193.9M, EPOCH TIME: 1679607270.117257
[03/23 17:34:30    142s] Processing tracks to init pin-track alignment.
[03/23 17:34:30    142s] z: 2, totalTracks: 1
[03/23 17:34:30    142s] z: 4, totalTracks: 1
[03/23 17:34:30    142s] z: 6, totalTracks: 1
[03/23 17:34:30    142s] z: 8, totalTracks: 1
[03/23 17:34:30    142s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:34:30    142s] All LLGs are deleted
[03/23 17:34:30    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:30    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:30    142s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2193.9M, EPOCH TIME: 1679607270.120847
[03/23 17:34:30    142s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2193.8M, EPOCH TIME: 1679607270.121175
[03/23 17:34:30    142s] # Building PE_top llgBox search-tree.
[03/23 17:34:30    142s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2193.8M, EPOCH TIME: 1679607270.121758
[03/23 17:34:30    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:30    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:30    142s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2257.8M, EPOCH TIME: 1679607270.125153
[03/23 17:34:30    142s] Max number of tech site patterns supported in site array is 256.
[03/23 17:34:30    142s] Core basic site is IBM13SITE
[03/23 17:34:30    142s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2257.8M, EPOCH TIME: 1679607270.134322
[03/23 17:34:30    142s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:34:30    142s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/23 17:34:30    142s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.008, MEM:2289.8M, EPOCH TIME: 1679607270.142807
[03/23 17:34:30    142s] SiteArray: non-trimmed site array dimensions = 37 x 340
[03/23 17:34:30    142s] SiteArray: use 98,304 bytes
[03/23 17:34:30    142s] SiteArray: current memory after site array memory allocation 2289.9M
[03/23 17:34:30    142s] SiteArray: FP blocked sites are writable
[03/23 17:34:30    142s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 17:34:30    142s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2257.9M, EPOCH TIME: 1679607270.147191
[03/23 17:34:30    142s] Process 590 wires and vias for routing blockage analysis
[03/23 17:34:30    142s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.009, REAL:0.008, MEM:2289.9M, EPOCH TIME: 1679607270.155629
[03/23 17:34:30    142s] SiteArray: number of non floorplan blocked sites for llg default is 12580
[03/23 17:34:30    142s] Atter site array init, number of instance map data is 0.
[03/23 17:34:30    142s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.032, REAL:0.031, MEM:2289.9M, EPOCH TIME: 1679607270.156550
[03/23 17:34:30    142s] 
[03/23 17:34:30    142s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:34:30    142s] OPERPROF:     Starting CMU at level 3, MEM:2289.9M, EPOCH TIME: 1679607270.158174
[03/23 17:34:30    142s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2289.9M, EPOCH TIME: 1679607270.158821
[03/23 17:34:30    142s] 
[03/23 17:34:30    142s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:34:30    142s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.038, REAL:0.039, MEM:2193.9M, EPOCH TIME: 1679607270.160742
[03/23 17:34:30    142s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2193.9M, EPOCH TIME: 1679607270.160971
[03/23 17:34:30    142s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:2193.9M, EPOCH TIME: 1679607270.164100
[03/23 17:34:30    142s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2193.9MB).
[03/23 17:34:30    142s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.048, REAL:0.048, MEM:2193.9M, EPOCH TIME: 1679607270.165214
[03/23 17:34:30    142s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2193.9M, EPOCH TIME: 1679607270.165311
[03/23 17:34:30    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:30    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:30    142s] All LLGs are deleted
[03/23 17:34:30    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:30    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:30    142s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2193.9M, EPOCH TIME: 1679607270.167982
[03/23 17:34:30    142s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2193.9M, EPOCH TIME: 1679607270.168499
[03/23 17:34:30    142s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.004, MEM:2193.9M, EPOCH TIME: 1679607270.169356
[03/23 17:34:30    142s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:26.7/0:19:02.5 (0.1), mem = 2193.9M
[03/23 17:34:30    142s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:34:30    142s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 716, percentage of missing scan cell = 0.00% (0 / 716)
[03/23 17:34:30    142s] no activity file in design. spp won't run.
[03/23 17:34:30    142s] #Start colorize_geometry on Thu Mar 23 17:34:30 2023
[03/23 17:34:30    142s] #
[03/23 17:34:30    142s] ### Time Record (colorize_geometry) is installed.
[03/23 17:34:30    142s] ### Time Record (Pre Callback) is installed.
[03/23 17:34:30    142s] ### Time Record (Pre Callback) is uninstalled.
[03/23 17:34:30    142s] ### Time Record (DB Import) is installed.
[03/23 17:34:30    142s] ### info: trigger incremental cell import ( 535 new cells ).
[03/23 17:34:30    142s] ### info: trigger incremental reloading library data ( #cell = 535 ).
[03/23 17:34:30    142s] ### import design signature (19): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1155534033 placement=470211274 pin_access=1 inst_pattern=1
[03/23 17:34:30    142s] ### Time Record (DB Import) is uninstalled.
[03/23 17:34:30    142s] ### Time Record (DB Export) is installed.
[03/23 17:34:30    142s] Extracting standard cell pins and blockage ...... 
[03/23 17:34:30    143s] Pin and blockage extraction finished
[03/23 17:34:30    143s] ### export design design signature (20): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1155534033 placement=470211274 pin_access=1 inst_pattern=1
[03/23 17:34:30    143s] ### Time Record (DB Export) is uninstalled.
[03/23 17:34:30    143s] ### Time Record (Post Callback) is installed.
[03/23 17:34:30    143s] ### Time Record (Post Callback) is uninstalled.
[03/23 17:34:30    143s] #
[03/23 17:34:30    143s] #colorize_geometry statistics:
[03/23 17:34:30    143s] #Cpu time = 00:00:00
[03/23 17:34:30    143s] #Elapsed time = 00:00:00
[03/23 17:34:30    143s] #Increased memory = 16.07 (MB)
[03/23 17:34:30    143s] #Total memory = 1774.36 (MB)
[03/23 17:34:30    143s] #Peak memory = 1893.93 (MB)
[03/23 17:34:30    143s] #Number of warnings = 0
[03/23 17:34:30    143s] #Total number of warnings = 2
[03/23 17:34:30    143s] #Number of fails = 0
[03/23 17:34:30    143s] #Total number of fails = 0
[03/23 17:34:30    143s] #Complete colorize_geometry on Thu Mar 23 17:34:30 2023
[03/23 17:34:30    143s] #
[03/23 17:34:30    143s] ### import design signature (21): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 17:34:30    143s] ### Time Record (colorize_geometry) is uninstalled.
[03/23 17:34:30    143s] ### 
[03/23 17:34:30    143s] ###   Scalability Statistics
[03/23 17:34:30    143s] ### 
[03/23 17:34:30    143s] ### ------------------------+----------------+----------------+----------------+
[03/23 17:34:30    143s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/23 17:34:30    143s] ### ------------------------+----------------+----------------+----------------+
[03/23 17:34:30    143s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/23 17:34:30    143s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/23 17:34:30    143s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/23 17:34:30    143s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[03/23 17:34:30    143s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[03/23 17:34:30    143s] ### ------------------------+----------------+----------------+----------------+
[03/23 17:34:30    143s] ### 
[03/23 17:34:30    143s] {MMLU 0 0 2714}
[03/23 17:34:30    143s] ### Creating LA Mngr. totSessionCpu=0:02:27 mem=2160.9M
[03/23 17:34:30    143s] ### Creating LA Mngr, finished. totSessionCpu=0:02:27 mem=2160.9M
[03/23 17:34:30    143s] *** Start deleteBufferTree ***
[03/23 17:34:30    143s] Info: Detect buffers to remove automatically.
[03/23 17:34:30    143s] Analyzing netlist ...
[03/23 17:34:30    143s] Updating netlist
[03/23 17:34:30    143s] 
[03/23 17:34:30    143s] *summary: 105 instances (buffers/inverters) removed
[03/23 17:34:30    143s] *** Finish deleteBufferTree (0:00:00.2) ***
[03/23 17:34:30    143s] 
[03/23 17:34:30    143s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:34:30    143s] 
[03/23 17:34:30    143s] TimeStamp Deleting Cell Server End ...
[03/23 17:34:30    143s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/23 17:34:30    143s] Info: 6 threads available for lower-level modules during optimization.
[03/23 17:34:30    143s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2179.2M, EPOCH TIME: 1679607270.803581
[03/23 17:34:30    143s] Deleted 0 physical inst  (cell - / prefix -).
[03/23 17:34:30    143s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2179.2M, EPOCH TIME: 1679607270.803854
[03/23 17:34:30    143s] INFO: #ExclusiveGroups=0
[03/23 17:34:30    143s] INFO: There are no Exclusive Groups.
[03/23 17:34:30    143s] No user-set net weight.
[03/23 17:34:30    143s] Net fanout histogram:
[03/23 17:34:30    143s] 2		: 1403 (53.5%) nets
[03/23 17:34:30    143s] 3		: 737 (28.1%) nets
[03/23 17:34:30    143s] 4     -	14	: 452 (17.2%) nets
[03/23 17:34:30    143s] 15    -	39	: 28 (1.1%) nets
[03/23 17:34:30    143s] 40    -	79	: 0 (0.0%) nets
[03/23 17:34:30    143s] 80    -	159	: 1 (0.0%) nets
[03/23 17:34:30    143s] 160   -	319	: 0 (0.0%) nets
[03/23 17:34:30    143s] 320   -	639	: 0 (0.0%) nets
[03/23 17:34:30    143s] 640   -	1279	: 1 (0.0%) nets
[03/23 17:34:30    143s] 1280  -	2559	: 0 (0.0%) nets
[03/23 17:34:30    143s] 2560  -	5119	: 0 (0.0%) nets
[03/23 17:34:30    143s] 5120+		: 0 (0.0%) nets
[03/23 17:34:30    143s] no activity file in design. spp won't run.
[03/23 17:34:30    143s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/23 17:34:30    143s] Scan chains were not defined.
[03/23 17:34:30    143s] Processing tracks to init pin-track alignment.
[03/23 17:34:30    143s] z: 2, totalTracks: 1
[03/23 17:34:30    143s] z: 4, totalTracks: 1
[03/23 17:34:30    143s] z: 6, totalTracks: 1
[03/23 17:34:30    143s] z: 8, totalTracks: 1
[03/23 17:34:30    143s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:34:30    143s] All LLGs are deleted
[03/23 17:34:30    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:30    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:30    143s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2179.2M, EPOCH TIME: 1679607270.812816
[03/23 17:34:30    143s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2179.2M, EPOCH TIME: 1679607270.813238
[03/23 17:34:30    143s] #std cell=2555 (0 fixed + 2555 movable) #buf cell=0 #inv cell=209 #block=0 (0 floating + 0 preplaced)
[03/23 17:34:30    143s] #ioInst=0 #net=2622 #term=9384 #term/net=3.58, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=68
[03/23 17:34:30    143s] stdCell: 2555 single + 0 double + 0 multi
[03/23 17:34:30    143s] Total standard cell length = 10.3416 (mm), area = 0.0372 (mm^2)
[03/23 17:34:30    143s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2179.2M, EPOCH TIME: 1679607270.814863
[03/23 17:34:30    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:30    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:30    143s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2275.2M, EPOCH TIME: 1679607270.818688
[03/23 17:34:30    143s] Max number of tech site patterns supported in site array is 256.
[03/23 17:34:30    143s] Core basic site is IBM13SITE
[03/23 17:34:30    143s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2275.2M, EPOCH TIME: 1679607270.831946
[03/23 17:34:30    143s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:34:30    143s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/23 17:34:30    143s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.003, MEM:2275.2M, EPOCH TIME: 1679607270.835089
[03/23 17:34:30    143s] SiteArray: non-trimmed site array dimensions = 37 x 340
[03/23 17:34:30    143s] SiteArray: use 98,304 bytes
[03/23 17:34:30    143s] SiteArray: current memory after site array memory allocation 2275.2M
[03/23 17:34:30    143s] SiteArray: FP blocked sites are writable
[03/23 17:34:30    143s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 17:34:30    143s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2243.2M, EPOCH TIME: 1679607270.839371
[03/23 17:34:30    143s] Process 590 wires and vias for routing blockage analysis
[03/23 17:34:30    143s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.007, REAL:0.005, MEM:2275.2M, EPOCH TIME: 1679607270.844109
[03/23 17:34:30    143s] SiteArray: number of non floorplan blocked sites for llg default is 12580
[03/23 17:34:30    143s] Atter site array init, number of instance map data is 0.
[03/23 17:34:30    143s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:2275.2M, EPOCH TIME: 1679607270.844828
[03/23 17:34:30    143s] 
[03/23 17:34:30    143s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:34:30    143s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.035, REAL:0.031, MEM:2179.2M, EPOCH TIME: 1679607270.846311
[03/23 17:34:30    143s] 
[03/23 17:34:30    143s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:34:30    143s] Average module density = 2.055.
[03/23 17:34:30    143s] Density for the design = 2.055.
[03/23 17:34:30    143s]        = stdcell_area 25854 sites (37230 um^2) / alloc_area 12580 sites (18115 um^2).
[03/23 17:34:30    143s] Pin Density = 0.7459.
[03/23 17:34:30    143s]             = total # of pins 9384 / total area 12580.
[03/23 17:34:30    143s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2179.2M, EPOCH TIME: 1679607270.847599
[03/23 17:34:30    143s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2179.2M, EPOCH TIME: 1679607270.847878
[03/23 17:34:30    143s] OPERPROF: Starting pre-place ADS at level 1, MEM:2179.2M, EPOCH TIME: 1679607270.848001
[03/23 17:34:30    143s] Skip ADS.
[03/23 17:34:30    143s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.001, REAL:0.001, MEM:2179.2M, EPOCH TIME: 1679607270.848640
[03/23 17:34:30    143s] OPERPROF: Starting spMPad at level 1, MEM:2166.2M, EPOCH TIME: 1679607270.850115
[03/23 17:34:30    143s] OPERPROF:   Starting spContextMPad at level 2, MEM:2166.2M, EPOCH TIME: 1679607270.850377
[03/23 17:34:30    143s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2166.2M, EPOCH TIME: 1679607270.850476
[03/23 17:34:30    143s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2166.2M, EPOCH TIME: 1679607270.850575
[03/23 17:34:30    143s] **ERROR: (IMPSP-190):	Design has util 205.5% > 100%, placer cannot proceed. The problem may be caused by density screens (softBlockages and partial blockages) or user-specified cell padding. Please correct this problem first.
All LLGs are deleted
[03/23 17:34:30    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:30    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:34:30    143s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2166.2M, EPOCH TIME: 1679607270.852365
[03/23 17:34:30    143s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2166.2M, EPOCH TIME: 1679607270.852596
[03/23 17:34:30    143s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 0, mem = 2166.2M **
[03/23 17:34:30    143s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:34:30    143s] VSMManager cleared!
[03/23 17:34:30    143s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:02:27.4/0:19:03.2 (0.1), mem = 2166.2M
[03/23 17:34:30    143s] 
[03/23 17:34:30    143s] =============================================================================================
[03/23 17:34:30    143s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.14-s109_1
[03/23 17:34:30    143s] =============================================================================================
[03/23 17:34:30    143s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:34:30    143s] ---------------------------------------------------------------------------------------------
[03/23 17:34:30    143s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:34:30    143s] [ MISC                   ]          0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 17:34:30    143s] ---------------------------------------------------------------------------------------------
[03/23 17:34:30    143s]  GlobalPlace #1 TOTAL               0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 17:34:30    143s] ---------------------------------------------------------------------------------------------
[03/23 17:34:30    143s] 
[03/23 17:34:30    143s] Enable CTE adjustment.
[03/23 17:34:30    143s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1780.4M, totSessionCpu=0:02:27 **
[03/23 17:34:30    143s] **ERROR: Design must be placed before running "optDesign"
[03/23 17:34:30    143s] **ERROR: Design must be placed before running "optDesign"
[03/23 17:34:30    143s] Info: pop threads available for lower-level modules during optimization.
[03/23 17:34:30    143s] #optDebug: fT-D <X 1 0 0 0>
[03/23 17:34:30    143s] VSMManager cleared!
[03/23 17:34:30    143s] **place_opt_design ... cpu = 0:00:01, real = 0:00:00, mem = 2166.2M **
[03/23 17:34:30    143s] *** Finished GigaPlace ***
[03/23 17:34:30    143s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:34:30    143s] *** place_opt_design #1 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:02:27.4/0:19:03.2 (0.1), mem = 2166.2M
[03/23 17:34:30    143s] 
[03/23 17:34:30    143s] =============================================================================================
[03/23 17:34:30    143s]  Final TAT Report : place_opt_design #1                                         21.14-s109_1
[03/23 17:34:30    143s] =============================================================================================
[03/23 17:34:30    143s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:34:30    143s] ---------------------------------------------------------------------------------------------
[03/23 17:34:30    143s] [ GlobalPlace            ]      1   0:00:00.7  (  91.3 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 17:34:30    143s] [ MISC                   ]          0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 17:34:30    143s] ---------------------------------------------------------------------------------------------
[03/23 17:34:30    143s]  place_opt_design #1 TOTAL          0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[03/23 17:34:30    143s] ---------------------------------------------------------------------------------------------
[03/23 17:34:30    143s] 
[03/23 17:34:30    143s] 1
[03/23 17:35:20    148s] <CMD> set defHierChar /
[03/23 17:35:20    148s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 17:35:20    148s] <CMD> set locv_inter_clock_use_worst_derate false
[03/23 17:35:20    148s] <CMD> set init_oa_search_lib {}
[03/23 17:35:20    148s] <CMD> set init_verilog /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.v
[03/23 17:35:20    148s] <CMD> set init_design_netlisttype Verilog
[03/23 17:35:20    148s] <CMD> set init_pwr_net VDD
[03/23 17:35:20    148s] <CMD> set init_top_cell PE_top
[03/23 17:35:20    148s] <CMD> set init_gnd_net VSS
[03/23 17:35:20    148s] <CMD> set init_mmmc_file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/apr_view.tcl
[03/23 17:35:20    148s] <CMD> set init_lef_file {/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13_8lm_2thick_tech.lef  /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13rvt_macros.lef  }
[03/23 17:35:20    148s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 17:35:20    148s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 17:35:20    148s] <CMD> set timing_case_analysis_for_icg_propagation false
[03/23 17:35:20    148s] <CMD> init_design
[03/23 17:35:20    148s] **ERROR: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

[03/23 17:35:30    150s] <CMD> gui_select -rect {-34.76200 183.65700 203.87700 -43.82800}
[03/23 17:35:30    150s] <CMD> deselectAll
[03/23 17:35:33    150s] <CMD> loadIoFile -noAdjustDieSize /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/PE_top.io
[03/23 17:35:33    150s] Reading IO assignment file "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/PE_top.io" ...
[03/23 17:35:33    150s] <CMD> floorPlan -noSnapToGrid -s 186 286 7 7 7 7
[03/23 17:35:33    150s] Start create_tracks
[03/23 17:35:33    150s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/23 17:35:33    150s] <CMD> saveDesign db/PE_top_floor_planned.enc
[03/23 17:35:33    150s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:35:33    150s] % Begin save design ... (date=03/23 17:35:33, mem=1783.3M)
[03/23 17:35:33    150s] % Begin Save ccopt configuration ... (date=03/23 17:35:33, mem=1783.3M)
[03/23 17:35:33    150s] % End Save ccopt configuration ... (date=03/23 17:35:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1783.3M, current mem=1783.3M)
[03/23 17:35:33    150s] % Begin Save netlist data ... (date=03/23 17:35:33, mem=1783.3M)
[03/23 17:35:33    150s] Writing Binary DB to db/PE_top_floor_planned.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:35:33    150s] % End Save netlist data ... (date=03/23 17:35:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1783.5M, current mem=1783.5M)
[03/23 17:35:33    150s] Saving symbol-table file in separate thread ...
[03/23 17:35:33    150s] Saving congestion map file in separate thread ...
[03/23 17:35:33    150s] % Begin Save AAE data ... (date=03/23 17:35:33, mem=1783.5M)
[03/23 17:35:33    150s] Saving AAE Data ...
[03/23 17:35:33    150s] Saving congestion map file db/PE_top_floor_planned.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 17:35:33    150s] % End Save AAE data ... (date=03/23 17:35:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1783.5M, current mem=1783.5M)
[03/23 17:35:34    150s] Saving preference file db/PE_top_floor_planned.enc.dat.tmp/gui.pref.tcl ...
[03/23 17:35:34    150s] **ERROR: (IMPSE-30):	Metric of command '*' has not been computed due to an internal error and the metric file is not saved successfully.
Saving mode setting ...
[03/23 17:35:34    150s] Saving global file ...
[03/23 17:35:34    150s] Saving Drc markers ...
[03/23 17:35:34    150s] ... No Drc file written since there is no markers found.
[03/23 17:35:34    150s] % Begin Save routing data ... (date=03/23 17:35:34, mem=1784.0M)
[03/23 17:35:34    150s] Saving route file ...
[03/23 17:35:34    150s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2161.6M) ***
[03/23 17:35:34    150s] % End Save routing data ... (date=03/23 17:35:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1784.0M, current mem=1784.0M)
[03/23 17:35:34    150s] Saving special route data file in separate thread ...
[03/23 17:35:34    150s] Saving PG file in separate thread ...
[03/23 17:35:34    150s] Saving placement file in separate thread ...
[03/23 17:35:34    150s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:35:34    150s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:35:34    150s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2184.6M) ***
[03/23 17:35:34    150s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:35:34    150s] Saving PG file db/PE_top_floor_planned.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:35:34 2023)
[03/23 17:35:35    150s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2184.6M) ***
[03/23 17:35:35    150s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:35:35    150s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:35:35    150s] Saving property file db/PE_top_floor_planned.enc.dat.tmp/PE_top.prop
[03/23 17:35:35    150s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2184.6M) ***
[03/23 17:35:35    150s] Saving preRoute extracted patterns in file 'db/PE_top_floor_planned.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 17:35:35    151s] Saving preRoute extraction data in directory 'db/PE_top_floor_planned.enc.dat.tmp/extraction/' ...
[03/23 17:35:35    151s] Checksum of RCGrid density data::96
[03/23 17:35:35    151s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:35:35    151s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:35:35    151s] % Begin Save power constraints data ... (date=03/23 17:35:35, mem=1784.8M)
[03/23 17:35:35    151s] % End Save power constraints data ... (date=03/23 17:35:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1784.8M, current mem=1784.8M)
[03/23 17:35:36    151s] Generated self-contained design PE_top_floor_planned.enc.dat.tmp
[03/23 17:35:36    151s] % End save design ... (date=03/23 17:35:36, total cpu=0:00:00.6, real=0:00:03.0, peak res=1785.1M, current mem=1785.1M)
[03/23 17:35:36    151s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:35:36    151s] <CMD> saveDesign db/PE_top_insts_placed.enc
[03/23 17:35:36    151s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:35:36    151s] % Begin save design ... (date=03/23 17:35:36, mem=1785.1M)
[03/23 17:35:36    151s] % Begin Save ccopt configuration ... (date=03/23 17:35:36, mem=1785.1M)
[03/23 17:35:36    151s] % End Save ccopt configuration ... (date=03/23 17:35:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1785.1M, current mem=1785.1M)
[03/23 17:35:36    151s] % Begin Save netlist data ... (date=03/23 17:35:36, mem=1785.1M)
[03/23 17:35:36    151s] Writing Binary DB to db/PE_top_insts_placed.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:35:36    151s] % End Save netlist data ... (date=03/23 17:35:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1786.5M, current mem=1786.5M)
[03/23 17:35:36    151s] Saving symbol-table file in separate thread ...
[03/23 17:35:36    151s] Saving congestion map file in separate thread ...
[03/23 17:35:36    151s] Saving congestion map file db/PE_top_insts_placed.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 17:35:36    151s] % Begin Save AAE data ... (date=03/23 17:35:36, mem=1786.5M)
[03/23 17:35:36    151s] Saving AAE Data ...
[03/23 17:35:36    151s] % End Save AAE data ... (date=03/23 17:35:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1786.5M, current mem=1786.5M)
[03/23 17:35:36    151s] Saving preference file db/PE_top_insts_placed.enc.dat.tmp/gui.pref.tcl ...
[03/23 17:35:36    151s] **ERROR: (IMPSE-30):	Metric of command '*' has not been computed due to an internal error and the metric file is not saved successfully.
Saving mode setting ...
[03/23 17:35:36    151s] Saving global file ...
[03/23 17:35:37    151s] Saving Drc markers ...
[03/23 17:35:37    151s] ... No Drc file written since there is no markers found.
[03/23 17:35:37    151s] % Begin Save routing data ... (date=03/23 17:35:37, mem=1786.5M)
[03/23 17:35:37    151s] Saving route file ...
[03/23 17:35:37    151s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2177.2M) ***
[03/23 17:35:37    151s] % End Save routing data ... (date=03/23 17:35:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1786.5M, current mem=1786.5M)
[03/23 17:35:37    151s] Saving special route data file in separate thread ...
[03/23 17:35:37    151s] Saving PG file in separate thread ...
[03/23 17:35:37    151s] Saving placement file in separate thread ...
[03/23 17:35:37    151s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:35:37    151s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:35:37    151s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:35:37    151s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2191.2M) ***
[03/23 17:35:37    151s] Saving PG file db/PE_top_insts_placed.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:35:37 2023)
[03/23 17:35:37    151s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2191.2M) ***
[03/23 17:35:37    151s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:35:37    151s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:35:38    151s] Saving property file db/PE_top_insts_placed.enc.dat.tmp/PE_top.prop
[03/23 17:35:38    151s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2191.2M) ***
[03/23 17:35:38    151s] Saving preRoute extracted patterns in file 'db/PE_top_insts_placed.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 17:35:38    151s] Saving preRoute extraction data in directory 'db/PE_top_insts_placed.enc.dat.tmp/extraction/' ...
[03/23 17:35:38    151s] Checksum of RCGrid density data::96
[03/23 17:35:38    151s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:35:38    151s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:35:38    151s] % Begin Save power constraints data ... (date=03/23 17:35:38, mem=1786.6M)
[03/23 17:35:38    151s] % End Save power constraints data ... (date=03/23 17:35:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1786.6M, current mem=1786.6M)
[03/23 17:35:38    151s] Generated self-contained design PE_top_insts_placed.enc.dat.tmp
[03/23 17:35:38    152s] % End save design ... (date=03/23 17:35:38, total cpu=0:00:00.6, real=0:00:02.0, peak res=1786.6M, current mem=1786.6M)
[03/23 17:35:38    152s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:35:42    152s] <CMD> zoomBox -180.56200 -100.95600 335.39800 271.18500
[03/23 17:35:42    152s] <CMD> zoomBox -349.55300 -151.50100 490.60300 454.47000
[03/23 17:35:43    152s] <CMD> zoomBox -267.78700 -107.34300 446.34600 407.73200
[03/23 17:35:44    152s] <CMD> zoomBox -151.05100 54.30700 287.51600 370.62800
[03/23 17:35:44    152s] <CMD> zoomBox -85.04000 143.34200 184.29600 337.60300
[03/23 17:35:45    152s] <CMD> zoomBox -50.58900 201.93500 114.81800 321.23600
[03/23 17:35:45    153s] <CMD> zoomBox -91.16100 78.89900 281.62800 347.77700
[03/23 17:35:46    153s] <CMD> zoomBox -158.89500 -113.33400 555.25100 401.75100
[03/23 17:35:55    154s] <CMD> clearGlobalNets
[03/23 17:35:55    154s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose -override
[03/23 17:35:55    154s] 2555 new gnd-pin connections were made to global net 'VSS'.
[03/23 17:35:55    154s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose -override
[03/23 17:35:55    154s] 2555 new pwr-pin connections were made to global net 'VDD'.
[03/23 17:35:55    154s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[03/23 17:35:55    154s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[03/23 17:35:55    154s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M2 bottom M2 left M3 right M3} -rectangle 1
[03/23 17:35:55    154s] 
[03/23 17:35:55    154s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2182.1M)
[03/23 17:35:55    154s] Ring generation is complete.
[03/23 17:35:55    154s] vias are now being generated.
[03/23 17:35:55    154s] addRing created 8 wires.
[03/23 17:35:55    154s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/23 17:35:55    154s] +--------+----------------+----------------+
[03/23 17:35:55    154s] |  Layer |     Created    |     Deleted    |
[03/23 17:35:55    154s] +--------+----------------+----------------+
[03/23 17:35:55    154s] |   M2   |        4       |       NA       |
[03/23 17:35:55    154s] |   V2   |        8       |        0       |
[03/23 17:35:55    154s] |   M3   |        4       |       NA       |
[03/23 17:35:55    154s] +--------+----------------+----------------+
[03/23 17:35:55    154s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M4 bottom M4 left M3 right M3} -rectangle 1
[03/23 17:35:55    154s] 
[03/23 17:35:55    154s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2182.1M)
[03/23 17:35:55    154s] Ring generation is complete.
[03/23 17:35:55    154s] vias are now being generated.
[03/23 17:35:55    154s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (4.00, 4.00) (196.00, 6.00).
[03/23 17:35:55    154s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (4.00, 293.20) (196.00, 295.20).
[03/23 17:35:55    154s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (1.00, 1.00) (199.00, 3.00).
[03/23 17:35:55    154s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (1.00, 296.20) (199.00, 298.20).
[03/23 17:35:55    154s] addRing created 4 wires.
[03/23 17:35:55    154s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/23 17:35:55    154s] +--------+----------------+----------------+
[03/23 17:35:55    154s] |  Layer |     Created    |     Deleted    |
[03/23 17:35:55    154s] +--------+----------------+----------------+
[03/23 17:35:55    154s] |   V3   |        8       |        0       |
[03/23 17:35:55    154s] |   M4   |        4       |       NA       |
[03/23 17:35:55    154s] +--------+----------------+----------------+
[03/23 17:35:55    154s] <CMD> saveDesign db/PE_top_pad_power_defined.enc
[03/23 17:35:55    154s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:35:55    154s] % Begin save design ... (date=03/23 17:35:55, mem=1787.0M)
[03/23 17:35:55    154s] % Begin Save ccopt configuration ... (date=03/23 17:35:55, mem=1787.0M)
[03/23 17:35:55    154s] % End Save ccopt configuration ... (date=03/23 17:35:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1787.0M, current mem=1787.0M)
[03/23 17:35:55    154s] % Begin Save netlist data ... (date=03/23 17:35:55, mem=1787.0M)
[03/23 17:35:55    154s] Writing Binary DB to db/PE_top_pad_power_defined.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:35:55    154s] % End Save netlist data ... (date=03/23 17:35:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1787.1M, current mem=1787.1M)
[03/23 17:35:55    154s] Saving symbol-table file in separate thread ...
[03/23 17:35:55    154s] Saving congestion map file in separate thread ...
[03/23 17:35:55    154s] % Begin Save AAE data ... (date=03/23 17:35:55, mem=1787.2M)
[03/23 17:35:55    154s] Saving AAE Data ...
[03/23 17:35:55    154s] Saving congestion map file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 17:35:55    154s] % End Save AAE data ... (date=03/23 17:35:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1787.2M, current mem=1787.1M)
[03/23 17:35:55    154s] Saving preference file db/PE_top_pad_power_defined.enc.dat.tmp/gui.pref.tcl ...
[03/23 17:35:55    154s] **ERROR: (IMPSE-30):	Metric of command '*' has not been computed due to an internal error and the metric file is not saved successfully.
Saving mode setting ...
[03/23 17:35:55    154s] Saving global file ...
[03/23 17:35:56    154s] Saving Drc markers ...
[03/23 17:35:56    154s] ... No Drc file written since there is no markers found.
[03/23 17:35:56    154s] % Begin Save routing data ... (date=03/23 17:35:56, mem=1787.2M)
[03/23 17:35:56    154s] Saving route file ...
[03/23 17:35:56    154s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2175.6M) ***
[03/23 17:35:56    154s] % End Save routing data ... (date=03/23 17:35:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1787.2M, current mem=1787.2M)
[03/23 17:35:56    154s] Saving special route data file in separate thread ...
[03/23 17:35:56    154s] Saving PG file in separate thread ...
[03/23 17:35:56    154s] Saving placement file in separate thread ...
[03/23 17:35:56    154s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:35:56    154s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:35:56    154s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:35:56    154s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2189.6M) ***
[03/23 17:35:56    154s] Saving PG file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:35:56 2023)
[03/23 17:35:56    154s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2189.6M) ***
[03/23 17:35:56    154s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:35:56    154s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:35:56    154s] Saving property file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.prop
[03/23 17:35:56    154s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2189.6M) ***
[03/23 17:35:56    154s] Saving preRoute extracted patterns in file 'db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 17:35:57    154s] Saving preRoute extraction data in directory 'db/PE_top_pad_power_defined.enc.dat.tmp/extraction/' ...
[03/23 17:35:57    154s] Checksum of RCGrid density data::96
[03/23 17:35:57    154s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:35:57    154s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:35:57    154s] % Begin Save power constraints data ... (date=03/23 17:35:57, mem=1787.3M)
[03/23 17:35:57    154s] % End Save power constraints data ... (date=03/23 17:35:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1787.3M, current mem=1787.3M)
[03/23 17:35:57    154s] Generated self-contained design PE_top_pad_power_defined.enc.dat.tmp
[03/23 17:35:57    154s] % End save design ... (date=03/23 17:35:57, total cpu=0:00:00.6, real=0:00:02.0, peak res=1787.3M, current mem=1787.3M)
[03/23 17:35:57    154s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:35:57    154s] <CMD> sroute -allowJogging 0 -connect corePin -nets {VSS VDD} -layerChangeRange {M1 M1} -crossoverViaTopLayer M1
[03/23 17:35:57    154s] % Begin sroute (date=03/23 17:35:57, mem=1787.3M)
[03/23 17:35:57    154s] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[03/23 17:35:57    154s] *** Begin SPECIAL ROUTE on Thu Mar 23 17:35:57 2023 ***
[03/23 17:35:57    154s] SPECIAL ROUTE ran on directory: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top
[03/23 17:35:57    154s] SPECIAL ROUTE ran on machine: eecs2420p06.engin.umich.edu (Linux 4.18.0-425.13.1.el8_7.x86_64 Xeon 3.30Ghz)
[03/23 17:35:57    154s] 
[03/23 17:35:57    154s] Begin option processing ...
[03/23 17:35:57    154s] srouteConnectPowerBump set to false
[03/23 17:35:57    154s] routeSelectNet set to "VSS VDD"
[03/23 17:35:57    154s] routeSpecial set to true
[03/23 17:35:57    154s] srouteBottomLayerLimit set to 1
[03/23 17:35:57    154s] srouteConnectBlockPin set to false
[03/23 17:35:57    154s] srouteConnectConverterPin set to false
[03/23 17:35:57    154s] srouteConnectPadPin set to false
[03/23 17:35:57    154s] srouteConnectStripe set to false
[03/23 17:35:57    154s] srouteCrossoverViaTopLayer set to 1
[03/23 17:35:57    154s] srouteFollowCorePinEnd set to 3
[03/23 17:35:57    154s] srouteFollowPadPin set to false
[03/23 17:35:57    154s] sroutePadPinAllPorts set to true
[03/23 17:35:57    154s] sroutePreserveExistingRoutes set to true
[03/23 17:35:57    154s] srouteRoutePowerBarPortOnBothDir set to true
[03/23 17:35:57    154s] srouteStraightConnections set to "straightWithChanges"
[03/23 17:35:57    154s] srouteTopLayerLimit set to 1
[03/23 17:35:57    154s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3562.00 megs.
[03/23 17:35:57    154s] 
[03/23 17:35:57    154s] Reading DB technology information...
[03/23 17:35:57    154s] Finished reading DB technology information.
[03/23 17:35:57    154s] Reading floorplan and netlist information...
[03/23 17:35:57    154s] Finished reading floorplan and netlist information.
[03/23 17:35:57    154s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[03/23 17:35:57    154s] Read in 16 layers, 8 routing layers, 0 overlap layer
[03/23 17:35:57    154s] Read in 535 macros, 113 used
[03/23 17:35:57    154s] Read in 112 components
[03/23 17:35:57    154s]   112 core components: 112 unplaced, 0 placed, 0 fixed
[03/23 17:35:57    154s] Read in 68 physical pins
[03/23 17:35:57    154s]   68 physical pins: 0 unplaced, 68 placed, 0 fixed
[03/23 17:35:57    154s] Read in 68 nets
[03/23 17:35:57    154s] Read in 2 special nets, 2 routed
[03/23 17:35:57    154s] Read in 292 terminals
[03/23 17:35:57    154s] 2 nets selected.
[03/23 17:35:57    154s] 
[03/23 17:35:57    154s] Begin power routing ...
[03/23 17:35:57    154s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 1.
[03/23 17:35:57    154s] CPU time for VDD FollowPin 0 seconds
[03/23 17:35:57    154s] CPU time for VSS FollowPin 0 seconds
[03/23 17:35:57    154s] **WARN: (IMPSR-486):	Ring/Stripe at (4.000, 4.000) (6.000, 295.200) on layer M3 is out of layer range and is ignored. The ports will route to other nearby rings/stripes. (Same type of warning will be suppressed)
[03/23 17:35:57    154s]   Number of Core ports routed: 0  open: 160
[03/23 17:35:57    154s]   Number of Followpin connections: 80
[03/23 17:35:57    154s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3565.00 megs.
[03/23 17:35:57    154s] 
[03/23 17:35:57    154s] 
[03/23 17:35:57    154s] 
[03/23 17:35:57    154s]  Begin updating DB with routing results ...
[03/23 17:35:57    154s]  Updating DB with 68 io pins ...
[03/23 17:35:57    154s]  Updating DB with 0 via definition ...
[03/23 17:35:57    154s] sroute created 80 wires.
[03/23 17:35:57    154s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/23 17:35:57    154s] +--------+----------------+----------------+
[03/23 17:35:57    154s] |  Layer |     Created    |     Deleted    |
[03/23 17:35:57    154s] +--------+----------------+----------------+
[03/23 17:35:57    154s] |   M1   |       80       |       NA       |
[03/23 17:35:57    154s] +--------+----------------+----------------+
[03/23 17:35:57    155s] % End sroute (date=03/23 17:35:57, total cpu=0:00:00.2, real=0:00:00.0, peak res=1793.1M, current mem=1793.1M)
[03/23 17:35:57    155s] <CMD> setAddStripeMode -stacked_via_bottom_layer M1 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:35:57    155s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:35:57    155s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M3 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 134
[03/23 17:35:57    155s] % Begin addStripe (date=03/23 17:35:57, mem=1793.1M)
[03/23 17:35:57    155s] 
[03/23 17:35:57    155s] Initialize fgc environment(mem: 2172.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2172.9M)
[03/23 17:35:57    155s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2172.9M)
[03/23 17:35:57    155s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2172.9M)
[03/23 17:35:57    155s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2172.9M)
[03/23 17:35:57    155s] Starting stripe generation ...
[03/23 17:35:57    155s] Non-Default Mode Option Settings :
[03/23 17:35:57    155s]   NONE
[03/23 17:35:57    155s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/23 17:35:57    155s] Type 'man IMPPP-4055' for more detail.
[03/23 17:35:57    155s] Stripe generation is complete.
[03/23 17:35:57    155s] vias are now being generated.
[03/23 17:35:57    155s] addStripe created 12 wires.
[03/23 17:35:57    155s] ViaGen created 1008 vias, deleted 0 via to avoid violation.
[03/23 17:35:57    155s] +--------+----------------+----------------+
[03/23 17:35:57    155s] |  Layer |     Created    |     Deleted    |
[03/23 17:35:57    155s] +--------+----------------+----------------+
[03/23 17:35:57    155s] |   V1   |       480      |        0       |
[03/23 17:35:57    155s] |   V2   |       504      |        0       |
[03/23 17:35:57    155s] |   M3   |       12       |       NA       |
[03/23 17:35:57    155s] |   V3   |       24       |        0       |
[03/23 17:35:57    155s] +--------+----------------+----------------+
[03/23 17:35:57    155s] % End addStripe (date=03/23 17:35:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=1793.7M, current mem=1793.7M)
[03/23 17:35:57    155s] <CMD> setAddStripeMode -stacked_via_bottom_layer M3 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:35:57    155s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:35:57    155s] <CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M4 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 134
[03/23 17:35:57    155s] % Begin addStripe (date=03/23 17:35:57, mem=1793.7M)
[03/23 17:35:57    155s] 
[03/23 17:35:57    155s] Initialize fgc environment(mem: 2172.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2172.9M)
[03/23 17:35:57    155s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2172.9M)
[03/23 17:35:57    155s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2172.9M)
[03/23 17:35:57    155s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2172.9M)
[03/23 17:35:57    155s] Starting stripe generation ...
[03/23 17:35:57    155s] Non-Default Mode Option Settings :
[03/23 17:35:57    155s]   NONE
[03/23 17:35:57    155s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/23 17:35:57    155s] Type 'man IMPPP-4055' for more detail.
[03/23 17:35:57    155s] Stripe generation is complete.
[03/23 17:35:57    155s] vias are now being generated.
[03/23 17:35:57    155s] addStripe created 12 wires.
[03/23 17:35:57    155s] ViaGen created 96 vias, deleted 0 via to avoid violation.
[03/23 17:35:57    155s] +--------+----------------+----------------+
[03/23 17:35:57    155s] |  Layer |     Created    |     Deleted    |
[03/23 17:35:57    155s] +--------+----------------+----------------+
[03/23 17:35:57    155s] |   V3   |       96       |        0       |
[03/23 17:35:57    155s] |   M4   |       12       |       NA       |
[03/23 17:35:57    155s] +--------+----------------+----------------+
[03/23 17:35:57    155s] % End addStripe (date=03/23 17:35:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.7M, current mem=1793.7M)
[03/23 17:35:57    155s] <CMD> saveDesign db/PE_top_power_grid.enc
[03/23 17:35:57    155s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:35:58    155s] % Begin save design ... (date=03/23 17:35:57, mem=1793.7M)
[03/23 17:35:58    155s] % Begin Save ccopt configuration ... (date=03/23 17:35:58, mem=1793.7M)
[03/23 17:35:58    155s] % End Save ccopt configuration ... (date=03/23 17:35:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.7M, current mem=1793.7M)
[03/23 17:35:58    155s] % Begin Save netlist data ... (date=03/23 17:35:58, mem=1793.7M)
[03/23 17:35:58    155s] Writing Binary DB to db/PE_top_power_grid.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:35:58    155s] % End Save netlist data ... (date=03/23 17:35:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.9M, current mem=1793.9M)
[03/23 17:35:58    155s] Saving symbol-table file in separate thread ...
[03/23 17:35:58    155s] Saving congestion map file in separate thread ...
[03/23 17:35:58    155s] % Begin Save AAE data ... (date=03/23 17:35:58, mem=1793.9M)
[03/23 17:35:58    155s] Saving AAE Data ...
[03/23 17:35:58    155s] Saving congestion map file db/PE_top_power_grid.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 17:35:58    155s] % End Save AAE data ... (date=03/23 17:35:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.9M, current mem=1793.9M)
[03/23 17:35:58    155s] Saving preference file db/PE_top_power_grid.enc.dat.tmp/gui.pref.tcl ...
[03/23 17:35:58    155s] **ERROR: (IMPSE-30):	Metric of command '*' has not been computed due to an internal error and the metric file is not saved successfully.
Saving mode setting ...
[03/23 17:35:58    155s] Saving global file ...
[03/23 17:35:58    155s] Saving Drc markers ...
[03/23 17:35:59    155s] ... 160 markers are saved ...
[03/23 17:35:59    155s] ... 0 geometry drc markers are saved ...
[03/23 17:35:59    155s] ... 0 antenna drc markers are saved ...
[03/23 17:35:59    155s] % Begin Save routing data ... (date=03/23 17:35:59, mem=1794.2M)
[03/23 17:35:59    155s] Saving route file ...
[03/23 17:35:59    155s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2173.5M) ***
[03/23 17:35:59    155s] % End Save routing data ... (date=03/23 17:35:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1794.2M, current mem=1794.2M)
[03/23 17:35:59    155s] Saving special route data file in separate thread ...
[03/23 17:35:59    155s] Saving PG file in separate thread ...
[03/23 17:35:59    155s] Saving placement file in separate thread ...
[03/23 17:35:59    155s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:35:59    155s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:35:59    155s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:35:59    155s] Saving PG file db/PE_top_power_grid.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:35:59 2023)
[03/23 17:35:59    155s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2188.5M) ***
[03/23 17:35:59    155s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2188.5M) ***
[03/23 17:35:59    155s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:35:59    155s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:35:59    155s] Saving property file db/PE_top_power_grid.enc.dat.tmp/PE_top.prop
[03/23 17:35:59    155s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2188.5M) ***
[03/23 17:35:59    155s] Saving preRoute extracted patterns in file 'db/PE_top_power_grid.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 17:36:00    155s] Saving preRoute extraction data in directory 'db/PE_top_power_grid.enc.dat.tmp/extraction/' ...
[03/23 17:36:00    155s] Checksum of RCGrid density data::96
[03/23 17:36:00    155s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:36:00    155s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:36:00    155s] % Begin Save power constraints data ... (date=03/23 17:36:00, mem=1794.2M)
[03/23 17:36:00    155s] % End Save power constraints data ... (date=03/23 17:36:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1794.2M, current mem=1794.2M)
[03/23 17:36:00    155s] Generated self-contained design PE_top_power_grid.enc.dat.tmp
[03/23 17:36:00    155s] % End save design ... (date=03/23 17:36:00, total cpu=0:00:00.6, real=0:00:02.0, peak res=1825.0M, current mem=1794.5M)
[03/23 17:36:00    155s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:36:04    156s] <CMD> zoomBox -79.47900 36.38500 359.09600 352.71200
[03/23 17:36:06    156s] <CMD> zoomBox -52.45600 53.34700 264.41600 281.89400
[03/23 17:36:06    156s] <CMD> zoomBox -121.91200 -46.03800 485.11700 391.78800
[03/23 17:36:06    156s] <CMD> zoomBox -147.80800 -73.53600 566.34500 441.55400
[03/23 17:36:07    156s] <CMD> zoomBox -96.00200 -29.21900 419.97500 342.93400
[03/23 17:36:08    157s] <CMD> zoomBox 5.43000 19.85100 322.30500 248.40000
[03/23 17:36:09    157s] <CMD> zoomBox -74.59000 -2.67000 363.99100 313.66100
[03/23 17:36:09    157s] <CMD> zoomBox -125.47700 -16.99100 390.50100 355.16300
[03/23 17:36:12    157s] <CMD> zoomBox -185.34500 -33.84000 421.68900 403.98900
[03/23 17:37:48    167s] <CMD> clearGlobalNets
[03/23 17:37:48    167s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose -override
[03/23 17:37:48    167s] 2555 new gnd-pin connections were made to global net 'VSS'.
[03/23 17:37:48    167s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose -override
[03/23 17:37:48    167s] 2555 new pwr-pin connections were made to global net 'VDD'.
[03/23 17:37:48    167s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[03/23 17:37:48    167s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[03/23 17:37:48    167s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M2 bottom M2 left M3 right M3} -rectangle 1
[03/23 17:37:48    167s] 
[03/23 17:37:48    167s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2184.4M)
[03/23 17:37:48    167s] Ring generation is complete.
[03/23 17:37:48    167s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M4 bottom M4 left M3 right M3} -rectangle 1
[03/23 17:37:48    167s] 
[03/23 17:37:48    167s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2184.4M)
[03/23 17:37:48    167s] Ring generation is complete.
[03/23 17:37:48    167s] <CMD> saveDesign db/PE_top_pad_power_defined.enc
[03/23 17:37:48    167s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:37:48    167s] % Begin save design ... (date=03/23 17:37:48, mem=1794.6M)
[03/23 17:37:48    167s] % Begin Save ccopt configuration ... (date=03/23 17:37:48, mem=1794.6M)
[03/23 17:37:48    167s] % End Save ccopt configuration ... (date=03/23 17:37:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1794.6M, current mem=1794.6M)
[03/23 17:37:48    167s] % Begin Save netlist data ... (date=03/23 17:37:48, mem=1794.6M)
[03/23 17:37:48    167s] Writing Binary DB to db/PE_top_pad_power_defined.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:37:49    167s] % End Save netlist data ... (date=03/23 17:37:49, total cpu=0:00:00.0, real=0:00:01.0, peak res=1794.6M, current mem=1794.6M)
[03/23 17:37:49    167s] Saving symbol-table file in separate thread ...
[03/23 17:37:49    167s] Saving congestion map file in separate thread ...
[03/23 17:37:49    167s] % Begin Save AAE data ... (date=03/23 17:37:49, mem=1794.6M)
[03/23 17:37:49    167s] Saving AAE Data ...
[03/23 17:37:49    167s] Saving congestion map file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 17:37:49    167s] % End Save AAE data ... (date=03/23 17:37:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1794.6M, current mem=1794.6M)
[03/23 17:37:49    167s] Saving preference file db/PE_top_pad_power_defined.enc.dat.tmp/gui.pref.tcl ...
[03/23 17:37:49    167s] **ERROR: (IMPSE-30):	Metric of command '*' has not been computed due to an internal error and the metric file is not saved successfully.
Saving mode setting ...
[03/23 17:37:49    167s] Saving global file ...
[03/23 17:37:49    167s] Saving Drc markers ...
[03/23 17:37:50    167s] ... 160 markers are saved ...
[03/23 17:37:50    167s] ... 0 geometry drc markers are saved ...
[03/23 17:37:50    167s] ... 0 antenna drc markers are saved ...
[03/23 17:37:50    167s] % Begin Save routing data ... (date=03/23 17:37:50, mem=1794.6M)
[03/23 17:37:50    167s] Saving route file ...
[03/23 17:37:50    167s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2176.0M) ***
[03/23 17:37:50    167s] % End Save routing data ... (date=03/23 17:37:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1794.6M, current mem=1794.6M)
[03/23 17:37:50    167s] Saving special route data file in separate thread ...
[03/23 17:37:50    167s] Saving PG file in separate thread ...
[03/23 17:37:50    167s] Saving placement file in separate thread ...
[03/23 17:37:50    167s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:37:50    167s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:37:50    167s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:37:50    167s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2190.0M) ***
[03/23 17:37:50    167s] Saving PG file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:37:50 2023)
[03/23 17:37:50    167s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2190.0M) ***
[03/23 17:37:50    167s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:37:50    167s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:37:50    167s] Saving property file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.prop
[03/23 17:37:50    167s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2190.0M) ***
[03/23 17:37:50    167s] Saving preRoute extracted patterns in file 'db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 17:37:51    167s] Saving preRoute extraction data in directory 'db/PE_top_pad_power_defined.enc.dat.tmp/extraction/' ...
[03/23 17:37:51    167s] Checksum of RCGrid density data::96
[03/23 17:37:51    167s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:37:51    167s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:37:51    168s] % Begin Save power constraints data ... (date=03/23 17:37:51, mem=1794.7M)
[03/23 17:37:51    168s] % End Save power constraints data ... (date=03/23 17:37:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1794.7M, current mem=1794.7M)
[03/23 17:37:51    168s] Generated self-contained design PE_top_pad_power_defined.enc.dat.tmp
[03/23 17:37:51    168s] % End save design ... (date=03/23 17:37:51, total cpu=0:00:00.6, real=0:00:03.0, peak res=1794.7M, current mem=1794.7M)
[03/23 17:37:51    168s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:37:51    168s] <CMD> sroute -allowJogging 0 -connect corePin -nets {VSS VDD} -layerChangeRange {M1 M1} -crossoverViaTopLayer M1
[03/23 17:37:51    168s] % Begin sroute (date=03/23 17:37:51, mem=1794.7M)
[03/23 17:37:51    168s] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[03/23 17:37:51    168s] *** Begin SPECIAL ROUTE on Thu Mar 23 17:37:51 2023 ***
[03/23 17:37:51    168s] SPECIAL ROUTE ran on directory: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top
[03/23 17:37:51    168s] SPECIAL ROUTE ran on machine: eecs2420p06.engin.umich.edu (Linux 4.18.0-425.13.1.el8_7.x86_64 Xeon 3.30Ghz)
[03/23 17:37:51    168s] 
[03/23 17:37:51    168s] Begin option processing ...
[03/23 17:37:51    168s] srouteConnectPowerBump set to false
[03/23 17:37:51    168s] routeSelectNet set to "VSS VDD"
[03/23 17:37:51    168s] routeSpecial set to true
[03/23 17:37:51    168s] srouteBottomLayerLimit set to 1
[03/23 17:37:51    168s] srouteConnectBlockPin set to false
[03/23 17:37:51    168s] srouteConnectConverterPin set to false
[03/23 17:37:51    168s] srouteConnectPadPin set to false
[03/23 17:37:51    168s] srouteConnectStripe set to false
[03/23 17:37:51    168s] srouteCrossoverViaTopLayer set to 1
[03/23 17:37:51    168s] srouteFollowCorePinEnd set to 3
[03/23 17:37:51    168s] srouteFollowPadPin set to false
[03/23 17:37:51    168s] sroutePadPinAllPorts set to true
[03/23 17:37:51    168s] sroutePreserveExistingRoutes set to true
[03/23 17:37:51    168s] srouteRoutePowerBarPortOnBothDir set to true
[03/23 17:37:51    168s] srouteStraightConnections set to "straightWithChanges"
[03/23 17:37:51    168s] srouteTopLayerLimit set to 1
[03/23 17:37:51    168s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3565.00 megs.
[03/23 17:37:51    168s] 
[03/23 17:37:51    168s] Reading DB technology information...
[03/23 17:37:51    168s] Finished reading DB technology information.
[03/23 17:37:51    168s] Reading floorplan and netlist information...
[03/23 17:37:51    168s] Finished reading floorplan and netlist information.
[03/23 17:37:51    168s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[03/23 17:37:51    168s] Read in 16 layers, 8 routing layers, 0 overlap layer
[03/23 17:37:51    168s] Read in 535 macros, 113 used
[03/23 17:37:51    168s] Read in 112 components
[03/23 17:37:51    168s]   112 core components: 112 unplaced, 0 placed, 0 fixed
[03/23 17:37:51    168s] Read in 68 physical pins
[03/23 17:37:51    168s]   68 physical pins: 0 unplaced, 68 placed, 0 fixed
[03/23 17:37:51    168s] Read in 68 nets
[03/23 17:37:51    168s] Read in 2 special nets, 2 routed
[03/23 17:37:51    168s] Read in 292 terminals
[03/23 17:37:51    168s] 2 nets selected.
[03/23 17:37:51    168s] 
[03/23 17:37:51    168s] Begin power routing ...
[03/23 17:37:51    168s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 1.
[03/23 17:37:51    168s] CPU time for VDD FollowPin 0 seconds
[03/23 17:37:51    168s] CPU time for VSS FollowPin 0 seconds
[03/23 17:37:51    168s] **WARN: (IMPSR-486):	Ring/Stripe at (4.000, 4.000) (6.000, 295.200) on layer M3 is out of layer range and is ignored. The ports will route to other nearby rings/stripes. (Same type of warning will be suppressed)
[03/23 17:37:51    168s]   Number of Core ports routed: 0  open: 160
[03/23 17:37:51    168s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3567.00 megs.
[03/23 17:37:51    168s] 
[03/23 17:37:51    168s] 
[03/23 17:37:51    168s] 
[03/23 17:37:51    168s]  Begin updating DB with routing results ...
[03/23 17:37:51    168s]  Updating DB with 68 io pins ...
[03/23 17:37:51    168s]  Updating DB with 0 via definition ...
[03/23 17:37:51    168s] sroute created 0 wire.
[03/23 17:37:51    168s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/23 17:37:51    168s] % End sroute (date=03/23 17:37:51, total cpu=0:00:00.2, real=0:00:00.0, peak res=1794.7M, current mem=1792.3M)
[03/23 17:37:51    168s] <CMD> setAddStripeMode -stacked_via_bottom_layer M1 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:37:51    168s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:37:51    168s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M3 -width 2 -spacing 2 -set_to_set_distance 20
[03/23 17:37:51    168s] % Begin addStripe (date=03/23 17:37:51, mem=1792.3M)
[03/23 17:37:51    168s] 
[03/23 17:37:51    168s] Initialize fgc environment(mem: 2176.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] Starting stripe generation ...
[03/23 17:37:51    168s] Non-Default Mode Option Settings :
[03/23 17:37:51    168s]   NONE
[03/23 17:37:51    168s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/23 17:37:51    168s] Type 'man IMPPP-4055' for more detail.
[03/23 17:37:51    168s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 28.000000 4.000000 28.000000 293.200012 with width 2.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[03/23 17:37:51    168s] Type 'man IMPPP-354' for more detail.
[03/23 17:37:51    168s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 48.000000 4.000000 48.000000 293.200012 with width 2.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[03/23 17:37:51    168s] Type 'man IMPPP-354' for more detail.
[03/23 17:37:51    168s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 68.000000 4.000000 68.000000 293.200012 with width 2.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[03/23 17:37:51    168s] Type 'man IMPPP-354' for more detail.
[03/23 17:37:51    168s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 88.000000 4.000000 88.000000 293.200012 with width 2.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[03/23 17:37:51    168s] Type 'man IMPPP-354' for more detail.
[03/23 17:37:51    168s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 108.000000 4.000000 108.000000 293.200012 with width 2.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[03/23 17:37:51    168s] Type 'man IMPPP-354' for more detail.
[03/23 17:37:51    168s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 128.000000 4.000000 128.000000 293.200012 with width 2.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[03/23 17:37:51    168s] Type 'man IMPPP-354' for more detail.
[03/23 17:37:51    168s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] Stripe generation is complete.
[03/23 17:37:51    168s] vias are now being generated.
[03/23 17:37:51    168s] addStripe created 14 wires.
[03/23 17:37:51    168s] ViaGen created 1260 vias, deleted 0 via to avoid violation.
[03/23 17:37:51    168s] +--------+----------------+----------------+
[03/23 17:37:51    168s] |  Layer |     Created    |     Deleted    |
[03/23 17:37:51    168s] +--------+----------------+----------------+
[03/23 17:37:51    168s] |   V1   |       560      |        0       |
[03/23 17:37:51    168s] |   V2   |       588      |        0       |
[03/23 17:37:51    168s] |   M3   |       14       |       NA       |
[03/23 17:37:51    168s] |   V3   |       112      |        0       |
[03/23 17:37:51    168s] +--------+----------------+----------------+
[03/23 17:37:51    168s] % End addStripe (date=03/23 17:37:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1792.6M, current mem=1792.6M)
[03/23 17:37:51    168s] <CMD> setAddStripeMode -stacked_via_bottom_layer M3 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:37:51    168s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:37:51    168s] <CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M4 -width 2 -spacing 2 -set_to_set_distance 20
[03/23 17:37:51    168s] % Begin addStripe (date=03/23 17:37:51, mem=1792.6M)
[03/23 17:37:51    168s] 
[03/23 17:37:51    168s] Initialize fgc environment(mem: 2176.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] Starting stripe generation ...
[03/23 17:37:51    168s] Non-Default Mode Option Settings :
[03/23 17:37:51    168s]   NONE
[03/23 17:37:51    168s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/23 17:37:51    168s] Type 'man IMPPP-4055' for more detail.
[03/23 17:37:51    168s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.000000 28.000000 194.000000 28.000000 with width 2.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[03/23 17:37:51    168s] Type 'man IMPPP-354' for more detail.
[03/23 17:37:51    168s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.000000 48.000000 194.000000 48.000000 with width 2.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[03/23 17:37:51    168s] Type 'man IMPPP-354' for more detail.
[03/23 17:37:51    168s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.000000 68.000000 194.000000 68.000000 with width 2.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[03/23 17:37:51    168s] Type 'man IMPPP-354' for more detail.
[03/23 17:37:51    168s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.000000 88.000000 194.000000 88.000000 with width 2.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[03/23 17:37:51    168s] Type 'man IMPPP-354' for more detail.
[03/23 17:37:51    168s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.000000 108.000000 194.000000 108.000000 with width 2.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[03/23 17:37:51    168s] Type 'man IMPPP-354' for more detail.
[03/23 17:37:51    168s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.000000 128.000000 194.000000 128.000000 with width 2.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[03/23 17:37:51    168s] Type 'man IMPPP-354' for more detail.
[03/23 17:37:51    168s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.3M)
[03/23 17:37:51    168s] Stripe generation is complete.
[03/23 17:37:51    168s] vias are now being generated.
[03/23 17:37:52    168s] addStripe created 24 wires.
[03/23 17:37:52    168s] ViaGen created 378 vias, deleted 0 via to avoid violation.
[03/23 17:37:52    168s] +--------+----------------+----------------+
[03/23 17:37:52    168s] |  Layer |     Created    |     Deleted    |
[03/23 17:37:52    168s] +--------+----------------+----------------+
[03/23 17:37:52    168s] |   V3   |       378      |        0       |
[03/23 17:37:52    168s] |   M4   |       24       |       NA       |
[03/23 17:37:52    168s] +--------+----------------+----------------+
[03/23 17:37:52    168s] % End addStripe (date=03/23 17:37:52, total cpu=0:00:00.1, real=0:00:01.0, peak res=1792.6M, current mem=1792.6M)
[03/23 17:37:52    168s] <CMD> saveDesign db/PE_top_power_grid.enc
[03/23 17:37:52    168s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:37:52    168s] % Begin save design ... (date=03/23 17:37:52, mem=1792.6M)
[03/23 17:37:52    168s] % Begin Save ccopt configuration ... (date=03/23 17:37:52, mem=1792.6M)
[03/23 17:37:52    168s] % End Save ccopt configuration ... (date=03/23 17:37:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1792.6M, current mem=1792.6M)
[03/23 17:37:52    168s] % Begin Save netlist data ... (date=03/23 17:37:52, mem=1792.6M)
[03/23 17:37:52    168s] Writing Binary DB to db/PE_top_power_grid.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:37:52    168s] % End Save netlist data ... (date=03/23 17:37:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=1792.8M, current mem=1792.8M)
[03/23 17:37:52    168s] Saving symbol-table file in separate thread ...
[03/23 17:37:52    168s] Saving congestion map file in separate thread ...
[03/23 17:37:52    168s] Saving congestion map file db/PE_top_power_grid.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 17:37:52    168s] % Begin Save AAE data ... (date=03/23 17:37:52, mem=1792.8M)
[03/23 17:37:52    168s] Saving AAE Data ...
[03/23 17:37:52    168s] % End Save AAE data ... (date=03/23 17:37:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1792.8M, current mem=1792.8M)
[03/23 17:37:52    168s] Saving preference file db/PE_top_power_grid.enc.dat.tmp/gui.pref.tcl ...
[03/23 17:37:52    168s] **ERROR: (IMPSE-30):	Metric of command '*' has not been computed due to an internal error and the metric file is not saved successfully.
Saving mode setting ...
[03/23 17:37:52    168s] Saving global file ...
[03/23 17:37:52    168s] Saving Drc markers ...
[03/23 17:37:53    168s] ... 160 markers are saved ...
[03/23 17:37:53    168s] ... 0 geometry drc markers are saved ...
[03/23 17:37:53    168s] ... 0 antenna drc markers are saved ...
[03/23 17:37:53    168s] % Begin Save routing data ... (date=03/23 17:37:53, mem=1793.0M)
[03/23 17:37:53    168s] Saving route file ...
[03/23 17:37:53    168s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2176.8M) ***
[03/23 17:37:53    168s] % End Save routing data ... (date=03/23 17:37:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.0M, current mem=1793.0M)
[03/23 17:37:53    168s] Saving special route data file in separate thread ...
[03/23 17:37:53    168s] Saving PG file in separate thread ...
[03/23 17:37:53    168s] Saving placement file in separate thread ...
[03/23 17:37:53    168s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:37:53    168s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:37:53    168s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:37:53    168s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2206.8M) ***
[03/23 17:37:53    168s] Saving PG file db/PE_top_power_grid.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:37:53 2023)
[03/23 17:37:53    168s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2206.8M) ***
[03/23 17:37:53    168s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:37:53    168s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:37:53    168s] Saving property file db/PE_top_power_grid.enc.dat.tmp/PE_top.prop
[03/23 17:37:53    168s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2198.8M) ***
[03/23 17:37:53    168s] Saving preRoute extracted patterns in file 'db/PE_top_power_grid.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 17:37:54    169s] Saving preRoute extraction data in directory 'db/PE_top_power_grid.enc.dat.tmp/extraction/' ...
[03/23 17:37:54    169s] Checksum of RCGrid density data::96
[03/23 17:37:54    169s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:37:54    169s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:37:54    169s] % Begin Save power constraints data ... (date=03/23 17:37:54, mem=1793.1M)
[03/23 17:37:54    169s] % End Save power constraints data ... (date=03/23 17:37:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.1M, current mem=1793.1M)
[03/23 17:37:54    169s] Generated self-contained design PE_top_power_grid.enc.dat.tmp
[03/23 17:37:54    169s] % End save design ... (date=03/23 17:37:54, total cpu=0:00:00.6, real=0:00:02.0, peak res=1793.4M, current mem=1793.4M)
[03/23 17:37:54    169s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:37:58    169s] <CMD> zoomBox -106.40500 92.68600 266.39000 361.56800
[03/23 17:37:58    169s] <CMD> zoomBox -36.63600 205.92800 128.77700 325.23400
[03/23 17:37:58    169s] <CMD> zoomBox -12.00800 250.75200 74.33900 313.03100
[03/23 17:37:59    169s] <CMD> zoomBox -6.30100 266.45600 46.72800 304.70400
[03/23 17:38:03    170s] <CMD> zoomBox -7.39900 261.87300 54.98800 306.87000
[03/23 17:38:03    170s] <CMD> zoomBox -8.69100 256.48100 64.70600 309.41900
[03/23 17:38:04    170s] <CMD> zoomBox -12.43400 250.67800 73.91500 312.95800
[03/23 17:38:05    170s] <CMD> zoomBox -16.83700 243.85000 84.75000 317.12100
[03/23 17:38:05    170s] <CMD> zoomBox -22.01800 235.81800 97.49700 322.01900
[03/23 17:38:06    170s] <CMD> zoomBox -35.28400 215.25200 130.13500 334.56200
[03/23 17:38:06    170s] <CMD> zoomBox -43.72000 202.17300 150.89100 342.53800
[03/23 17:38:07    171s] <CMD> zoomBox -65.26100 168.74200 204.09700 363.01900
[03/23 17:38:07    171s] <CMD> zoomBox -78.96000 147.48300 237.93200 376.04400
[03/23 17:38:08    171s] <CMD> zoomBox -159.84700 100.33100 278.75800 416.67900
[03/23 17:38:09    171s] <CMD> zoomBox -211.28500 70.34600 304.72100 442.52000
[03/23 17:38:10    171s] <CMD> zoomBox -104.66400 179.87900 164.69500 374.15700
[03/23 17:38:10    171s] <CMD> zoomBox -59.32400 224.97400 106.09600 344.28500
[03/23 17:38:11    171s] <CMD> zoomBox -31.68000 250.35600 69.90800 323.62700
[03/23 17:38:11    171s] <CMD> zoomBox -14.70400 265.94300 47.68400 310.94100
[03/23 17:38:11    171s] <CMD> zoomBox -6.78300 276.19700 31.53300 303.83300
[03/23 17:38:13    172s] <CMD> zoomBox -15.62400 261.19500 57.78000 314.13800
[03/23 17:38:13    172s] <CMD> zoomBox -27.24700 241.47400 92.28200 327.68500
[03/23 17:38:14    172s] <CMD> zoomBox -54.82700 194.67500 174.15600 359.83100
[03/23 17:38:14    172s] <CMD> zoomBox -91.76000 137.93400 281.10200 406.86400
[03/23 17:38:15    172s] <CMD> zoomBox -184.51100 20.98800 529.77900 536.17700
[03/23 17:38:15    172s] <CMD> zoomBox -260.33500 -65.40300 728.30200 647.66100
[03/23 17:38:16    172s] <CMD> zoomBox -161.62800 -60.29700 445.52100 377.61500
[03/23 17:38:16    172s] <CMD> zoomBox -84.84800 -43.61500 232.08800 184.97800
[03/23 17:38:16    172s] <CMD> zoomBox -41.42800 -25.84200 124.01600 93.48600
[03/23 17:38:17    172s] <CMD> zoomBox -18.76300 -7.59100 67.60100 54.70000
[03/23 17:38:17    172s] <CMD> zoomBox -9.81600 1.59300 43.22300 39.84800
[03/23 17:38:18    172s] <CMD> zoomBox -12.25600 0.01600 50.14300 45.02200
[03/23 17:38:18    173s] <CMD> zoomBox -27.05900 -8.21800 92.48000 78.00100
[03/23 17:38:19    173s] <CMD> zoomBox -18.46600 -3.43800 67.90100 58.85500
[03/23 17:38:30    174s] <CMD> zoomBox -49.39600 -17.05500 145.25400 123.33800
[03/23 17:38:30    174s] <CMD> zoomBox -111.85000 -37.81100 326.84600 278.60300
[03/23 17:38:31    174s] <CMD> zoomBox -182.39000 -61.25200 531.95300 453.97500
[03/23 17:38:32    174s] <CMD> zoomBox -101.17200 108.48200 271.72100 377.43500
[03/23 17:38:32    174s] <CMD> zoomBox -49.10400 195.49700 145.54900 335.89200
[03/23 17:38:32    174s] <CMD> zoomBox -17.47300 248.35900 68.89800 310.65500
[03/23 17:38:33    174s] <CMD> zoomBox -9.46900 263.86900 43.57400 302.12700
[03/23 17:39:55    182s] <CMD> clearGlobalNets
[03/23 17:39:55    182s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose -override
[03/23 17:39:55    182s] 2555 new gnd-pin connections were made to global net 'VSS'.
[03/23 17:39:55    182s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose -override
[03/23 17:39:55    182s] 2555 new pwr-pin connections were made to global net 'VDD'.
[03/23 17:39:55    182s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[03/23 17:39:55    182s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[03/23 17:39:55    182s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M2 bottom M2 left M3 right M3} -rectangle 1
[03/23 17:39:55    182s] 
[03/23 17:39:55    182s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2186.2M)
[03/23 17:39:55    182s] Ring generation is complete.
[03/23 17:39:55    182s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M4 bottom M4 left M3 right M3} -rectangle 1
[03/23 17:39:55    182s] 
[03/23 17:39:55    182s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2186.2M)
[03/23 17:39:55    182s] Ring generation is complete.
[03/23 17:39:55    182s] <CMD> saveDesign db/PE_top_pad_power_defined.enc
[03/23 17:39:55    182s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:39:55    182s] % Begin save design ... (date=03/23 17:39:55, mem=1793.6M)
[03/23 17:39:55    182s] % Begin Save ccopt configuration ... (date=03/23 17:39:55, mem=1793.6M)
[03/23 17:39:55    182s] % End Save ccopt configuration ... (date=03/23 17:39:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.6M, current mem=1793.6M)
[03/23 17:39:55    183s] % Begin Save netlist data ... (date=03/23 17:39:55, mem=1793.6M)
[03/23 17:39:55    183s] Writing Binary DB to db/PE_top_pad_power_defined.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:39:55    183s] % End Save netlist data ... (date=03/23 17:39:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.7M, current mem=1793.7M)
[03/23 17:39:55    183s] Saving symbol-table file in separate thread ...
[03/23 17:39:55    183s] Saving congestion map file in separate thread ...
[03/23 17:39:55    183s] % Begin Save AAE data ... (date=03/23 17:39:55, mem=1793.7M)
[03/23 17:39:55    183s] Saving AAE Data ...
[03/23 17:39:55    183s] Saving congestion map file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 17:39:55    183s] % End Save AAE data ... (date=03/23 17:39:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.7M, current mem=1793.7M)
[03/23 17:39:55    183s] Saving preference file db/PE_top_pad_power_defined.enc.dat.tmp/gui.pref.tcl ...
[03/23 17:39:55    183s] **ERROR: (IMPSE-30):	Metric of command '*' has not been computed due to an internal error and the metric file is not saved successfully.
Saving mode setting ...
[03/23 17:39:55    183s] Saving global file ...
[03/23 17:39:56    183s] Saving Drc markers ...
[03/23 17:39:56    183s] ... 160 markers are saved ...
[03/23 17:39:56    183s] ... 0 geometry drc markers are saved ...
[03/23 17:39:56    183s] ... 0 antenna drc markers are saved ...
[03/23 17:39:56    183s] % Begin Save routing data ... (date=03/23 17:39:56, mem=1793.7M)
[03/23 17:39:56    183s] Saving route file ...
[03/23 17:39:56    183s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2174.7M) ***
[03/23 17:39:56    183s] % End Save routing data ... (date=03/23 17:39:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.7M, current mem=1793.7M)
[03/23 17:39:56    183s] Saving special route data file in separate thread ...
[03/23 17:39:56    183s] Saving PG file in separate thread ...
[03/23 17:39:56    183s] Saving placement file in separate thread ...
[03/23 17:39:56    183s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:39:56    183s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:39:56    183s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2204.7M) ***
[03/23 17:39:56    183s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:39:56    183s] Saving PG file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:39:56 2023)
[03/23 17:39:56    183s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2204.7M) ***
[03/23 17:39:56    183s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:39:56    183s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:39:57    183s] Saving property file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.prop
[03/23 17:39:57    183s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2196.7M) ***
[03/23 17:39:57    183s] Saving preRoute extracted patterns in file 'db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 17:39:57    183s] Saving preRoute extraction data in directory 'db/PE_top_pad_power_defined.enc.dat.tmp/extraction/' ...
[03/23 17:39:57    183s] Checksum of RCGrid density data::96
[03/23 17:39:57    183s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:39:57    183s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:39:57    183s] % Begin Save power constraints data ... (date=03/23 17:39:57, mem=1793.8M)
[03/23 17:39:57    183s] % End Save power constraints data ... (date=03/23 17:39:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.8M, current mem=1793.8M)
[03/23 17:39:57    183s] Generated self-contained design PE_top_pad_power_defined.enc.dat.tmp
[03/23 17:39:57    183s] % End save design ... (date=03/23 17:39:57, total cpu=0:00:00.6, real=0:00:02.0, peak res=1793.8M, current mem=1793.8M)
[03/23 17:39:57    183s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:39:57    183s] <CMD> sroute -allowJogging 0 -connect corePin -nets {VSS VDD} -layerChangeRange {M1 M1} -crossoverViaTopLayer M1
[03/23 17:39:57    183s] % Begin sroute (date=03/23 17:39:57, mem=1793.8M)
[03/23 17:39:57    183s] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[03/23 17:39:57    183s] *** Begin SPECIAL ROUTE on Thu Mar 23 17:39:57 2023 ***
[03/23 17:39:57    183s] SPECIAL ROUTE ran on directory: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top
[03/23 17:39:57    183s] SPECIAL ROUTE ran on machine: eecs2420p06.engin.umich.edu (Linux 4.18.0-425.13.1.el8_7.x86_64 Xeon 3.30Ghz)
[03/23 17:39:57    183s] 
[03/23 17:39:57    183s] Begin option processing ...
[03/23 17:39:57    183s] srouteConnectPowerBump set to false
[03/23 17:39:57    183s] routeSelectNet set to "VSS VDD"
[03/23 17:39:57    183s] routeSpecial set to true
[03/23 17:39:57    183s] srouteBottomLayerLimit set to 1
[03/23 17:39:57    183s] srouteConnectBlockPin set to false
[03/23 17:39:57    183s] srouteConnectConverterPin set to false
[03/23 17:39:57    183s] srouteConnectPadPin set to false
[03/23 17:39:57    183s] srouteConnectStripe set to false
[03/23 17:39:57    183s] srouteCrossoverViaTopLayer set to 1
[03/23 17:39:57    183s] srouteFollowCorePinEnd set to 3
[03/23 17:39:57    183s] srouteFollowPadPin set to false
[03/23 17:39:57    183s] sroutePadPinAllPorts set to true
[03/23 17:39:57    183s] sroutePreserveExistingRoutes set to true
[03/23 17:39:57    183s] srouteRoutePowerBarPortOnBothDir set to true
[03/23 17:39:57    183s] srouteStraightConnections set to "straightWithChanges"
[03/23 17:39:57    183s] srouteTopLayerLimit set to 1
[03/23 17:39:57    183s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3567.00 megs.
[03/23 17:39:57    183s] 
[03/23 17:39:57    183s] Reading DB technology information...
[03/23 17:39:57    183s] Finished reading DB technology information.
[03/23 17:39:57    183s] Reading floorplan and netlist information...
[03/23 17:39:57    183s] Finished reading floorplan and netlist information.
[03/23 17:39:57    183s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[03/23 17:39:57    183s] Read in 16 layers, 8 routing layers, 0 overlap layer
[03/23 17:39:57    183s] Read in 535 macros, 113 used
[03/23 17:39:57    183s] Read in 112 components
[03/23 17:39:57    183s]   112 core components: 112 unplaced, 0 placed, 0 fixed
[03/23 17:39:57    183s] Read in 68 physical pins
[03/23 17:39:57    183s]   68 physical pins: 0 unplaced, 68 placed, 0 fixed
[03/23 17:39:57    183s] Read in 68 nets
[03/23 17:39:57    183s] Read in 2 special nets, 2 routed
[03/23 17:39:57    183s] Read in 292 terminals
[03/23 17:39:57    183s] 2 nets selected.
[03/23 17:39:57    183s] 
[03/23 17:39:57    183s] Begin power routing ...
[03/23 17:39:57    183s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 1.
[03/23 17:39:57    183s] CPU time for VDD FollowPin 0 seconds
[03/23 17:39:57    183s] CPU time for VSS FollowPin 0 seconds
[03/23 17:39:57    183s] **WARN: (IMPSR-486):	Ring/Stripe at (194.000, 4.000) (196.000, 295.200) on layer M3 is out of layer range and is ignored. The ports will route to other nearby rings/stripes. (Same type of warning will be suppressed)
[03/23 17:39:57    183s]   Number of Core ports routed: 0  open: 80
[03/23 17:39:57    183s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3567.00 megs.
[03/23 17:39:58    183s] 
[03/23 17:39:58    183s] 
[03/23 17:39:58    183s] 
[03/23 17:39:58    183s]  Begin updating DB with routing results ...
[03/23 17:39:58    183s]  Updating DB with 68 io pins ...
[03/23 17:39:58    183s]  Updating DB with 0 via definition ...
[03/23 17:39:58    183s] sroute created 0 wire.
[03/23 17:39:58    183s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/23 17:39:58    183s] % End sroute (date=03/23 17:39:58, total cpu=0:00:00.2, real=0:00:01.0, peak res=1793.8M, current mem=1792.6M)
[03/23 17:39:58    183s] <CMD> setAddStripeMode -stacked_via_bottom_layer M1 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:39:58    183s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:39:58    183s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M3 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop (200-22)
[03/23 17:39:58    183s] % Begin addStripe (date=03/23 17:39:58, mem=1792.6M)
[03/23 17:39:58    183s] 
[03/23 17:39:58    183s] Initialize fgc environment(mem: 2176.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.0M)
[03/23 17:39:58    183s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.0M)
[03/23 17:39:58    183s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.0M)
[03/23 17:39:58    183s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2176.0M)
[03/23 17:39:58    183s] Starting stripe generation ...
[03/23 17:39:58    183s] Non-Default Mode Option Settings :
[03/23 17:39:58    183s]   NONE
[03/23 17:39:58    183s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/23 17:39:58    183s] Type 'man IMPPP-4055' for more detail.
[03/23 17:39:58    183s] **WARN: (IMPPP-4034):	Value for start_x/start_y is greater than value for stop_x/stop_y. addStripe will exchange their values.
[03/23 17:39:58    183s] Stripe generation is complete.
[03/23 17:39:58    183s] vias are now being generated.
[03/23 17:39:58    183s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M3 & M2 at (4.00, 1.00) (6.00, 3.00).
[03/23 17:39:58    183s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M3 & M4 at (4.00, 1.00) (6.00, 3.00).
[03/23 17:39:58    183s] addStripe created 2 wires.
[03/23 17:39:58    183s] ViaGen created 99 vias, deleted 99 vias to avoid violation.
[03/23 17:39:58    183s] +--------+----------------+----------------+
[03/23 17:39:58    183s] |  Layer |     Created    |     Deleted    |
[03/23 17:39:58    183s] +--------+----------------+----------------+
[03/23 17:39:58    183s] |   V1   |       40       |       40       |
[03/23 17:39:58    183s] |   V2   |       42       |       42       |
[03/23 17:39:58    183s] |   M3   |        2       |       NA       |
[03/23 17:39:58    183s] |   V3   |       17       |       17       |
[03/23 17:39:58    183s] +--------+----------------+----------------+
[03/23 17:39:58    183s] % End addStripe (date=03/23 17:39:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1792.9M, current mem=1792.9M)
[03/23 17:39:58    183s] <CMD> setAddStripeMode -stacked_via_bottom_layer M3 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:39:58    183s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:39:58    183s] <CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M4 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop (300 - 22)
[03/23 17:39:58    183s] % Begin addStripe (date=03/23 17:39:58, mem=1792.9M)
[03/23 17:39:58    183s] 
[03/23 17:39:58    183s] Usage: addStripe [-help] [-all_blocks <0|1>] [-area <x1 y1 x2 y2 ...>] [-area_blockage < {x1 y1 x2 y2}... {x1 y1 x2 y2 x3 y3 x4 y4 ...} ...>] [-between_bumps <0|1>] [-block_ring_bottom_layer_limit <layer>] [-block_ring_top_layer_limit <layer>]
[03/23 17:39:58    183s]                  [-create_pins <0|1>] [-direction {horizontal vertical}] [-extend_to {design_boundary first_padring last_padring all_domains}] [-insts <instance_name>] -layer <layer> [-master <master_cell>] [-max_same_layer_jog_length <real_value>]
[03/23 17:39:58    183s]                  [-merge_stripes_value <auto|value>] [-narrow_channel <0|1>] -nets <list_of_nets> [-number_of_sets <integer_value>] [-over_bumps <0|1>] [-over_physical_pins <0|1>] [-over_pins <0|1>] [-over_power_domain <0|1>]
[03/23 17:39:58    183s]                  [-padcore_ring_bottom_layer_limit <layer>] [-padcore_ring_top_layer_limit <layer>] [-pin_layer <layer>] [-pin_offset <real_value>] [-pin_width <min_value max_value>] [-power_domains <domain_name>] [-report_cut_stripe <log name>]
[03/23 17:39:58    183s]                  [-same_layer_target_only <0|1>] [-set_to_set_distance <real_value>] [-spacing <name_or_value>] [-stapling <stripe_length>|auto {<ref_offeset ref_pitch:pitch_num> | <ref_layer1>} [ref_layer2]>] [-start <real_value>]
[03/23 17:39:58    183s]                  [-start_from {left right bottom top}] [-start_offset <real_value>] [-stop <real_value>] [-stop_offset <real_value>] [-switch_layer_over_obs <0|1>] [-uda <subclass_string>] [-use_interleaving_wire_group <0|1>]
[03/23 17:39:58    183s]                  [-use_wire_group {-1 0 1}] [-use_wire_group_bits <integer_value>] [-via_columns <integer>] [-via_rows <integer>] -width <name_or_value> [-snap_wire_center_to_grid {None Grid Mask1_Grid Mask2_Grid Half_Grid Either} [-allow_snapping_override_custom_spacing <0|1>]]
[03/23 17:39:58    183s] 
[03/23 17:39:58    183s] **ERROR: (IMPTCM-48):	"-" is not a legal option for command "addStripe". Either the current option or an option prior to it is not specified correctly.
% End addStripe (date=03/23 17:39:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1792.9M, current mem=1792.9M)
[03/23 17:39:58    183s]   
[03/23 17:40:08    185s] <CMD> zoomBox -15.47900 246.12800 70.89400 308.42500
[03/23 17:40:09    185s] <CMD> zoomBox -27.14700 221.98200 113.50000 323.42500
[03/23 17:40:09    185s] <CMD> zoomBox -38.76000 197.97200 155.90800 338.37800
[03/23 17:40:09    185s] <CMD> zoomBox -65.89500 145.16500 251.09100 373.79400
[03/23 17:40:10    185s] <CMD> zoomBox -100.12000 101.44900 338.61600 417.89200
[03/23 17:42:03    196s] invalid command name "200-22"
[03/23 17:43:08    203s] <CMD> clearGlobalNets
[03/23 17:43:08    203s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose -override
[03/23 17:43:08    203s] 2555 new gnd-pin connections were made to global net 'VSS'.
[03/23 17:43:08    203s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose -override
[03/23 17:43:08    203s] 2555 new pwr-pin connections were made to global net 'VDD'.
[03/23 17:43:08    203s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[03/23 17:43:08    203s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[03/23 17:43:08    203s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M2 bottom M2 left M3 right M3} -rectangle 1
[03/23 17:43:08    203s] 
[03/23 17:43:08    203s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2184.9M)
[03/23 17:43:08    203s] Ring generation is complete.
[03/23 17:43:08    203s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M4 bottom M4 left M3 right M3} -rectangle 1
[03/23 17:43:08    203s] 
[03/23 17:43:08    203s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2184.9M)
[03/23 17:43:08    203s] Ring generation is complete.
[03/23 17:43:08    203s] <CMD> saveDesign db/PE_top_pad_power_defined.enc
[03/23 17:43:08    203s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:43:08    203s] % Begin save design ... (date=03/23 17:43:08, mem=1793.0M)
[03/23 17:43:08    203s] % Begin Save ccopt configuration ... (date=03/23 17:43:08, mem=1793.0M)
[03/23 17:43:08    203s] % End Save ccopt configuration ... (date=03/23 17:43:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.0M, current mem=1793.0M)
[03/23 17:43:08    203s] % Begin Save netlist data ... (date=03/23 17:43:08, mem=1793.0M)
[03/23 17:43:08    203s] Writing Binary DB to db/PE_top_pad_power_defined.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:43:08    203s] % End Save netlist data ... (date=03/23 17:43:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.2M, current mem=1793.2M)
[03/23 17:43:08    203s] Saving symbol-table file in separate thread ...
[03/23 17:43:08    203s] Saving congestion map file in separate thread ...
[03/23 17:43:08    203s] % Begin Save AAE data ... (date=03/23 17:43:08, mem=1793.2M)
[03/23 17:43:08    203s] Saving AAE Data ...
[03/23 17:43:08    203s] Saving congestion map file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 17:43:08    203s] % End Save AAE data ... (date=03/23 17:43:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.2M, current mem=1793.2M)
[03/23 17:43:08    203s] Saving preference file db/PE_top_pad_power_defined.enc.dat.tmp/gui.pref.tcl ...
[03/23 17:43:08    203s] **ERROR: (IMPSE-30):	Metric of command '*' has not been computed due to an internal error and the metric file is not saved successfully.
Saving mode setting ...
[03/23 17:43:08    203s] Saving global file ...
[03/23 17:43:09    203s] Saving Drc markers ...
[03/23 17:43:09    203s] ... 160 markers are saved ...
[03/23 17:43:09    203s] ... 0 geometry drc markers are saved ...
[03/23 17:43:09    203s] ... 0 antenna drc markers are saved ...
[03/23 17:43:09    203s] % Begin Save routing data ... (date=03/23 17:43:09, mem=1793.4M)
[03/23 17:43:09    203s] Saving route file ...
[03/23 17:43:09    203s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2177.5M) ***
[03/23 17:43:09    203s] % End Save routing data ... (date=03/23 17:43:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.4M, current mem=1793.4M)
[03/23 17:43:09    203s] Saving special route data file in separate thread ...
[03/23 17:43:09    203s] Saving PG file in separate thread ...
[03/23 17:43:09    203s] Saving placement file in separate thread ...
[03/23 17:43:09    203s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:43:09    203s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:43:09    203s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2207.5M) ***
[03/23 17:43:09    203s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:43:09    203s] Saving PG file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:43:09 2023)
[03/23 17:43:10    203s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2207.5M) ***
[03/23 17:43:10    203s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:43:10    203s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:43:10    203s] Saving property file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.prop
[03/23 17:43:10    203s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2199.5M) ***
[03/23 17:43:10    203s] Saving preRoute extracted patterns in file 'db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 17:43:10    203s] Saving preRoute extraction data in directory 'db/PE_top_pad_power_defined.enc.dat.tmp/extraction/' ...
[03/23 17:43:10    203s] Checksum of RCGrid density data::96
[03/23 17:43:10    203s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:43:10    203s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:43:10    203s] % Begin Save power constraints data ... (date=03/23 17:43:10, mem=1793.5M)
[03/23 17:43:10    203s] % End Save power constraints data ... (date=03/23 17:43:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.5M, current mem=1793.5M)
[03/23 17:43:10    204s] Generated self-contained design PE_top_pad_power_defined.enc.dat.tmp
[03/23 17:43:11    204s] % End save design ... (date=03/23 17:43:11, total cpu=0:00:00.6, real=0:00:03.0, peak res=1793.8M, current mem=1793.8M)
[03/23 17:43:11    204s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:43:11    204s] <CMD> sroute -allowJogging 0 -connect corePin -nets {VSS VDD} -layerChangeRange {M1 M1} -crossoverViaTopLayer M1
[03/23 17:43:11    204s] % Begin sroute (date=03/23 17:43:11, mem=1793.8M)
[03/23 17:43:11    204s] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[03/23 17:43:11    204s] *** Begin SPECIAL ROUTE on Thu Mar 23 17:43:11 2023 ***
[03/23 17:43:11    204s] SPECIAL ROUTE ran on directory: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top
[03/23 17:43:11    204s] SPECIAL ROUTE ran on machine: eecs2420p06.engin.umich.edu (Linux 4.18.0-425.13.1.el8_7.x86_64 Xeon 4.09Ghz)
[03/23 17:43:11    204s] 
[03/23 17:43:11    204s] Begin option processing ...
[03/23 17:43:11    204s] srouteConnectPowerBump set to false
[03/23 17:43:11    204s] routeSelectNet set to "VSS VDD"
[03/23 17:43:11    204s] routeSpecial set to true
[03/23 17:43:11    204s] srouteBottomLayerLimit set to 1
[03/23 17:43:11    204s] srouteConnectBlockPin set to false
[03/23 17:43:11    204s] srouteConnectConverterPin set to false
[03/23 17:43:11    204s] srouteConnectPadPin set to false
[03/23 17:43:11    204s] srouteConnectStripe set to false
[03/23 17:43:11    204s] srouteCrossoverViaTopLayer set to 1
[03/23 17:43:11    204s] srouteFollowCorePinEnd set to 3
[03/23 17:43:11    204s] srouteFollowPadPin set to false
[03/23 17:43:11    204s] sroutePadPinAllPorts set to true
[03/23 17:43:11    204s] sroutePreserveExistingRoutes set to true
[03/23 17:43:11    204s] srouteRoutePowerBarPortOnBothDir set to true
[03/23 17:43:11    204s] srouteStraightConnections set to "straightWithChanges"
[03/23 17:43:11    204s] srouteTopLayerLimit set to 1
[03/23 17:43:11    204s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3567.00 megs.
[03/23 17:43:11    204s] 
[03/23 17:43:11    204s] Reading DB technology information...
[03/23 17:43:11    204s] Finished reading DB technology information.
[03/23 17:43:11    204s] Reading floorplan and netlist information...
[03/23 17:43:11    204s] Finished reading floorplan and netlist information.
[03/23 17:43:11    204s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[03/23 17:43:11    204s] Read in 16 layers, 8 routing layers, 0 overlap layer
[03/23 17:43:11    204s] Read in 535 macros, 113 used
[03/23 17:43:11    204s] Read in 112 components
[03/23 17:43:11    204s]   112 core components: 112 unplaced, 0 placed, 0 fixed
[03/23 17:43:11    204s] Read in 68 physical pins
[03/23 17:43:11    204s]   68 physical pins: 0 unplaced, 68 placed, 0 fixed
[03/23 17:43:11    204s] Read in 68 nets
[03/23 17:43:11    204s] Read in 2 special nets, 2 routed
[03/23 17:43:11    204s] Read in 292 terminals
[03/23 17:43:11    204s] 2 nets selected.
[03/23 17:43:11    204s] 
[03/23 17:43:11    204s] Begin power routing ...
[03/23 17:43:11    204s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 1.
[03/23 17:43:11    204s] CPU time for VDD FollowPin 0 seconds
[03/23 17:43:11    204s] CPU time for VSS FollowPin 0 seconds
[03/23 17:43:11    204s] **WARN: (IMPSR-486):	Ring/Stripe at (194.000, 4.000) (196.000, 295.200) on layer M3 is out of layer range and is ignored. The ports will route to other nearby rings/stripes. (Same type of warning will be suppressed)
[03/23 17:43:11    204s]   Number of Core ports routed: 0  open: 80
[03/23 17:43:11    204s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3567.00 megs.
[03/23 17:43:11    204s] 
[03/23 17:43:11    204s] 
[03/23 17:43:11    204s] 
[03/23 17:43:11    204s]  Begin updating DB with routing results ...
[03/23 17:43:11    204s]  Updating DB with 68 io pins ...
[03/23 17:43:11    204s]  Updating DB with 0 via definition ...
[03/23 17:43:11    204s] sroute created 0 wire.
[03/23 17:43:11    204s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/23 17:43:11    204s] % End sroute (date=03/23 17:43:11, total cpu=0:00:00.2, real=0:00:00.0, peak res=1793.8M, current mem=1792.8M)
[03/23 17:43:11    204s] <CMD> setAddStripeMode -stacked_via_bottom_layer M1 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:43:11    204s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:43:11    204s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M3 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 278
[03/23 17:43:11    204s] % Begin addStripe (date=03/23 17:43:11, mem=1792.8M)
[03/23 17:43:11    204s] 
[03/23 17:43:11    204s] Initialize fgc environment(mem: 2174.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2174.8M)
[03/23 17:43:11    204s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2174.8M)
[03/23 17:43:11    204s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2174.8M)
[03/23 17:43:11    204s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2174.8M)
[03/23 17:43:11    204s] Starting stripe generation ...
[03/23 17:43:11    204s] Non-Default Mode Option Settings :
[03/23 17:43:11    204s]   NONE
[03/23 17:43:11    204s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/23 17:43:11    204s] Type 'man IMPPP-4055' for more detail.
[03/23 17:43:11    204s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2174.8M)
[03/23 17:43:11    204s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2174.8M)
[03/23 17:43:11    204s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2174.8M)
[03/23 17:43:11    204s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2174.8M)
[03/23 17:43:11    204s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2174.8M)
[03/23 17:43:11    204s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2174.8M)
[03/23 17:43:11    204s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2174.8M)
[03/23 17:43:11    204s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2174.8M)
[03/23 17:43:11    204s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2174.8M)
[03/23 17:43:11    204s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2174.8M)
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (23.000000, 4.000000) (23.000000, 295.200012) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (43.000000, 4.000000) (43.000000, 295.200012) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (63.000000, 4.000000) (63.000000, 295.200012) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (83.000000, 4.000000) (83.000000, 295.200012) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (103.000000, 4.000000) (103.000000, 295.200012) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (123.000000, 4.000000) (123.000000, 295.200012) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (27.000000, 1.000000) (27.000000, 298.200012) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (47.000000, 1.000000) (47.000000, 298.200012) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (67.000000, 1.000000) (67.000000, 298.200012) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (87.000000, 1.000000) (87.000000, 298.200012) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (107.000000, 1.000000) (107.000000, 298.200012) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (127.000000, 1.000000) (127.000000, 298.200012) because same wire already exists.
[03/23 17:43:11    204s] Stripe generation is complete.
[03/23 17:43:11    204s] vias are now being generated.
[03/23 17:43:11    204s] addStripe created 6 wires.
[03/23 17:43:11    204s] ViaGen created 303 vias, deleted 0 via to avoid violation.
[03/23 17:43:11    204s] +--------+----------------+----------------+
[03/23 17:43:11    204s] |  Layer |     Created    |     Deleted    |
[03/23 17:43:11    204s] +--------+----------------+----------------+
[03/23 17:43:11    204s] |   V1   |       120      |        0       |
[03/23 17:43:11    204s] |   V2   |       129      |        0       |
[03/23 17:43:11    204s] |   M3   |        6       |       NA       |
[03/23 17:43:11    204s] |   V3   |       54       |        0       |
[03/23 17:43:11    204s] +--------+----------------+----------------+
[03/23 17:43:11    204s] % End addStripe (date=03/23 17:43:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1793.1M, current mem=1793.1M)
[03/23 17:43:11    204s] <CMD> setAddStripeMode -stacked_via_bottom_layer M3 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:43:11    204s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:43:11    204s] <CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M4 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 178
[03/23 17:43:11    204s] % Begin addStripe (date=03/23 17:43:11, mem=1793.1M)
[03/23 17:43:11    204s] 
[03/23 17:43:11    204s] Initialize fgc environment(mem: 2174.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2174.8M)
[03/23 17:43:11    204s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2174.8M)
[03/23 17:43:11    204s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2174.8M)
[03/23 17:43:11    204s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2174.8M)
[03/23 17:43:11    204s] Starting stripe generation ...
[03/23 17:43:11    204s] Non-Default Mode Option Settings :
[03/23 17:43:11    204s]   NONE
[03/23 17:43:11    204s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/23 17:43:11    204s] Type 'man IMPPP-4055' for more detail.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (4.000000, 23.000000) (196.000000, 23.000000) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (4.000000, 43.000000) (196.000000, 43.000000) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (4.000000, 63.000000) (196.000000, 63.000000) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (4.000000, 83.000000) (196.000000, 83.000000) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (4.000000, 103.000000) (196.000000, 103.000000) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (4.000000, 123.000000) (196.000000, 123.000000) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.000000, 27.000000) (199.000000, 27.000000) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.000000, 47.000000) (199.000000, 47.000000) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.000000, 67.000000) (199.000000, 67.000000) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.000000, 87.000000) (199.000000, 87.000000) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.000000, 107.000000) (199.000000, 107.000000) because same wire already exists.
[03/23 17:43:11    204s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.000000, 127.000000) (199.000000, 127.000000) because same wire already exists.
[03/23 17:43:11    204s] Stripe generation is complete.
[03/23 17:43:11    204s] vias are now being generated.
[03/23 17:43:11    204s] addStripe created 4 wires.
[03/23 17:43:11    204s] ViaGen created 32 vias, deleted 0 via to avoid violation.
[03/23 17:43:11    204s] +--------+----------------+----------------+
[03/23 17:43:11    204s] |  Layer |     Created    |     Deleted    |
[03/23 17:43:11    204s] +--------+----------------+----------------+
[03/23 17:43:11    204s] |   V3   |       32       |        0       |
[03/23 17:43:11    204s] |   M4   |        4       |       NA       |
[03/23 17:43:11    204s] +--------+----------------+----------------+
[03/23 17:43:11    204s] % End addStripe (date=03/23 17:43:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.1M, current mem=1793.1M)
[03/23 17:43:11    204s] <CMD> saveDesign db/PE_top_power_grid.enc
[03/23 17:43:11    204s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:43:11    204s] % Begin save design ... (date=03/23 17:43:11, mem=1793.1M)
[03/23 17:43:11    204s] % Begin Save ccopt configuration ... (date=03/23 17:43:11, mem=1793.1M)
[03/23 17:43:11    204s] % End Save ccopt configuration ... (date=03/23 17:43:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.1M, current mem=1793.1M)
[03/23 17:43:11    204s] % Begin Save netlist data ... (date=03/23 17:43:11, mem=1793.1M)
[03/23 17:43:11    204s] Writing Binary DB to db/PE_top_power_grid.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:43:11    204s] % End Save netlist data ... (date=03/23 17:43:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1793.4M, current mem=1793.4M)
[03/23 17:43:11    204s] Saving symbol-table file in separate thread ...
[03/23 17:43:11    204s] Saving congestion map file in separate thread ...
[03/23 17:43:11    204s] Saving congestion map file db/PE_top_power_grid.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 17:43:11    204s] % Begin Save AAE data ... (date=03/23 17:43:11, mem=1793.4M)
[03/23 17:43:11    204s] Saving AAE Data ...
[03/23 17:43:11    204s] % End Save AAE data ... (date=03/23 17:43:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.4M, current mem=1793.4M)
[03/23 17:43:11    204s] Saving preference file db/PE_top_power_grid.enc.dat.tmp/gui.pref.tcl ...
[03/23 17:43:11    204s] **ERROR: (IMPSE-30):	Metric of command '*' has not been computed due to an internal error and the metric file is not saved successfully.
Saving mode setting ...
[03/23 17:43:11    204s] Saving global file ...
[03/23 17:43:12    204s] Saving Drc markers ...
[03/23 17:43:12    204s] ... 160 markers are saved ...
[03/23 17:43:12    204s] ... 0 geometry drc markers are saved ...
[03/23 17:43:12    204s] ... 0 antenna drc markers are saved ...
[03/23 17:43:12    204s] % Begin Save routing data ... (date=03/23 17:43:12, mem=1793.5M)
[03/23 17:43:12    204s] Saving route file ...
[03/23 17:43:12    204s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2174.4M) ***
[03/23 17:43:12    204s] % End Save routing data ... (date=03/23 17:43:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.5M, current mem=1793.5M)
[03/23 17:43:12    204s] Saving special route data file in separate thread ...
[03/23 17:43:12    204s] Saving PG file in separate thread ...
[03/23 17:43:12    204s] Saving placement file in separate thread ...
[03/23 17:43:12    204s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:43:12    204s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:43:12    204s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:43:12    204s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2205.4M) ***
[03/23 17:43:12    204s] Saving PG file db/PE_top_power_grid.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:43:12 2023)
[03/23 17:43:13    204s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2205.4M) ***
[03/23 17:43:13    204s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:43:13    204s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:43:13    204s] Saving property file db/PE_top_power_grid.enc.dat.tmp/PE_top.prop
[03/23 17:43:13    204s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2197.4M) ***
[03/23 17:43:13    204s] Saving preRoute extracted patterns in file 'db/PE_top_power_grid.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 17:43:13    204s] Saving preRoute extraction data in directory 'db/PE_top_power_grid.enc.dat.tmp/extraction/' ...
[03/23 17:43:13    204s] Checksum of RCGrid density data::96
[03/23 17:43:13    204s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:43:13    204s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:43:13    204s] % Begin Save power constraints data ... (date=03/23 17:43:13, mem=1793.7M)
[03/23 17:43:13    204s] % End Save power constraints data ... (date=03/23 17:43:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.7M, current mem=1793.7M)
[03/23 17:43:13    205s] Generated self-contained design PE_top_power_grid.enc.dat.tmp
[03/23 17:43:14    205s] % End save design ... (date=03/23 17:43:14, total cpu=0:00:00.6, real=0:00:03.0, peak res=1793.9M, current mem=1793.9M)
[03/23 17:43:14    205s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:43:18    205s] <CMD> zoomBox -211.47500 -7.73600 502.93600 507.54000
[03/23 17:43:18    205s] <CMD> zoomBox -111.62600 113.38500 327.11300 429.83000
