# A MIPS-CPU in Verilog 

## Introduction

計算機組織 Project
透過Verilog 實作ALU及5-Stage-Pipeline(有些資料遺失)


## Result

![](https://github.com/HouHou0925/UML-Editor/blob/main/img/show.jpg)

![](https://github.com/HouHou0925/UML-Editor/blob/main/img/OO%E6%9C%9F%E6%9C%AB/oo.jpg)

![](https://github.com/HouHou0925/UML-Editor/blob/main/img/OO%E6%9C%9F%E6%9C%AB/UseCase%20A.1%20Creating%20an%20UML%20object.jpg)

![](https://github.com/HouHou0925/UML-Editor/blob/main/img/OO%E6%9C%9F%E6%9C%AB/UseCase%20B.1%20Creating%20an%20UML%20connection%20line.jpg)

![](https://github.com/HouHou0925/UML-Editor/blob/main/img/OO%E6%9C%9F%E6%9C%AB/UseCase%20C.1%20Select%20and%20Unselect%20a%20single%20objects.jpg)

![](https://github.com/HouHou0925/UML-Editor/blob/main/img/OO%E6%9C%9F%E6%9C%AB/UseCase%20D.2%20UnGroup%20objects.jpg)
