-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity systolic_array_systolic_array_Pipeline_pe_array_inner_loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    empty : IN STD_LOGIC_VECTOR (3 downto 0);
    pe_array_pe_b_pass_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pe_array_pe_b_pass_ce0 : OUT STD_LOGIC;
    pe_array_pe_b_pass_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln70 : IN STD_LOGIC_VECTOR (3 downto 0);
    pe_array_pe_a_tmp_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pe_array_pe_a_tmp_ce0 : OUT STD_LOGIC;
    pe_array_pe_a_tmp_we0 : OUT STD_LOGIC;
    pe_array_pe_a_tmp_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    pe_array_pe_b_tmp_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pe_array_pe_b_tmp_ce0 : OUT STD_LOGIC;
    pe_array_pe_b_tmp_we0 : OUT STD_LOGIC;
    pe_array_pe_b_tmp_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    pe_array_pe_val_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pe_array_pe_val_ce0 : OUT STD_LOGIC;
    pe_array_pe_val_we0 : OUT STD_LOGIC;
    pe_array_pe_val_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    pe_array_pe_val_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pe_array_pe_val_ce1 : OUT STD_LOGIC;
    pe_array_pe_val_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    trunc_ln2 : IN STD_LOGIC_VECTOR (1 downto 0);
    b_vec_3_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    b_vec_3_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    b_vec_2_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    b_vec_3_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    cmp3_i : IN STD_LOGIC_VECTOR (0 downto 0);
    pe_array_pe_a_pass_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pe_array_pe_a_pass_ce0 : OUT STD_LOGIC;
    pe_array_pe_a_pass_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    a_vec_3_8_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    opa : IN STD_LOGIC_VECTOR (31 downto 0);
    opb : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of systolic_array_systolic_array_Pipeline_pe_array_inner_loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln53_fu_219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln74_fu_252_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln74_reg_437 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_val_reg_443 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln57_1_fu_273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_1_reg_449 : STD_LOGIC_VECTOR (0 downto 0);
    signal opb_1_fu_295_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal opb_1_reg_455 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp125_fu_315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp125_reg_460 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_470 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln71_1_fu_241_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln62_fu_329_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_72 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln53_fu_225_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal opa_5_fu_363_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal opb_6_fu_382_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln71_fu_231_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln71_fu_235_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln74_fu_246_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln57_fu_263_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln57_fu_267_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln62_fu_279_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln70_fu_285_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln57_fu_309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln70_fu_289_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal opa_3_fu_321_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sel_tmp130_demorgan_fu_334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_fu_257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp130_fu_340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal opa_2_fu_357_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal opb_3_fu_370_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal opb_4_fu_376_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln21_fu_389_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component systolic_array_mux_42_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component systolic_array_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component systolic_array_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_42_32_1_1_U31 : component systolic_array_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => b_vec_3_7_reload,
        din1 => b_vec_3_3_reload,
        din2 => b_vec_2_1_reload,
        din3 => b_vec_3_1_reload,
        din4 => trunc_ln57_fu_263_p1,
        dout => opb_1_fu_295_p6);

    mul_32s_32s_32_1_1_U32 : component systolic_array_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => opb_6_fu_382_p3,
        din1 => opa_5_fu_363_p3,
        dout => mul_ln21_fu_389_p2);

    flow_control_loop_pipe_sequential_init_U : component systolic_array_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    j_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln53_fu_219_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_72 <= add_ln53_fu_225_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_72 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln53_fu_219_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln57_reg_470 <= and_ln57_fu_346_p2;
                icmp_ln57_1_reg_449 <= icmp_ln57_1_fu_273_p2;
                opb_1_reg_455 <= opb_1_fu_295_p6;
                sel_tmp125_reg_460 <= sel_tmp125_fu_315_p2;
                this_val_reg_443 <= zext_ln74_fu_252_p1(4 - 1 downto 0);
                    zext_ln74_reg_437(3 downto 0) <= zext_ln74_fu_252_p1(3 downto 0);
            end if;
        end if;
    end process;
    zext_ln74_reg_437(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln53_fu_225_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_2) + unsigned(ap_const_lv3_1));
    add_ln62_fu_279_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_2) + unsigned(ap_const_lv3_7));
    add_ln70_fu_289_p2 <= std_logic_vector(unsigned(zext_ln70) + unsigned(sext_ln70_fu_285_p1));
    add_ln71_fu_235_p2 <= std_logic_vector(unsigned(empty) + unsigned(zext_ln71_fu_231_p1));
    add_ln74_fu_246_p2 <= std_logic_vector(unsigned(zext_ln70) + unsigned(zext_ln71_fu_231_p1));
    and_ln57_fu_346_p2 <= (sel_tmp130_fu_340_p2 and icmp_ln57_fu_257_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln53_fu_219_p2)
    begin
        if (((icmp_ln53_fu_219_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_72, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_j_2 <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_j_2 <= j_fu_72;
        end if; 
    end process;

    icmp_ln53_fu_219_p2 <= "1" when (ap_sig_allocacmp_j_2 = ap_const_lv3_4) else "0";
    icmp_ln57_1_fu_273_p2 <= "1" when (or_ln57_fu_267_p2 = ap_const_lv2_0) else "0";
    icmp_ln57_fu_257_p2 <= "1" when (ap_sig_allocacmp_j_2 = ap_const_lv3_0) else "0";
    opa_2_fu_357_p3 <= 
        a_vec_3_8_reload when (icmp_ln57_1_reg_449(0) = '1') else 
        pe_array_pe_a_pass_q0;
    opa_3_fu_321_p3 <= 
        sext_ln70_fu_285_p1 when (sel_tmp125_fu_315_p2(0) = '1') else 
        add_ln70_fu_289_p2;
    opa_5_fu_363_p3 <= 
        opa when (and_ln57_reg_470(0) = '1') else 
        opa_2_fu_357_p3;
    opb_3_fu_370_p3 <= 
        opb_1_reg_455 when (sel_tmp125_reg_460(0) = '1') else 
        pe_array_pe_b_pass_q0;
    opb_4_fu_376_p3 <= 
        b_vec_3_7_reload when (icmp_ln57_1_reg_449(0) = '1') else 
        opb_3_fu_370_p3;
    opb_6_fu_382_p3 <= 
        opb when (and_ln57_reg_470(0) = '1') else 
        opb_4_fu_376_p3;
    or_ln57_fu_267_p2 <= (trunc_ln57_fu_263_p1 or trunc_ln2);
    pe_array_pe_a_pass_address0 <= zext_ln62_fu_329_p1(4 - 1 downto 0);

    pe_array_pe_a_pass_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pe_array_pe_a_pass_ce0 <= ap_const_logic_1;
        else 
            pe_array_pe_a_pass_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pe_array_pe_a_tmp_address0 <= zext_ln74_reg_437(4 - 1 downto 0);

    pe_array_pe_a_tmp_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pe_array_pe_a_tmp_ce0 <= ap_const_logic_1;
        else 
            pe_array_pe_a_tmp_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pe_array_pe_a_tmp_d0 <= opa_5_fu_363_p3;

    pe_array_pe_a_tmp_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pe_array_pe_a_tmp_we0 <= ap_const_logic_1;
        else 
            pe_array_pe_a_tmp_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pe_array_pe_b_pass_address0 <= zext_ln71_1_fu_241_p1(4 - 1 downto 0);

    pe_array_pe_b_pass_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pe_array_pe_b_pass_ce0 <= ap_const_logic_1;
        else 
            pe_array_pe_b_pass_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pe_array_pe_b_tmp_address0 <= zext_ln74_reg_437(4 - 1 downto 0);

    pe_array_pe_b_tmp_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pe_array_pe_b_tmp_ce0 <= ap_const_logic_1;
        else 
            pe_array_pe_b_tmp_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pe_array_pe_b_tmp_d0 <= opb_6_fu_382_p3;

    pe_array_pe_b_tmp_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pe_array_pe_b_tmp_we0 <= ap_const_logic_1;
        else 
            pe_array_pe_b_tmp_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pe_array_pe_val_address0 <= this_val_reg_443;
    pe_array_pe_val_address1 <= zext_ln74_fu_252_p1(4 - 1 downto 0);

    pe_array_pe_val_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pe_array_pe_val_ce0 <= ap_const_logic_1;
        else 
            pe_array_pe_val_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pe_array_pe_val_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pe_array_pe_val_ce1 <= ap_const_logic_1;
        else 
            pe_array_pe_val_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    pe_array_pe_val_d0 <= std_logic_vector(unsigned(pe_array_pe_val_q1) + unsigned(mul_ln21_fu_389_p2));

    pe_array_pe_val_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pe_array_pe_val_we0 <= ap_const_logic_1;
        else 
            pe_array_pe_val_we0 <= ap_const_logic_0;
        end if; 
    end process;

    sel_tmp125_fu_315_p2 <= (xor_ln57_fu_309_p2 and cmp3_i);
    sel_tmp130_demorgan_fu_334_p2 <= (icmp_ln57_1_fu_273_p2 or cmp3_i);
    sel_tmp130_fu_340_p2 <= (sel_tmp130_demorgan_fu_334_p2 xor ap_const_lv1_1);
        sext_ln70_fu_285_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln62_fu_279_p2),4));

    trunc_ln57_fu_263_p1 <= ap_sig_allocacmp_j_2(2 - 1 downto 0);
    xor_ln57_fu_309_p2 <= (icmp_ln57_1_fu_273_p2 xor ap_const_lv1_1);
    zext_ln62_fu_329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(opa_3_fu_321_p3),64));
    zext_ln71_1_fu_241_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln71_fu_235_p2),64));
    zext_ln71_fu_231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_j_2),4));
    zext_ln74_fu_252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln74_fu_246_p2),64));
end behav;
