<msgs>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 7.445 seconds; current allocated memory: 372.180 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 24.214 seconds; current allocated memory: 375.398 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 12.258 seconds; current allocated memory: 378.352 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 378.352 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 385.207 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 389.812 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 412.844 MB."/>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/pyramid_hls.cpp:6:21" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/pyramid_hls.cpp:6:21" LoopLoc-DebugLoc="File ../HS_hls/src/pyramid_hls.cpp Line 6 Column 21" LoopName="VITIS_LOOP_6_1" PragmaFunction="pyramidal_hs" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/pyramid_hls.cpp:8:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/pyramid_hls.cpp:8:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/pyramid_hls.cpp:6:21" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/pyramid_hls.cpp:6:21" LoopLoc-DebugLoc="File ../HS_hls/src/pyramid_hls.cpp Line 6 Column 21" LoopName="VITIS_LOOP_6_1" PragmaFunction="pyramidal_hs" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/pyramid_hls.cpp:8:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/pyramid_hls.cpp:8:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/pyramid_hls.cpp:17:22" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/pyramid_hls.cpp:17:22" LoopLoc-DebugLoc="File ../HS_hls/src/pyramid_hls.cpp Line 17 Column 22" LoopName="VITIS_LOOP_17_1" PragmaFunction="pyramidal_hs" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/pyramid_hls.cpp:19:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/pyramid_hls.cpp:19:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/pyramid_hls.cpp:17:22" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/pyramid_hls.cpp:17:22" LoopLoc-DebugLoc="File ../HS_hls/src/pyramid_hls.cpp Line 17 Column 22" LoopName="VITIS_LOOP_17_1" PragmaFunction="pyramidal_hs" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/pyramid_hls.cpp:19:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/pyramid_hls.cpp:19:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/pyramid_hls.cpp:29:22" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/pyramid_hls.cpp:29:22" LoopLoc-DebugLoc="File ../HS_hls/src/pyramid_hls.cpp Line 29 Column 22" LoopName="VITIS_LOOP_29_1" PragmaFunction="pyramidal_hs" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/pyramid_hls.cpp:31:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/pyramid_hls.cpp:31:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/pyramid_hls.cpp:29:22" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/pyramid_hls.cpp:29:22" LoopLoc-DebugLoc="File ../HS_hls/src/pyramid_hls.cpp Line 29 Column 22" LoopName="VITIS_LOOP_29_1" PragmaFunction="pyramidal_hs" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/pyramid_hls.cpp:31:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/pyramid_hls.cpp:31:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/pyramidal_hs.cpp:41:20" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/pyramidal_hs.cpp:41:20" LoopLoc-DebugLoc="File ../HS_hls/src/pyramidal_hs.cpp Line 41 Column 20" LoopName="VITIS_LOOP_41_1" PragmaFunction="pyramidal_hs" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/pyramidal_hs.cpp:45:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/pyramidal_hs.cpp:45:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/pyramid_hls.cpp:39:22" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/pyramid_hls.cpp:39:22" LoopLoc-DebugLoc="File ../HS_hls/src/pyramid_hls.cpp Line 39 Column 22" LoopName="VITIS_LOOP_39_1" PragmaFunction="pyramidal_hs" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/pyramid_hls.cpp:41:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/pyramid_hls.cpp:41:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/pyramid_hls.cpp:39:22" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/pyramid_hls.cpp:39:22" LoopLoc-DebugLoc="File ../HS_hls/src/pyramid_hls.cpp Line 39 Column 22" LoopName="VITIS_LOOP_39_1" PragmaFunction="pyramidal_hs" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/pyramid_hls.cpp:41:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/pyramid_hls.cpp:41:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/pyramidal_hs.cpp:58:20" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/pyramidal_hs.cpp:58:20" LoopLoc-DebugLoc="File ../HS_hls/src/pyramidal_hs.cpp Line 58 Column 20" LoopName="VITIS_LOOP_58_3" PragmaFunction="pyramidal_hs" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/pyramidal_hs.cpp:62:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/pyramidal_hs.cpp:62:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/horn_schunck_hsl.cpp:78:26" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/horn_schunck_hsl.cpp:78:26" LoopLoc-DebugLoc="File ../HS_hls/src/horn_schunck_hsl.cpp Line 78 Column 26" LoopName="VITIS_LOOP_78_4" PragmaFunction="horn_schunck_32" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/horn_schunck_hsl.cpp:82:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/horn_schunck_hsl.cpp:82:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/horn_schunck_hsl.cpp:110:27" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/horn_schunck_hsl.cpp:110:27" LoopLoc-DebugLoc="File ../HS_hls/src/horn_schunck_hsl.cpp Line 110 Column 27" LoopName="VITIS_LOOP_110_1" PragmaFunction="horn_schunck_16" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/horn_schunck_hsl.cpp:114:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/horn_schunck_hsl.cpp:114:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/horn_schunck_hsl.cpp:123:27" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/horn_schunck_hsl.cpp:123:27" LoopLoc-DebugLoc="File ../HS_hls/src/horn_schunck_hsl.cpp Line 123 Column 27" LoopName="VITIS_LOOP_123_4" PragmaFunction="horn_schunck_16" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/horn_schunck_hsl.cpp:127:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/horn_schunck_hsl.cpp:127:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/derivatives_hls.cpp:46:22" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/derivatives_hls.cpp:46:22" LoopLoc-DebugLoc="File ../HS_hls/src/derivatives_hls.cpp Line 46 Column 22" LoopName="VITIS_LOOP_46_1" PragmaFunction="compute_derivatives_32" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/derivatives_hls.cpp:48:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/derivatives_hls.cpp:48:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/derivatives_hls.cpp:70:22" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/derivatives_hls.cpp:70:22" LoopLoc-DebugLoc="File ../HS_hls/src/derivatives_hls.cpp Line 70 Column 22" LoopName="VITIS_LOOP_70_1" PragmaFunction="compute_derivatives_16" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/derivatives_hls.cpp:72:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/derivatives_hls.cpp:72:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/derivatives_hls.cpp:12:22" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/derivatives_hls.cpp:12:22" LoopLoc-DebugLoc="File ../HS_hls/src/derivatives_hls.cpp Line 12 Column 22" LoopName="VITIS_LOOP_12_1" PragmaFunction="compute_derivatives" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/derivatives_hls.cpp:14:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/derivatives_hls.cpp:14:1" PragmaType="loop_flatten"/></msg>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.704 seconds; current allocated memory: 587.418 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 2, Depth = 11, loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.499 seconds; current allocated memory: 592.758 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 593.938 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 594.449 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 594.449 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 596.777 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 596.793 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.712 seconds; current allocated memory: 596.949 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 596.949 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_70_1_VITIS_LOOP_71_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 599.234 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 599.562 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'VITIS_LOOP_110_1_VITIS_LOOP_112_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 599.816 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 599.871 MB."/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:136" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:136" msg_body="The II Violation in module 'horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5' (loop 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) of variable 'trunc_ln3', ../HS_hls/src/horn_schunck_hsl.cpp:136 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:136" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:136" msg_body="The II Violation in module 'horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5' (loop 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) of variable 'trunc_ln3', ../HS_hls/src/horn_schunck_hsl.cpp:136 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:136" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:136" msg_body="The II Violation in module 'horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5' (loop 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) of variable 'trunc_ln3', ../HS_hls/src/horn_schunck_hsl.cpp:136 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:130" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:132" msg_body="Cannot meet target clock period from 'add' operation 17 bit ('add_ln130', ../HS_hls/src/horn_schunck_hsl.cpp:130) to 'add' operation 33 bit of DSP[245] ('add_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) (combination delay: 8.33587 ns) to honor II or Latency constraint in region 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:130" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:132" msg_body="Cannot meet target clock period from 'add' operation 17 bit ('add_ln130', ../HS_hls/src/horn_schunck_hsl.cpp:130) to 'add' operation 33 bit of DSP[246] ('add_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) (combination delay: 9.40188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 56, Depth = 65, loop 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'"/>
<msg msg_severity="WARNING" msg_id="HLS 200-871" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" msg_body="Estimated clock period (17.350 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-1016" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="15" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:132" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:136" src_loc2="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:136" src_loc3="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:129" src_loc4="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:129" src_loc5="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:130" src_loc6="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:130" src_loc7="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:130" src_loc8="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:130" src_loc9="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:130" src_loc10="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:130" src_loc11="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:132" src_loc12="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:132" src_loc13="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:132" src_loc14="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:132" msg_body="The critical path in module 'horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5' consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)
	'mul' operation 26 bit of DSP[266] ('mul_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) [265]  (0.821 ns)
	'sub' operation 26 bit of DSP[266] ('sub_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) [266]  (2.471 ns)
	'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded' [27]  (0.000 ns)
	'phi' operation 16 bit ('tmp2', ../HS_hls/src/horn_schunck_hsl.cpp:129) with incoming values : ('store_forwarded_load') ('tmp', ../HS_hls/src/horn_schunck_hsl.cpp:129) [69]  (0.000 ns)
	'add' operation 17 bit ('add_ln130', ../HS_hls/src/horn_schunck_hsl.cpp:130) [200]  (1.260 ns)
	'add' operation 18 bit ('add_ln130_1', ../HS_hls/src/horn_schunck_hsl.cpp:130) [224]  (0.000 ns)
	'add' operation 18 bit ('add_ln130_2', ../HS_hls/src/horn_schunck_hsl.cpp:130) [225]  (0.882 ns)
	'sub' operation 18 bit ('sub_ln130', ../HS_hls/src/horn_schunck_hsl.cpp:130) [227]  (1.286 ns)
	'sub' operation 16 bit ('sub_ln130_1', ../HS_hls/src/horn_schunck_hsl.cpp:130) [229]  (1.260 ns)
	'select' operation 16 bit ('v_avg', ../HS_hls/src/horn_schunck_hsl.cpp:130) [231]  (0.355 ns)
	'mul' operation 32 bit of DSP[245] ('mul_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) [239]  (0.821 ns)
	'add' operation 33 bit of DSP[245] ('add_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [245]  (2.471 ns)
	'add' operation 33 bit of DSP[246] ('add_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) [246]  (2.471 ns)
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)" msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.751 seconds; current allocated memory: 603.203 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 603.348 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 603.445 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 603.457 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 603.906 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 604.316 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 604.750 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 604.938 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_41_1_VITIS_LOOP_43_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.732 seconds; current allocated memory: 605.977 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 606.156 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_46_1_VITIS_LOOP_47_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 608.121 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 608.184 MB."/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" msg_body="The II Violation in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' (loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) of variable 'trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" msg_body="The II Violation in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' (loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) of variable 'trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" msg_body="The II Violation in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' (loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) of variable 'trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" msg_body="The II Violation in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' (loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) of variable 'trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" msg_body="The II Violation in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' (loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) of variable 'trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" msg_body="The II Violation in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' (loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) of variable 'trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:85" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:87" msg_body="Cannot meet target clock period from 'add' operation 18 bit ('add_ln85_2', ../HS_hls/src/horn_schunck_hsl.cpp:85) to 'add' operation 33 bit of DSP[246] ('add_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) (combination delay: 9.54688 ns) to honor II or Latency constraint in region 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:85" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:87" msg_body="Cannot meet target clock period from 'add' operation 18 bit ('add_ln85_2', ../HS_hls/src/horn_schunck_hsl.cpp:85) to 'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) (combination delay: 11.1723 ns) to honor II or Latency constraint in region 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:85" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:87" msg_body="Cannot meet target clock period from 'add' operation 17 bit ('add_ln85', ../HS_hls/src/horn_schunck_hsl.cpp:85) to 'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) (combination delay: 12.4323 ns) to honor II or Latency constraint in region 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 56, Depth = 66, loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'"/>
<msg msg_severity="WARNING" msg_id="HLS 200-871" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" msg_body="Estimated clock period (17.350 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-1016" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="15" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:87" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" src_loc2="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" src_loc3="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:84" src_loc4="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:84" src_loc5="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:85" src_loc6="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:85" src_loc7="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:85" src_loc8="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:85" src_loc9="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:85" src_loc10="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:85" src_loc11="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:87" src_loc12="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:87" src_loc13="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:87" src_loc14="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:87" msg_body="The critical path in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (1.625 ns)
	'mul' operation 26 bit of DSP[266] ('mul_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) [265]  (0.821 ns)
	'sub' operation 26 bit of DSP[266] ('sub_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) [266]  (2.471 ns)
	'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded' [27]  (0.000 ns)
	'phi' operation 16 bit ('tmp2', ../HS_hls/src/horn_schunck_hsl.cpp:84) with incoming values : ('store_forwarded_load') ('tmp', ../HS_hls/src/horn_schunck_hsl.cpp:84) [69]  (0.000 ns)
	'add' operation 17 bit ('add_ln85', ../HS_hls/src/horn_schunck_hsl.cpp:85) [200]  (1.260 ns)
	'add' operation 18 bit ('add_ln85_1', ../HS_hls/src/horn_schunck_hsl.cpp:85) [224]  (0.000 ns)
	'add' operation 18 bit ('add_ln85_2', ../HS_hls/src/horn_schunck_hsl.cpp:85) [225]  (0.882 ns)
	'sub' operation 18 bit ('sub_ln85', ../HS_hls/src/horn_schunck_hsl.cpp:85) [227]  (1.286 ns)
	'sub' operation 16 bit ('sub_ln85_1', ../HS_hls/src/horn_schunck_hsl.cpp:85) [229]  (1.260 ns)
	'select' operation 16 bit ('v_avg', ../HS_hls/src/horn_schunck_hsl.cpp:85) [231]  (0.355 ns)
	'mul' operation 32 bit of DSP[245] ('mul_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) [239]  (0.821 ns)
	'add' operation 33 bit of DSP[245] ('add_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [245]  (2.471 ns)
	'add' operation 33 bit of DSP[246] ('add_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) [246]  (2.471 ns)
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (1.625 ns)" msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.882 seconds; current allocated memory: 610.852 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.936 seconds; current allocated memory: 611.273 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 611.406 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 611.414 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 611.824 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 611.824 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 612.211 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 612.535 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_3_VITIS_LOOP_60_4'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 612.762 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 612.762 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 613.488 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 613.656 MB."/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="3" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc2="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:38" msg_body="The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="3" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc2="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:38" msg_body="The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="3" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc2="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:38" msg_body="The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="3" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc2="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:38" msg_body="The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="3" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc2="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:38" msg_body="The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 36, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="3" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc2="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:38" msg_body="The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 52, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:38" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:40" msg_body="Cannot meet target clock period from 'add' operation 18 bit ('add_ln38_2', ../HS_hls/src/horn_schunck_hsl.cpp:38) to 'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) (combination delay: 8.69662 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_5'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:38" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:40" msg_body="Cannot meet target clock period from 'add' operation 17 bit ('add_ln38', ../HS_hls/src/horn_schunck_hsl.cpp:38) to 'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) (combination delay: 9.95662 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_5'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="3" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc2="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:38" msg_body="The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 54, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="3" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc2="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:38" msg_body="The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 56, Depth = 62, loop 'VITIS_LOOP_33_5'"/>
<msg msg_severity="WARNING" msg_id="HLS 200-871" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" msg_body="Estimated clock period (17.823 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-1016" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="15" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:40" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:43" src_loc2="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:43" src_loc3="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:43" src_loc4="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:43" src_loc5="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:37" src_loc6="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:37" src_loc7="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:37" src_loc8="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:37" src_loc9="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:37" src_loc10="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:37" src_loc11="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:40" src_loc12="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:40" src_loc13="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:40" src_loc14="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:40" msg_body="The critical path in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (1.625 ns)
	'mul' operation 26 bit of DSP[118] ('mul_ln43', ../HS_hls/src/horn_schunck_hsl.cpp:43) [117]  (0.821 ns)
	'sub' operation 26 bit of DSP[118] ('sub_ln43', ../HS_hls/src/horn_schunck_hsl.cpp:43) [118]  (2.471 ns)
	'store' operation ('store_forwarded3_write_ln43', ../HS_hls/src/horn_schunck_hsl.cpp:43) of variable 'trunc_ln', ../HS_hls/src/horn_schunck_hsl.cpp:43 16 bit on local variable 'store_forwarded3' [127]  (0.478 ns)
	'load' operation 16 bit ('store_forwarded3_load', ../HS_hls/src/horn_schunck_hsl.cpp:37) on local variable 'store_forwarded3' [31]  (0.000 ns)
	'add' operation 17 bit ('add_ln37_3', ../HS_hls/src/horn_schunck_hsl.cpp:37) [58]  (1.260 ns)
	'add' operation 18 bit ('add_ln37_5', ../HS_hls/src/horn_schunck_hsl.cpp:37) [65]  (0.878 ns)
	'sub' operation 18 bit ('sub_ln37', ../HS_hls/src/horn_schunck_hsl.cpp:37) [67]  (1.286 ns)
	'sub' operation 16 bit ('sub_ln37_1', ../HS_hls/src/horn_schunck_hsl.cpp:37) [69]  (1.260 ns)
	'select' operation 16 bit ('u_avg', ../HS_hls/src/horn_schunck_hsl.cpp:37) [71]  (0.355 ns)
	'mul' operation 32 bit of DSP[102] ('mul_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [92]  (0.821 ns)
	'add' operation 33 bit of DSP[102] ('add_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [102]  (2.471 ns)
	'add' operation 33 bit of DSP[103] ('add_ln40_1', ../HS_hls/src/horn_schunck_hsl.cpp:40) [103]  (2.471 ns)
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (1.625 ns)" msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.95 seconds; current allocated memory: 615.047 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 615.051 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 615.434 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 615.559 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 615.711 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 616.066 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 619.340 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 622.566 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.247 seconds; current allocated memory: 626.340 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 631.645 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 633.840 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 639.277 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.027 seconds; current allocated memory: 643.344 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 650.168 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 651.141 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 653.703 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 656.629 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 661.379 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.392 seconds; current allocated memory: 668.453 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.203 seconds; current allocated memory: 675.621 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 677.695 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 679.328 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 681.602 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 682.883 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.512 seconds; current allocated memory: 684.953 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 688.461 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.948 seconds; current allocated memory: 693.551 MB."/>
</msgs>
