set_clock_latency -source -early -min -rise  -0.695316 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_156/Y}] -clock vclk2 
set_clock_latency -source -early -min -fall  -0.751189 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_156/Y}] -clock vclk2 
set_clock_latency -source -early -max -rise  -0.695316 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_156/Y}] -clock vclk2 
set_clock_latency -source -early -max -fall  -0.751189 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_156/Y}] -clock vclk2 
set_clock_latency -source -late -min -rise  -0.695316 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_156/Y}] -clock vclk2 
set_clock_latency -source -late -min -fall  -0.751189 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_156/Y}] -clock vclk2 
set_clock_latency -source -late -max -rise  -0.695316 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_156/Y}] -clock vclk2 
set_clock_latency -source -late -max -fall  -0.751189 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_156/Y}] -clock vclk2 
set_clock_latency -source -early -min -rise  -0.695316 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_154/Y}] -clock vclk2 
set_clock_latency -source -early -min -fall  -0.751189 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_154/Y}] -clock vclk2 
set_clock_latency -source -early -max -rise  -0.695316 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_154/Y}] -clock vclk2 
set_clock_latency -source -early -max -fall  -0.751189 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_154/Y}] -clock vclk2 
set_clock_latency -source -late -min -rise  -0.695316 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_154/Y}] -clock vclk2 
set_clock_latency -source -late -min -fall  -0.751189 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_154/Y}] -clock vclk2 
set_clock_latency -source -late -max -rise  -0.695316 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_154/Y}] -clock vclk2 
set_clock_latency -source -late -max -fall  -0.751189 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_154/Y}] -clock vclk2 
set_clock_latency -source -early -min -rise  -0.695316 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_152/Y}] -clock vclk2 
set_clock_latency -source -early -min -fall  -0.751189 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_152/Y}] -clock vclk2 
set_clock_latency -source -early -max -rise  -0.695316 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_152/Y}] -clock vclk2 
set_clock_latency -source -early -max -fall  -0.751189 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_152/Y}] -clock vclk2 
set_clock_latency -source -late -min -rise  -0.695316 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_152/Y}] -clock vclk2 
set_clock_latency -source -late -min -fall  -0.751189 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_152/Y}] -clock vclk2 
set_clock_latency -source -late -max -rise  -0.695316 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_152/Y}] -clock vclk2 
set_clock_latency -source -late -max -fall  -0.751189 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_152/Y}] -clock vclk2 
set_clock_latency -source -early -min -rise  0.8665 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_150/Y}] -clock vclk1 
set_clock_latency -source -early -min -fall  0.7772 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_150/Y}] -clock vclk1 
set_clock_latency -source -early -max -rise  0.8665 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_150/Y}] -clock vclk1 
set_clock_latency -source -early -max -fall  0.7772 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_150/Y}] -clock vclk1 
set_clock_latency -source -late -min -rise  0.8665 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_150/Y}] -clock vclk1 
set_clock_latency -source -late -min -fall  0.7772 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_150/Y}] -clock vclk1 
set_clock_latency -source -late -max -rise  0.8665 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_150/Y}] -clock vclk1 
set_clock_latency -source -late -max -fall  0.7772 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_150/Y}] -clock vclk1 
set_clock_latency -source -early -min -rise  -0.695316 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_160/Y}] -clock vclk2 
set_clock_latency -source -early -min -fall  -0.751189 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_160/Y}] -clock vclk2 
set_clock_latency -source -early -max -rise  -0.695316 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_160/Y}] -clock vclk2 
set_clock_latency -source -early -max -fall  -0.751189 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_160/Y}] -clock vclk2 
set_clock_latency -source -late -min -rise  -0.695316 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_160/Y}] -clock vclk2 
set_clock_latency -source -late -min -fall  -0.751189 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_160/Y}] -clock vclk2 
set_clock_latency -source -late -max -rise  -0.695316 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_160/Y}] -clock vclk2 
set_clock_latency -source -late -max -fall  -0.751189 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_160/Y}] -clock vclk2 
set_clock_latency -source -early -min -rise  -0.695316 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_158/Y}] -clock vclk2 
set_clock_latency -source -early -min -fall  -0.751189 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_158/Y}] -clock vclk2 
set_clock_latency -source -early -max -rise  -0.695316 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_158/Y}] -clock vclk2 
set_clock_latency -source -early -max -fall  -0.751189 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_158/Y}] -clock vclk2 
set_clock_latency -source -late -min -rise  -0.695316 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_158/Y}] -clock vclk2 
set_clock_latency -source -late -min -fall  -0.751189 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_158/Y}] -clock vclk2 
set_clock_latency -source -late -max -rise  -0.695316 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_158/Y}] -clock vclk2 
set_clock_latency -source -late -max -fall  -0.751189 [get_pins {DTMF_INST/TEST_CONTROL_INST/i_158/Y}] -clock vclk2 
