// Seed: 855833791
module module_0 ();
  logic [-1 'b0 : 1] id_1;
  wire id_2;
  bit id_3 = id_2;
  id_4 :
  assert property (@(negedge 1'b0) -1)
  else $signed(2);
  ;
  assign module_1.id_10 = 0;
  always @(*) id_3 = id_4;
  wire [-1 'b0 : -1] id_5;
  wire id_6;
  logic [-1  |  -1 : -1] id_7;
  wire [1 'b0 &&  1 : -1] id_8;
endmodule
macromodule module_1 (
    input  tri  id_0
    , id_10, id_11,
    output wor  id_1
    , id_12,
    input  tri1 id_2,
    input  tri0 id_3
    , id_13,
    input  tri  id_4,
    input  wand id_5,
    input  tri0 id_6,
    input  tri  id_7,
    input  wire id_8
);
  assign id_12 = (-1);
  module_0 modCall_1 ();
  assign id_11 = id_3;
  logic id_14 = id_6;
endmodule
