{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/05_15_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v",
      "2": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15may/Validation/RTL_testcases/GJC-IO-Testcases/GJC16/results_dir/.././rtl/GJC16.v"
  },
  "hierTree": [
      {
          "file": "2",
          "internalSignals": [
              {
                  "name": "clk_buf_i",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "clk_i_buf",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "const1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_i_buf",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_o_buf",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "enable_buf",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "reset_n_buf",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 10,
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "buf0_",
                   "line": 29,
                   "module":  "I_BUF",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "buf1_",
                   "line": 30,
                   "module":  "I_BUF",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "buf2_",
                   "line": 31,
                   "module":  "I_BUF",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "buf3_",
                   "line": 32,
                   "module":  "I_BUF",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "buf4_",
                   "line": 33,
                   "module":  "I_BUF",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "clock_buffer",
                   "line": 35,
                   "module":  "CLK_BUF",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "data_o_ddr",
                   "line": 39,
                   "module":  "O_DDR",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "ddr_buf",
                   "line": 37,
                   "module":  "O_BUF",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "data_i",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "reset_n",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "enable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk_i",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_o",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "GJC16"
      }
  ],
  "modules": {
      "CLK_BUF": {
          "file": "1",
          "language": "SystemVerilog",
          "line": 41,
          "module": "CLK_BUF",
          "ports": [
              {
                  "direction": "Input",
                  "name": "I",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "O",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "I_BUF": {
          "file": "1",
          "language": "SystemVerilog",
          "line": 286,
          "module": "I_BUF",
          "parameters": [
              {
                  "name": "WEAK_KEEPER",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "I",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "EN",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "O",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "O_BUF": {
          "file": "1",
          "language": "SystemVerilog",
          "line": 543,
          "module": "O_BUF",
          "ports": [
              {
                  "direction": "Input",
                  "name": "I",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "O",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "O_DDR": {
          "file": "1",
          "language": "SystemVerilog",
          "line": 566,
          "module": "O_DDR",
          "ports": [
              {
                  "direction": "Input",
                  "name": "D",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "R",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "E",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "C",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "Q",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      }
  }
}
