rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/MultipleCells/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/MultipleCells/yosys_script.tcl)

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+1 (git sha1 5813809ad, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_exe' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_ops' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `aigmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `alumacc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_eqn' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `assertpmux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `async2sync' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmvcp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `autoname' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `blackbox' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bugpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bwmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `check' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chformal' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chtype' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean_zerowidth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clk2fflogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clkbufmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect_rpc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connwrappers' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_fixup' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_sop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `copy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cutpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `debug' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `delete' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `deminout' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `demuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `design' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffinit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflegalize' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflibmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffunmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dump' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `echo' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ecp5_gsr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `edgetypes' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `efinix_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_induct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_make' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_mark' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_purge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_remove' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_simple' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_status' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_struct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `expose' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_counter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_fa' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extractinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flatten' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flowmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fmcombine' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `formalff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `freduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_detect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_expand' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_export' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_info' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_recode' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fst2tb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `gatemate_foldinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `glift' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `greenpak4_dffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `help' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hierarchy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hilomap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `history' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_braminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_wrapcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `insbuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `iopadmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `log' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `logger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ls' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ltp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `lut2mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `maccmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bmux2rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bram' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_collect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_libmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_memx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_narrow' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_nordff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_unpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `mutate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxcover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `nlutmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `onehot' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_demorgan' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_expr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_ffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut_ins' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_feedback' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_priority' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_widen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_merge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_muxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `paramap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `peepopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `plugin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmux2shiftx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmuxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `portlist' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `prep' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `printattrs' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_arst' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dlatch' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_init' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_memwr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_prune' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rmdead' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qbfsat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qwp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_liberty' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `recover_names' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rename' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rmports' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scatter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scratchpad' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `script' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `select' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setattr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setundef' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `show' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shregmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sim' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `simplemap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitcells' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitnets' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sta' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `stat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `submod' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `supercover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_achronix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_anlogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_coolrunner2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_easic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ecp5' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_efinix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_fabulous' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gatemate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gowin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_greenpak4' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ice40' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel_alm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_machxo2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_nexus' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_quicklogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_sf2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_xilinx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synthprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tcl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `techmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tee' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_abcloop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_autotb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_cell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_pmgen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `torder' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tribuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `uniquify' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verific' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defaults' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defines' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `viz' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wbflip' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wreduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_btor' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_cxxrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_edif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_file' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_firrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_intersynth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_simpleUsing Yosys read_systemverilog command
c' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smt2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_spice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_table' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_xaiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dffopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_srl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `zinit' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/MultipleCells/top.sv:1:1: No timescale set for "top".

[WRN:PA0205] UHDM-integration-tests/tests/MultipleCells/top.sv:6:1: No timescale set for "assigner".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/MultipleCells/top.sv:6:1: Compile module "work@assigner".

[INF:CP0303] UHDM-integration-tests/tests/MultipleCells/top.sv:1:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[INF:CP0335] UHDM-integration-tests/tests/MultipleCells/top.sv:7:3: Compile generate block "work@top.asgn0.genblk1".

[INF:CP0335] UHDM-integration-tests/tests/MultipleCells/top.sv:9:3: Compile generate block "work@top.asgn1.genblk2".

[NTE:EL0503] UHDM-integration-tests/tests/MultipleCells/top.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@assigner (work@assigner), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:6:1, endln:11:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@assigner
  |vpiParameter:
  \_parameter: (work@assigner.invert), line:6:29, endln:6:35
    |vpiParent:
    \_module_inst: work@assigner (work@assigner), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:6:1, endln:11:10
    |UINT:0
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:invert
    |vpiFullName:work@assigner.invert
  |vpiParamAssign:
  \_param_assign: , line:6:29, endln:6:39
    |vpiParent:
    \_module_inst: work@assigner (work@assigner), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:6:1, endln:11:10
    |vpiRhs:
    \_constant: , line:6:38, endln:6:39
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@assigner.invert), line:6:29, endln:6:35
  |vpiDefName:work@assigner
  |vpiNet:
  \_logic_net: (work@assigner.inp), line:6:53, endln:6:56
    |vpiParent:
    \_module_inst: work@assigner (work@assigner), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:6:1, endln:11:10
    |vpiName:inp
    |vpiFullName:work@assigner.inp
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@assigner.out), line:6:69, endln:6:72
    |vpiParent:
    \_module_inst: work@assigner (work@assigner), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:6:1, endln:11:10
    |vpiName:out
    |vpiFullName:work@assigner.out
    |vpiNetType:48
  |vpiPort:
  \_port: (inp), line:6:53, endln:6:56
    |vpiParent:
    \_module_inst: work@assigner (work@assigner), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:6:1, endln:11:10
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@assigner.inp), line:6:53, endln:6:56
    |vpiTypedef:
    \_logic_typespec: , line:6:48, endln:6:52
  |vpiPort:
  \_port: (out), line:6:69, endln:6:72
    |vpiParent:
    \_module_inst: work@assigner (work@assigner), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:6:1, endln:11:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@assigner.out), line:6:69, endln:6:72
    |vpiTypedef:
    \_logic_typespec: , line:6:65, endln:6:68
  |vpiGenStmt:
  \_gen_if: , line:7:3, endln:7:5
    |vpiParent:
    \_module_inst: work@assigner (work@assigner), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:6:1, endln:11:10
    |vpiCondition:
    \_operation: , line:7:7, endln:7:14
      |vpiOpType:3
      |vpiOperand:
      \_ref_obj: (invert), line:7:8, endln:7:14
        |vpiParent:
        \_operation: , line:7:7, endln:7:14
        |vpiName:invert
    |vpiStmt:
    \_begin: 
      |vpiStmt:
      \_cont_assign: , line:8:12, endln:8:21
        |vpiRhs:
        \_ref_obj: (inp), line:8:18, endln:8:21
          |vpiParent:
          \_cont_assign: , line:8:12, endln:8:21
          |vpiName:inp
          |vpiActual:
          \_logic_net: (work@top.asgn0.inp), line:6:53, endln:6:56
        |vpiLhs:
        \_ref_obj: (out), line:8:12, endln:8:15
          |vpiParent:
          \_cont_assign: , line:8:12, endln:8:21
          |vpiName:out
          |vpiActual:
          \_logic_net: (work@top.asgn0.out), line:6:69, endln:6:72
  |vpiGenStmt:
  \_gen_if: , line:9:3, endln:9:5
    |vpiParent:
    \_module_inst: work@assigner (work@assigner), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:6:1, endln:11:10
    |vpiCondition:
    \_ref_obj: (invert), line:9:7, endln:9:13
      |vpiName:invert
    |vpiStmt:
    \_begin: 
      |vpiStmt:
      \_cont_assign: , line:10:12, endln:10:22
        |vpiRhs:
        \_operation: , line:10:18, endln:10:22
          |vpiParent:
          \_cont_assign: , line:10:12, endln:10:22
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (inp), line:10:19, endln:10:22
            |vpiParent:
            \_operation: , line:10:18, endln:10:22
            |vpiName:inp
            |vpiActual:
            \_logic_net: (work@top.asgn0.inp), line:6:53, endln:6:56
        |vpiLhs:
        \_ref_obj: (out), line:10:12, endln:10:15
          |vpiParent:
          \_cont_assign: , line:10:12, endln:10:22
          |vpiName:out
          |vpiActual:
          \_logic_net: (work@top.asgn0.out), line:6:69, endln:6:72
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:1:1, endln:4:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.i), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:1:1, endln:4:10
    |vpiName:i
    |vpiFullName:work@top.i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.o1), line:1:38, endln:1:40
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:1:1, endln:4:10
    |vpiName:o1
    |vpiFullName:work@top.o1
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@top.o2), line:1:53, endln:1:55
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:1:1, endln:4:10
    |vpiName:o2
    |vpiFullName:work@top.o2
    |vpiNetType:48
  |vpiPort:
  \_port: (i), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:1:1, endln:4:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.i), line:1:24, endln:1:25
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:23
  |vpiPort:
  \_port: (o1), line:1:38, endln:1:40
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:1:1, endln:4:10
    |vpiName:o1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o1), line:1:38, endln:1:40
    |vpiTypedef:
    \_logic_typespec: , line:1:34, endln:1:37
  |vpiPort:
  \_port: (o2), line:1:53, endln:1:55
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:1:1, endln:4:10
    |vpiName:o2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o2), line:1:53, endln:1:55
    |vpiTypedef:
    \_logic_typespec: , line:1:49, endln:1:52
  |vpiRefModule:
  \_ref_module: work@assigner (asgn0), line:2:27, endln:2:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:1:1, endln:4:10
    |vpiName:asgn0
    |vpiDefName:work@assigner
    |vpiActual:
    \_module_inst: work@assigner (work@assigner), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:6:1, endln:11:10
    |vpiPort:
    \_port: (inp), line:2:33, endln:2:40
      |vpiName:inp
      |vpiHighConn:
      \_ref_obj: (i), line:2:38, endln:2:39
        |vpiName:i
        |vpiActual:
        \_logic_net: (work@top.i), line:1:24, endln:1:25
    |vpiPort:
    \_port: (out), line:2:42, endln:2:50
      |vpiName:out
      |vpiHighConn:
      \_ref_obj: (o1), line:2:47, endln:2:49
        |vpiName:o1
        |vpiActual:
        \_logic_net: (work@top.o1), line:1:38, endln:1:40
  |vpiRefModule:
  \_ref_module: work@assigner (asgn1), line:3:27, endln:3:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:1:1, endln:4:10
    |vpiName:asgn1
    |vpiDefName:work@assigner
    |vpiActual:
    \_module_inst: work@assigner (work@assigner), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:6:1, endln:11:10
    |vpiPort:
    \_port: (inp), line:3:33, endln:3:40
      |vpiName:inp
      |vpiHighConn:
      \_ref_obj: (i), line:3:38, endln:3:39
        |vpiName:i
        |vpiActual:
        \_logic_net: (work@top.i), line:1:24, endln:1:25
    |vpiPort:
    \_port: (out), line:3:42, endln:3:50
      |vpiName:out
      |vpiHighConn:
      \_ref_obj: (o2), line:3:47, endln:3:49
        |vpiName:o2
        |vpiActual:
        \_logic_net: (work@top.o2), line:1:53, endln:1:55
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:1:1, endln:4:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.i), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_logic_typespec: , line:1:19, endln:1:23
    |vpiName:i
    |vpiFullName:work@top.i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.o1), line:1:38, endln:1:40
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_logic_typespec: , line:1:34, endln:1:37
    |vpiName:o1
    |vpiFullName:work@top.o1
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@top.o2), line:1:53, endln:1:55
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_logic_typespec: , line:1:49, endln:1:52
    |vpiName:o2
    |vpiFullName:work@top.o2
    |vpiNetType:48
  |vpiTopModule:1
  |vpiPort:
  \_port: (i), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:1:1, endln:4:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.i), line:1:24, endln:1:25
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiActual:
      \_logic_net: (work@top.i), line:1:24, endln:1:25
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:23
  |vpiPort:
  \_port: (o1), line:1:38, endln:1:40
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:1:1, endln:4:10
    |vpiName:o1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o1), line:1:38, endln:1:40
      |vpiName:o1
      |vpiFullName:work@top.o1
      |vpiActual:
      \_logic_net: (work@top.o1), line:1:38, endln:1:40
    |vpiTypedef:
    \_logic_typespec: , line:1:34, endln:1:37
  |vpiPort:
  \_port: (o2), line:1:53, endln:1:55
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:1:1, endln:4:10
    |vpiName:o2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o2), line:1:53, endln:1:55
      |vpiName:o2
      |vpiFullName:work@top.o2
      |vpiActual:
      \_logic_net: (work@top.o2), line:1:53, endln:1:55
    |vpiTypedef:
    \_logic_typespec: , line:1:49, endln:1:52
  |vpiModule:
  \_module_inst: work@assigner (work@top.asgn0), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:2:4, endln:2:52
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:1:1, endln:4:10
    |vpiName:asgn0
    |vpiFullName:work@top.asgn0
    |vpiParameter:
    \_parameter: (work@top.asgn0.invert), line:6:29, endln:6:35
      |vpiParent:
      \_module_inst: work@assigner (work@top.asgn0), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:2:4, endln:2:52
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_parameter: (work@top.asgn0.invert), line:6:29, endln:6:35
      |vpiName:invert
      |vpiFullName:work@top.asgn0.invert
    |vpiParamAssign:
    \_param_assign: , line:6:29, endln:6:39
      |vpiParent:
      \_module_inst: work@assigner (work@top.asgn0), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:2:4, endln:2:52
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:6:38, endln:6:39
        |vpiDecompile:0
        |vpiSize:32
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.asgn0.invert), line:6:29, endln:6:35
    |vpiDefName:work@assigner
    |vpiDefFile:UHDM-integration-tests/tests/MultipleCells/top.sv
    |vpiDefLineNo:6
    |vpiNet:
    \_logic_net: (work@top.asgn0.inp), line:6:53, endln:6:56
      |vpiParent:
      \_module_inst: work@assigner (work@top.asgn0), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:2:4, endln:2:52
      |vpiTypespec:
      \_logic_typespec: , line:6:48, endln:6:52
      |vpiName:inp
      |vpiFullName:work@top.asgn0.inp
      |vpiNetType:1
    |vpiNet:
    \_logic_net: (work@top.asgn0.out), line:6:69, endln:6:72
      |vpiParent:
      \_module_inst: work@assigner (work@top.asgn0), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:2:4, endln:2:52
      |vpiTypespec:
      \_logic_typespec: , line:6:65, endln:6:68
      |vpiName:out
      |vpiFullName:work@top.asgn0.out
      |vpiNetType:48
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:1:1, endln:4:10
    |vpiPort:
    \_port: (inp), line:6:53, endln:6:56
      |vpiParent:
      \_module_inst: work@assigner (work@top.asgn0), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:2:4, endln:2:52
      |vpiName:inp
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@top.i), line:2:38, endln:2:39
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_logic_net: (work@top.i), line:1:24, endln:1:25
      |vpiLowConn:
      \_ref_obj: (work@top.asgn0.inp), line:2:34, endln:2:37
        |vpiName:inp
        |vpiFullName:work@top.asgn0.inp
        |vpiActual:
        \_logic_net: (work@top.asgn0.inp), line:6:53, endln:6:56
      |vpiTypedef:
      \_logic_typespec: , line:6:48, endln:6:52
    |vpiPort:
    \_port: (out), line:6:69, endln:6:72
      |vpiParent:
      \_module_inst: work@assigner (work@top.asgn0), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:2:4, endln:2:52
      |vpiName:out
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@top.o1), line:2:47, endln:2:49
        |vpiName:o1
        |vpiFullName:work@top.o1
        |vpiActual:
        \_logic_net: (work@top.o1), line:1:38, endln:1:40
      |vpiLowConn:
      \_ref_obj: (work@top.asgn0.out), line:2:43, endln:2:46
        |vpiName:out
        |vpiFullName:work@top.asgn0.out
        |vpiActual:
        \_logic_net: (work@top.asgn0.out), line:6:69, endln:6:72
      |vpiTypedef:
      \_logic_typespec: , line:6:65, endln:6:68
    |vpiGenScopeArray:
    \_gen_scope_array: (work@top.asgn0.genblk1), line:7:3, endln:8:22
      |vpiParent:
      \_module_inst: work@assigner (work@top.asgn0), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:2:4, endln:2:52
      |vpiName:genblk1
      |vpiFullName:work@top.asgn0.genblk1
      |vpiGenScope:
      \_gen_scope: (work@top.asgn0.genblk1)
        |vpiParent:
        \_gen_scope_array: (work@top.asgn0.genblk1), line:7:3, endln:8:22
        |vpiFullName:work@top.asgn0.genblk1
        |vpiContAssign:
        \_cont_assign: , line:8:12, endln:8:21
          |vpiParent:
          \_gen_scope: (work@top.asgn0.genblk1)
          |vpiRhs:
          \_ref_obj: (work@top.asgn0.genblk1.inp), line:8:18, endln:8:21
            |vpiParent:
            \_cont_assign: , line:8:12, endln:8:21
            |vpiName:inp
            |vpiFullName:work@top.asgn0.genblk1.inp
            |vpiActual:
            \_logic_net: (work@top.asgn0.inp), line:6:53, endln:6:56
          |vpiLhs:
          \_ref_obj: (work@top.asgn0.genblk1.out), line:8:12, endln:8:15
            |vpiParent:
            \_cont_assign: , line:8:12, endln:8:21
            |vpiName:out
            |vpiFullName:work@top.asgn0.genblk1.out
            |vpiActual:
            \_logic_net: (work@top.asgn0.out), line:6:69, endln:6:72
  |vpiModule:
  \_module_inst: work@assigner (work@top.asgn1), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:3:4, endln:3:52
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:1:1, endln:4:10
    |vpiName:asgn1
    |vpiFullName:work@top.asgn1
    |vpiParameter:
    \_parameter: (work@top.asgn1.invert), line:6:29, endln:6:35
      |vpiParent:
      \_module_inst: work@assigner (work@top.asgn1), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:3:4, endln:3:52
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_parameter: (work@top.asgn1.invert), line:6:29, endln:6:35
      |vpiName:invert
      |vpiFullName:work@top.asgn1.invert
    |vpiParamAssign:
    \_param_assign: , line:6:29, endln:6:39
      |vpiParent:
      \_module_inst: work@assigner (work@top.asgn1), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:3:4, endln:3:52
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:6:38, endln:6:39
        |vpiDecompile:1
        |vpiSize:32
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.asgn1.invert), line:6:29, endln:6:35
    |vpiDefName:work@assigner
    |vpiDefFile:UHDM-integration-tests/tests/MultipleCells/top.sv
    |vpiDefLineNo:6
    |vpiNet:
    \_logic_net: (work@top.asgn1.inp), line:6:53, endln:6:56
      |vpiParent:
      \_module_inst: work@assigner (work@top.asgn1), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:3:4, endln:3:52
      |vpiTypespec:
      \_logic_typespec: , line:6:48, endln:6:52
      |vpiName:inp
      |vpiFullName:work@top.asgn1.inp
      |vpiNetType:1
    |vpiNet:
    \_logic_net: (work@top.asgn1.out), line:6:69, endln:6:72
      |vpiParent:
      \_module_inst: work@assigner (work@top.asgn1), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:3:4, endln:3:52
      |vpiTypespec:
      \_logic_typespec: , line:6:65, endln:6:68
      |vpiName:out
      |vpiFullName:work@top.asgn1.out
      |vpiNetType:48
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:1:1, endln:4:10
    |vpiPort:
    \_port: (inp), line:6:53, endln:6:56
      |vpiParent:
      \_module_inst: work@assigner (work@top.asgn1), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:3:4, endln:3:52
      |vpiName:inp
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@top.i), line:3:38, endln:3:39
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_logic_net: (work@top.i), line:1:24, endln:1:25
      |vpiLowConn:
      \_ref_obj: (work@top.asgn1.inp), line:3:34, endln:3:37
        |vpiName:inp
        |vpiFullName:work@top.asgn1.inp
        |vpiActual:
        \_logic_net: (work@top.asgn1.inp), line:6:53, endln:6:56
      |vpiTypedef:
      \_logic_typespec: , line:6:48, endln:6:52
    |vpiPort:
    \_port: (out), line:6:69, endln:6:72
      |vpiParent:
      \_module_inst: work@assigner (work@top.asgn1), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:3:4, endln:3:52
      |vpiName:out
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@top.o2), line:3:47, endln:3:49
        |vpiName:o2
        |vpiFullName:work@top.o2
        |vpiActual:
        \_logic_net: (work@top.o2), line:1:53, endln:1:55
      |vpiLowConn:
      \_ref_obj: (work@top.asgn1.out), line:3:43, endln:3:46
        |vpiName:out
        |vpiFullName:work@top.asgn1.out
        |vpiActual:
        \_logic_net: (work@top.asgn1.out), line:6:69, endln:6:72
      |vpiTypedef:
      \_logic_typespec: , line:6:65, endln:6:68
    |vpiGenScopeArray:
    \_gen_scope_array: (work@top.asgn1.genblk2), line:9:3, endln:10:23
      |vpiParent:
      \_module_inst: work@assigner (work@top.asgn1), file:UHDM-integration-tests/tests/MultipleCells/top.sv, line:3:4, endln:3:52
      |vpiName:genblk2
      |vpiFullName:work@top.asgn1.genblk2
      |vpiGenScope:
      \_gen_scope: (work@top.asgn1.genblk2)
        |vpiParent:
        \_gen_scope_array: (work@top.asgn1.genblk2), line:9:3, endln:10:23
        |vpiFullName:work@top.asgn1.genblk2
        |vpiContAssign:
        \_cont_assign: , line:10:12, endln:10:22
          |vpiParent:
          \_gen_scope: (work@top.asgn1.genblk2)
          |vpiRhs:
          \_operation: , line:10:18, endln:10:22
            |vpiParent:
            \_cont_assign: , line:10:12, endln:10:22
            |vpiOpType:4
            |vpiOperand:
            \_ref_obj: (work@top.asgn1.genblk2.inp), line:10:19, endln:10:22
              |vpiParent:
              \_operation: , line:10:18, endln:10:22
              |vpiName:inp
              |vpiFullName:work@top.asgn1.genblk2.inp
          |vpiLhs:
          \_ref_obj: (work@top.asgn1.genblk2.out), line:10:12, endln:10:15
            |vpiParent:
            \_cont_assign: , line:10:12, endln:10:22
            |vpiName:out
            |vpiFullName:work@top.asgn1.genblk2.out
            |vpiActual:
            \_logic_net: (work@top.asgn1.out), line:6:69, endln:6:72
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'invert' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'invert' of type 'parameter'
      Object '' of type 'constant'
    Object 'inp' of type 'logic_net'
    Object 'out' of type 'logic_net'
  Object '' of type 'module_inst'
    Object 'i' of type 'logic_net'
    Object 'o1' of type 'logic_net'
    Object 'o2' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'asgn0' of type 'module_inst'
      Object 'invert' of type 'parameter'
      Object '' of type 'param_assign'
        Object 'invert' of type 'parameter'
        Object '' of type 'constant'
