// Seed: 951796577
module module_0 (
    output wor id_0,
    input tri0 id_1,
    output wire id_2,
    input tri0 id_3,
    output supply1 id_4,
    output wor id_5,
    input supply1 id_6,
    input wand id_7,
    input wire id_8,
    input wire id_9
);
  assign id_0 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    output uwire id_3,
    input logic id_4,
    input tri id_5,
    output logic id_6
);
  assign id_3 = 1;
  always @(posedge id_2) id_6 <= id_4;
  module_0(
      id_3, id_5, id_3, id_2, id_3, id_3, id_1, id_1, id_2, id_5
  );
endmodule
