ENOMEM	,	V_14
DC_UNLOCK	,	V_42
bits_per_pixel	,	V_64
mc_regs	,	V_9
xres	,	V_63
gx1_set_hw_palette_reg	,	F_14
fix	,	V_59
DC_TCFG_VSYE	,	V_72
DC_H_TIMING_3	,	V_82
MC_BANK_CFG	,	V_15
DC_H_TIMING_2	,	V_81
DC_H_TIMING_1	,	V_80
val	,	V_2
regno	,	V_90
DC_TCFG_HSYE	,	V_71
gx1_set_mode	,	F_11
DC_FB_ST_OFFSET	,	V_58
DC_TCFG_TGEN	,	V_47
var	,	V_62
DC_GCFG_CMPE	,	V_49
fb_base	,	V_13
DC_GCFG_DCLK_DIV_1	,	V_54
lower_margin	,	V_77
fb_info	,	V_21
vsync_len	,	V_78
vblankstart	,	V_36
tcfg	,	V_26
CONFIG_CCR3	,	V_6
DC_GCFG_VRDY	,	V_55
flags	,	V_4
dram_size	,	V_12
upper_margin	,	V_79
dclk_div	,	V_28
DC_GCFG_DFHPSL_POS	,	V_57
gx1_frame_buffer_size	,	F_7
ccr3	,	V_3
dc_regs	,	V_41
configure_display	,	V_89
MC_GBASE_ADD	,	V_19
DC_V_TIMING_3	,	V_86
hsyncstart	,	V_31
DC_V_TIMING_2	,	V_85
DC_V_TIMING_1	,	V_84
left_margin	,	V_75
u8	,	T_1
d	,	V_11
DC_GENERAL_CFG	,	V_44
hsyncend	,	V_32
gx1_gx_base	,	F_6
DC_LINE_DELTA	,	V_61
DC_FP_H_TIMING	,	V_83
blue	,	V_93
right_margin	,	V_73
udelay	,	F_13
gx1_read_conf_reg	,	F_1
vtotal	,	V_40
DC_GCFG_DCLK_MASK	,	V_51
vid_ops	,	V_52
DC_GCFG_DFHPEL_POS	,	V_56
__iomem	,	T_2
hblankend	,	V_33
DC_OCFG_PDEL	,	V_67
red	,	V_91
DC_OCFG_PDEH	,	V_68
reg	,	V_1
u32	,	T_3
DC_PAL_DATA	,	V_95
MC_GADD_GBADD_MASK	,	V_20
DC_BUF_SIZE	,	V_65
DC_UNLOCK_CODE	,	V_43
info	,	V_22
vsyncstart	,	V_37
par	,	V_24
set_dclk	,	V_53
geodefb_par	,	V_23
ocfg	,	V_27
ioremap	,	F_8
gcfg	,	V_25
spin_unlock_irqrestore	,	F_5
DC_GCFG_DFLE	,	V_48
vactive	,	V_35
hblankstart	,	V_30
spin_lock_irqsave	,	F_2
yres	,	V_76
iounmap	,	F_10
hsync_len	,	V_74
vsyncend	,	V_38
line_length	,	V_60
DC_TCFG_FPPE	,	V_70
DC_PAL_ADDRESS	,	V_94
htotal	,	V_34
CONFIG_CCR3_MAPEN	,	V_7
bank_cfg	,	V_10
vblankend	,	V_39
DC_TIMING_CFG	,	V_45
hactive	,	V_29
inb	,	F_4
outb	,	F_3
MC_BCFG_DIMM0_PG_SZ_MASK	,	V_16
gx1_conf_reg_lock	,	V_5
DC_OCFG_PCKE	,	V_66
readl	,	F_9
green	,	V_92
writel	,	F_12
DC_GCFG_DECE	,	V_50
CONFIG_GCR	,	V_8
DC_TCFG_BLKE	,	V_46
MC_BCFG_DIMM0_SZ_MASK	,	V_18
DC_OUTPUT_CFG	,	V_88
DC_OCFG_8BPP	,	V_69
MC_BCFG_DIMM0_PG_SZ_NO_DIMM	,	V_17
DC_FP_V_TIMING	,	V_87
