--
--	Conversion of design1.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun May 22 20:03:21 2022
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__LED1_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__LED1_net_0 : bit;
SIGNAL tmpIO_0__LED1_net_0 : bit;
TERMINAL tmpSIOVREF__LED1_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__LED1_net_0 : bit;
SIGNAL \LCD_Char:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \LCD_Char:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \LCD_Char:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \LCD_Char:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \LCD_Char:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \LCD_Char:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \LCD_Char:tmpOE__LCDPort_net_0\ : bit;
SIGNAL \LCD_Char:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \LCD_Char:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \LCD_Char:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \LCD_Char:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \LCD_Char:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \LCD_Char:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \LCD_Char:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \LCD_Char:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \LCD_Char:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \LCD_Char:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \LCD_Char:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \LCD_Char:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \LCD_Char:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \LCD_Char:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \LCD_Char:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL \LCD_Char:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL tmpOE__ROW0_net_0 : bit;
SIGNAL tmpFB_0__ROW0_net_0 : bit;
SIGNAL tmpIO_0__ROW0_net_0 : bit;
TERMINAL tmpSIOVREF__ROW0_net_0 : bit;
TERMINAL Net_1781 : bit;
SIGNAL tmpINTERRUPT_0__ROW0_net_0 : bit;
SIGNAL tmpOE__ROW3_net_0 : bit;
SIGNAL tmpFB_0__ROW3_net_0 : bit;
SIGNAL tmpIO_0__ROW3_net_0 : bit;
TERMINAL tmpSIOVREF__ROW3_net_0 : bit;
TERMINAL Net_1778 : bit;
SIGNAL tmpINTERRUPT_0__ROW3_net_0 : bit;
SIGNAL tmpOE__ROW2_net_0 : bit;
SIGNAL tmpFB_0__ROW2_net_0 : bit;
SIGNAL tmpIO_0__ROW2_net_0 : bit;
TERMINAL tmpSIOVREF__ROW2_net_0 : bit;
TERMINAL Net_1782 : bit;
SIGNAL tmpINTERRUPT_0__ROW2_net_0 : bit;
SIGNAL tmpOE__ROW1_net_0 : bit;
SIGNAL tmpFB_0__ROW1_net_0 : bit;
SIGNAL tmpIO_0__ROW1_net_0 : bit;
TERMINAL tmpSIOVREF__ROW1_net_0 : bit;
TERMINAL Net_1783 : bit;
SIGNAL tmpINTERRUPT_0__ROW1_net_0 : bit;
SIGNAL tmpOE__COL2_net_0 : bit;
SIGNAL tmpFB_0__COL2_net_0 : bit;
SIGNAL tmpIO_0__COL2_net_0 : bit;
TERMINAL tmpSIOVREF__COL2_net_0 : bit;
TERMINAL Net_52 : bit;
SIGNAL tmpINTERRUPT_0__COL2_net_0 : bit;
TERMINAL Net_58 : bit;
SIGNAL tmpOE__COL1_net_0 : bit;
SIGNAL tmpFB_0__COL1_net_0 : bit;
SIGNAL tmpIO_0__COL1_net_0 : bit;
TERMINAL tmpSIOVREF__COL1_net_0 : bit;
TERMINAL Net_43 : bit;
SIGNAL tmpINTERRUPT_0__COL1_net_0 : bit;
SIGNAL tmpOE__POT1_net_0 : bit;
SIGNAL tmpFB_0__POT1_net_0 : bit;
TERMINAL Net_1704 : bit;
SIGNAL tmpIO_0__POT1_net_0 : bit;
TERMINAL tmpSIOVREF__POT1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__POT1_net_0 : bit;
TERMINAL Net_59 : bit;
TERMINAL Net_60 : bit;
TERMINAL Net_57 : bit;
SIGNAL tmpOE__COL3_net_0 : bit;
SIGNAL tmpFB_0__COL3_net_0 : bit;
SIGNAL tmpIO_0__COL3_net_0 : bit;
TERMINAL tmpSIOVREF__COL3_net_0 : bit;
TERMINAL Net_62 : bit;
SIGNAL tmpINTERRUPT_0__COL3_net_0 : bit;
SIGNAL Net_1176 : bit;
SIGNAL \Timer:Net_260\ : bit;
SIGNAL Net_1717 : bit;
SIGNAL \Timer:Net_55\ : bit;
SIGNAL \Timer:Net_53\ : bit;
SIGNAL Net_10 : bit;
SIGNAL \Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer:TimerUDB:control_7\ : bit;
SIGNAL \Timer:TimerUDB:control_6\ : bit;
SIGNAL \Timer:TimerUDB:control_5\ : bit;
SIGNAL \Timer:TimerUDB:control_4\ : bit;
SIGNAL \Timer:TimerUDB:control_3\ : bit;
SIGNAL \Timer:TimerUDB:control_2\ : bit;
SIGNAL \Timer:TimerUDB:control_1\ : bit;
SIGNAL \Timer:TimerUDB:control_0\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer:TimerUDB:capture_last\ : bit;
SIGNAL \Timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer:TimerUDB:run_mode\ : bit;
SIGNAL \Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer:TimerUDB:status_tc\ : bit;
SIGNAL \Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer:TimerUDB:per_zero\ : bit;
SIGNAL \Timer:TimerUDB:tc_i\ : bit;
SIGNAL \Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1715 : bit;
SIGNAL \Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer:TimerUDB:status_6\ : bit;
SIGNAL \Timer:TimerUDB:status_5\ : bit;
SIGNAL \Timer:TimerUDB:status_4\ : bit;
SIGNAL \Timer:TimerUDB:status_0\ : bit;
SIGNAL \Timer:TimerUDB:status_1\ : bit;
SIGNAL \Timer:TimerUDB:status_2\ : bit;
SIGNAL \Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer:TimerUDB:status_3\ : bit;
SIGNAL \Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_12 : bit;
SIGNAL \Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc11\ : bit;
SIGNAL \Timer:TimerUDB:nc14\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc10\ : bit;
SIGNAL \Timer:TimerUDB:nc13\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc2\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc9\ : bit;
SIGNAL \Timer:TimerUDB:nc12\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:Net_102\ : bit;
SIGNAL \Timer:Net_266\ : bit;
SIGNAL tmpOE__LED2_net_0 : bit;
SIGNAL tmpFB_0__LED2_net_0 : bit;
SIGNAL tmpIO_0__LED2_net_0 : bit;
TERMINAL tmpSIOVREF__LED2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED2_net_0 : bit;
SIGNAL tmpOE__LED3_net_0 : bit;
SIGNAL tmpFB_0__LED3_net_0 : bit;
SIGNAL tmpIO_0__LED3_net_0 : bit;
TERMINAL tmpSIOVREF__LED3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED3_net_0 : bit;
SIGNAL tmpOE__LED4_net_0 : bit;
SIGNAL tmpFB_0__LED4_net_0 : bit;
SIGNAL tmpIO_0__LED4_net_0 : bit;
TERMINAL tmpSIOVREF__LED4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED4_net_0 : bit;
SIGNAL Net_629 : bit;
SIGNAL Net_2317 : bit;
SIGNAL \Timer_DAC:Net_260\ : bit;
SIGNAL \Timer_DAC:Net_266\ : bit;
SIGNAL \Timer_DAC:Net_51\ : bit;
SIGNAL \Timer_DAC:Net_261\ : bit;
SIGNAL \Timer_DAC:Net_57\ : bit;
SIGNAL Net_1773 : bit;
SIGNAL Net_1774 : bit;
SIGNAL \Timer_DAC:Net_102\ : bit;
SIGNAL \VDAC:Net_83\ : bit;
SIGNAL \VDAC:Net_81\ : bit;
SIGNAL \VDAC:Net_82\ : bit;
TERMINAL Net_3 : bit;
TERMINAL \VDAC:Net_77\ : bit;
SIGNAL tmpOE__Audio_net_0 : bit;
SIGNAL tmpFB_0__Audio_net_0 : bit;
SIGNAL tmpIO_0__Audio_net_0 : bit;
TERMINAL tmpSIOVREF__Audio_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Audio_net_0 : bit;
SIGNAL \UART:Net_9\ : bit;
SIGNAL \UART:Net_61\ : bit;
SIGNAL \UART:BUART:clock_op\ : bit;
SIGNAL \UART:BUART:reset_reg\ : bit;
SIGNAL \UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART:BUART:FinalParityType_1\ : bit;
SIGNAL \UART:BUART:FinalParityType_0\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART:BUART:reset_sr\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_1748 : bit;
SIGNAL \UART:BUART:txn\ : bit;
SIGNAL Net_1760 : bit;
SIGNAL \UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_1756 : bit;
SIGNAL \UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART:BUART:tx_state_1\ : bit;
SIGNAL \UART:BUART:tx_state_0\ : bit;
SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:tx_shift_out\ : bit;
SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:counter_load_not\ : bit;
SIGNAL \UART:BUART:tx_state_2\ : bit;
SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART:BUART:tx_counter_dp\ : bit;
SIGNAL \UART:BUART:sc_out_7\ : bit;
SIGNAL \UART:BUART:sc_out_6\ : bit;
SIGNAL \UART:BUART:sc_out_5\ : bit;
SIGNAL \UART:BUART:sc_out_4\ : bit;
SIGNAL \UART:BUART:sc_out_3\ : bit;
SIGNAL \UART:BUART:sc_out_2\ : bit;
SIGNAL \UART:BUART:sc_out_1\ : bit;
SIGNAL \UART:BUART:sc_out_0\ : bit;
SIGNAL \UART:BUART:tx_counter_tc\ : bit;
SIGNAL \UART:BUART:tx_status_6\ : bit;
SIGNAL \UART:BUART:tx_status_5\ : bit;
SIGNAL \UART:BUART:tx_status_4\ : bit;
SIGNAL \UART:BUART:tx_status_0\ : bit;
SIGNAL \UART:BUART:tx_status_1\ : bit;
SIGNAL \UART:BUART:tx_status_2\ : bit;
SIGNAL \UART:BUART:tx_status_3\ : bit;
SIGNAL Net_1759 : bit;
SIGNAL \UART:BUART:tx_bitclk\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART:BUART:tx_mark\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\ : bit;
SIGNAL \UART:BUART:rx_addressmatch\ : bit;
SIGNAL \UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART:BUART:rx_state_1\ : bit;
SIGNAL \UART:BUART:rx_state_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART:BUART:rx_postpoll\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:hd_shift_out\ : bit;
SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART:BUART:rx_fifofull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:rx_counter_load\ : bit;
SIGNAL \UART:BUART:rx_state_3\ : bit;
SIGNAL \UART:BUART:rx_state_2\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART:BUART:rx_count_2\ : bit;
SIGNAL \UART:BUART:rx_count_1\ : bit;
SIGNAL \UART:BUART:rx_count_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART:BUART:rx_count_6\ : bit;
SIGNAL \UART:BUART:rx_count_5\ : bit;
SIGNAL \UART:BUART:rx_count_4\ : bit;
SIGNAL \UART:BUART:rx_count_3\ : bit;
SIGNAL \UART:BUART:rx_count7_tc\ : bit;
SIGNAL \UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART:BUART:rx_bitclk\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART:BUART:pollingrange\ : bit;
SIGNAL \UART:BUART:pollcount_1\ : bit;
SIGNAL Net_1749 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \UART:BUART:pollcount_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:rx_status_0\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\ : bit;
SIGNAL \UART:BUART:rx_status_1\ : bit;
SIGNAL \UART:BUART:rx_status_2\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART:BUART:rx_status_3\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART:BUART:rx_status_4\ : bit;
SIGNAL \UART:BUART:rx_status_5\ : bit;
SIGNAL \UART:BUART:rx_status_6\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1753 : bit;
SIGNAL \UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART:BUART:rx_break_status\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART:BUART:rx_address_detected\ : bit;
SIGNAL \UART:BUART:rx_last\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Receive_net_0 : bit;
SIGNAL tmpIO_0__Receive_net_0 : bit;
TERMINAL tmpSIOVREF__Receive_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Receive_net_0 : bit;
SIGNAL tmpOE__Transmit_net_0 : bit;
SIGNAL tmpFB_0__Transmit_net_0 : bit;
SIGNAL tmpIO_0__Transmit_net_0 : bit;
TERMINAL tmpSIOVREF__Transmit_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Transmit_net_0 : bit;
SIGNAL \JUMP:PWMUDB:km_run\ : bit;
SIGNAL \JUMP:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_162 : bit;
SIGNAL \JUMP:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \JUMP:PWMUDB:control_7\ : bit;
SIGNAL \JUMP:PWMUDB:control_6\ : bit;
SIGNAL \JUMP:PWMUDB:control_5\ : bit;
SIGNAL \JUMP:PWMUDB:control_4\ : bit;
SIGNAL \JUMP:PWMUDB:control_3\ : bit;
SIGNAL \JUMP:PWMUDB:control_2\ : bit;
SIGNAL \JUMP:PWMUDB:control_1\ : bit;
SIGNAL \JUMP:PWMUDB:control_0\ : bit;
SIGNAL \JUMP:PWMUDB:ctrl_enable\ : bit;
SIGNAL \JUMP:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \JUMP:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \JUMP:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \JUMP:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \JUMP:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \JUMP:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \JUMP:PWMUDB:prevCapture\ : bit;
SIGNAL \JUMP:PWMUDB:capt_rising\ : bit;
SIGNAL \JUMP:PWMUDB:capt_falling\ : bit;
SIGNAL \JUMP:PWMUDB:hwCapture\ : bit;
SIGNAL \JUMP:PWMUDB:hwEnable\ : bit;
SIGNAL \JUMP:PWMUDB:trig_last\ : bit;
SIGNAL \JUMP:PWMUDB:trig_rise\ : bit;
SIGNAL \JUMP:PWMUDB:trig_fall\ : bit;
SIGNAL \JUMP:PWMUDB:trig_out\ : bit;
SIGNAL \JUMP:PWMUDB:runmode_enable\ : bit;
SIGNAL \JUMP:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \JUMP:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \JUMP:PWMUDB:final_enable\ : bit;
SIGNAL \JUMP:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \JUMP:PWMUDB:tc_i\ : bit;
SIGNAL \JUMP:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \JUMP:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \JUMP:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \JUMP:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \JUMP:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \JUMP:PWMUDB:sc_kill\ : bit;
SIGNAL \JUMP:PWMUDB:min_kill\ : bit;
SIGNAL \JUMP:PWMUDB:final_kill\ : bit;
SIGNAL \JUMP:PWMUDB:km_tc\ : bit;
SIGNAL \JUMP:PWMUDB:db_tc\ : bit;
SIGNAL \JUMP:PWMUDB:dith_count_1\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \JUMP:PWMUDB:dith_count_0\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \JUMP:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \JUMP:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \JUMP:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \JUMP:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \JUMP:PWMUDB:dith_sel\ : bit;
SIGNAL \JUMP:PWMUDB:reset\ : bit;
SIGNAL \JUMP:PWMUDB:status_6\ : bit;
SIGNAL \JUMP:PWMUDB:status_5\ : bit;
SIGNAL \JUMP:PWMUDB:status_4\ : bit;
SIGNAL \JUMP:PWMUDB:status_3\ : bit;
SIGNAL \JUMP:PWMUDB:status_2\ : bit;
SIGNAL \JUMP:PWMUDB:status_1\ : bit;
SIGNAL \JUMP:PWMUDB:status_0\ : bit;
SIGNAL \JUMP:Net_55\ : bit;
SIGNAL \JUMP:PWMUDB:prevCompare1\ : bit;
SIGNAL \JUMP:PWMUDB:cmp1\ : bit;
SIGNAL \JUMP:PWMUDB:cmp1_status\ : bit;
SIGNAL \JUMP:PWMUDB:cmp2_status\ : bit;
SIGNAL \JUMP:PWMUDB:cmp2\ : bit;
SIGNAL \JUMP:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \JUMP:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \JUMP:PWMUDB:final_kill_reg\ : bit;
SIGNAL \JUMP:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \JUMP:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \JUMP:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \JUMP:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \JUMP:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \JUMP:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \JUMP:PWMUDB:fifo_full\ : bit;
SIGNAL \JUMP:PWMUDB:cs_addr_2\ : bit;
SIGNAL \JUMP:PWMUDB:cs_addr_1\ : bit;
SIGNAL \JUMP:PWMUDB:cs_addr_0\ : bit;
SIGNAL \JUMP:PWMUDB:final_capture\ : bit;
SIGNAL \JUMP:PWMUDB:nc2\ : bit;
SIGNAL \JUMP:PWMUDB:nc3\ : bit;
SIGNAL \JUMP:PWMUDB:nc1\ : bit;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:nc4\ : bit;
SIGNAL \JUMP:PWMUDB:nc5\ : bit;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:nc6\ : bit;
SIGNAL \JUMP:PWMUDB:nc7\ : bit;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \JUMP:PWMUDB:cmp1_eq\ : bit;
SIGNAL \JUMP:PWMUDB:cmp1_less\ : bit;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:cmp2_eq\ : bit;
SIGNAL \JUMP:PWMUDB:cmp2_less\ : bit;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:fifo_nempty\ : bit;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \JUMP:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \JUMP:PWMUDB:compare1\ : bit;
SIGNAL \JUMP:PWMUDB:compare2\ : bit;
SIGNAL \JUMP:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \JUMP:PWMUDB:pwm_i\ : bit;
SIGNAL \JUMP:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \JUMP:PWMUDB:pwm1_i\ : bit;
SIGNAL \JUMP:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \JUMP:PWMUDB:pwm2_i\ : bit;
SIGNAL \JUMP:PWMUDB:tc_i_reg\ : bit;
SIGNAL \JUMP:Net_101\ : bit;
SIGNAL \JUMP:Net_96\ : bit;
SIGNAL Net_2204 : bit;
SIGNAL Net_2205 : bit;
SIGNAL \JUMP:PWMUDB:pwm_temp\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \JUMP:PWMUDB:MODIN5_1\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \JUMP:PWMUDB:MODIN5_0\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \JUMP:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1793 : bit;
SIGNAL Net_2200 : bit;
SIGNAL Net_2207 : bit;
SIGNAL \JUMP:Net_113\ : bit;
SIGNAL \JUMP:Net_107\ : bit;
SIGNAL \JUMP:Net_114\ : bit;
SIGNAL tmpOE__PWM_to_servo_net_0 : bit;
SIGNAL tmpFB_0__PWM_to_servo_net_0 : bit;
SIGNAL tmpIO_0__PWM_to_servo_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_to_servo_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_to_servo_net_0 : bit;
SIGNAL \DUCK:PWMUDB:km_run\ : bit;
SIGNAL \DUCK:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_1801 : bit;
SIGNAL \DUCK:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \DUCK:PWMUDB:control_7\ : bit;
SIGNAL \DUCK:PWMUDB:control_6\ : bit;
SIGNAL \DUCK:PWMUDB:control_5\ : bit;
SIGNAL \DUCK:PWMUDB:control_4\ : bit;
SIGNAL \DUCK:PWMUDB:control_3\ : bit;
SIGNAL \DUCK:PWMUDB:control_2\ : bit;
SIGNAL \DUCK:PWMUDB:control_1\ : bit;
SIGNAL \DUCK:PWMUDB:control_0\ : bit;
SIGNAL \DUCK:PWMUDB:ctrl_enable\ : bit;
SIGNAL \DUCK:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \DUCK:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \DUCK:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \DUCK:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \DUCK:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \DUCK:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \DUCK:PWMUDB:prevCapture\ : bit;
SIGNAL \DUCK:PWMUDB:capt_rising\ : bit;
SIGNAL \DUCK:PWMUDB:capt_falling\ : bit;
SIGNAL \DUCK:PWMUDB:hwCapture\ : bit;
SIGNAL \DUCK:PWMUDB:hwEnable\ : bit;
SIGNAL \DUCK:PWMUDB:trig_last\ : bit;
SIGNAL \DUCK:PWMUDB:trig_rise\ : bit;
SIGNAL \DUCK:PWMUDB:trig_fall\ : bit;
SIGNAL \DUCK:PWMUDB:trig_out\ : bit;
SIGNAL \DUCK:PWMUDB:runmode_enable\ : bit;
SIGNAL \DUCK:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \DUCK:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \DUCK:PWMUDB:final_enable\ : bit;
SIGNAL \DUCK:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \DUCK:PWMUDB:tc_i\ : bit;
SIGNAL \DUCK:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \DUCK:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \DUCK:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \DUCK:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \DUCK:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \DUCK:PWMUDB:sc_kill\ : bit;
SIGNAL \DUCK:PWMUDB:min_kill\ : bit;
SIGNAL \DUCK:PWMUDB:final_kill\ : bit;
SIGNAL \DUCK:PWMUDB:km_tc\ : bit;
SIGNAL \DUCK:PWMUDB:db_tc\ : bit;
SIGNAL \DUCK:PWMUDB:dith_count_1\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \DUCK:PWMUDB:dith_count_0\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \DUCK:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \DUCK:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \DUCK:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \DUCK:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \DUCK:PWMUDB:dith_sel\ : bit;
SIGNAL \DUCK:PWMUDB:reset\ : bit;
SIGNAL \DUCK:PWMUDB:status_6\ : bit;
SIGNAL \DUCK:PWMUDB:status_5\ : bit;
SIGNAL \DUCK:PWMUDB:status_4\ : bit;
SIGNAL \DUCK:PWMUDB:status_3\ : bit;
SIGNAL \DUCK:PWMUDB:status_2\ : bit;
SIGNAL \DUCK:PWMUDB:status_1\ : bit;
SIGNAL \DUCK:PWMUDB:status_0\ : bit;
SIGNAL \DUCK:Net_55\ : bit;
SIGNAL \DUCK:PWMUDB:prevCompare1\ : bit;
SIGNAL \DUCK:PWMUDB:cmp1\ : bit;
SIGNAL \DUCK:PWMUDB:cmp1_status\ : bit;
SIGNAL \DUCK:PWMUDB:cmp2_status\ : bit;
SIGNAL \DUCK:PWMUDB:cmp2\ : bit;
SIGNAL \DUCK:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \DUCK:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \DUCK:PWMUDB:final_kill_reg\ : bit;
SIGNAL \DUCK:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \DUCK:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \DUCK:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \DUCK:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \DUCK:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \DUCK:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \DUCK:PWMUDB:fifo_full\ : bit;
SIGNAL \DUCK:PWMUDB:cs_addr_2\ : bit;
SIGNAL \DUCK:PWMUDB:cs_addr_1\ : bit;
SIGNAL \DUCK:PWMUDB:cs_addr_0\ : bit;
SIGNAL \DUCK:PWMUDB:final_capture\ : bit;
SIGNAL \DUCK:PWMUDB:nc2\ : bit;
SIGNAL \DUCK:PWMUDB:nc3\ : bit;
SIGNAL \DUCK:PWMUDB:nc1\ : bit;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:nc4\ : bit;
SIGNAL \DUCK:PWMUDB:nc5\ : bit;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:nc6\ : bit;
SIGNAL \DUCK:PWMUDB:nc7\ : bit;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \DUCK:PWMUDB:cmp1_eq\ : bit;
SIGNAL \DUCK:PWMUDB:cmp1_less\ : bit;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:cmp2_eq\ : bit;
SIGNAL \DUCK:PWMUDB:cmp2_less\ : bit;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:fifo_nempty\ : bit;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \DUCK:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \DUCK:PWMUDB:compare1\ : bit;
SIGNAL \DUCK:PWMUDB:compare2\ : bit;
SIGNAL \DUCK:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \DUCK:PWMUDB:pwm_i\ : bit;
SIGNAL \DUCK:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \DUCK:PWMUDB:pwm1_i\ : bit;
SIGNAL \DUCK:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \DUCK:PWMUDB:pwm2_i\ : bit;
SIGNAL \DUCK:PWMUDB:tc_i_reg\ : bit;
SIGNAL \DUCK:Net_101\ : bit;
SIGNAL \DUCK:Net_96\ : bit;
SIGNAL Net_2216 : bit;
SIGNAL Net_2217 : bit;
SIGNAL \DUCK:PWMUDB:pwm_temp\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \DUCK:PWMUDB:MODIN6_1\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \DUCK:PWMUDB:MODIN6_0\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \DUCK:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1808 : bit;
SIGNAL Net_2212 : bit;
SIGNAL Net_2219 : bit;
SIGNAL \DUCK:Net_113\ : bit;
SIGNAL \DUCK:Net_107\ : bit;
SIGNAL \DUCK:Net_114\ : bit;
SIGNAL tmpOE__PWM_to_servo_1_net_0 : bit;
SIGNAL tmpFB_0__PWM_to_servo_1_net_0 : bit;
SIGNAL tmpIO_0__PWM_to_servo_1_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_to_servo_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_to_servo_1_net_0 : bit;
SIGNAL tmpOE__SW3_net_0 : bit;
SIGNAL Net_2224 : bit;
SIGNAL tmpIO_0__SW3_net_0 : bit;
TERMINAL tmpSIOVREF__SW3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SW3_net_0 : bit;
SIGNAL tmpOE__SW2_net_0 : bit;
SIGNAL Net_2223 : bit;
SIGNAL tmpIO_0__SW2_net_0 : bit;
TERMINAL tmpSIOVREF__SW2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SW2_net_0 : bit;
SIGNAL tmpOE__SW1_net_0 : bit;
SIGNAL Net_2222 : bit;
SIGNAL tmpIO_0__SW1_net_0 : bit;
TERMINAL tmpSIOVREF__SW1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SW1_net_0 : bit;
SIGNAL \USBUART:Net_1010\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART:Net_1000\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_1702 : bit;
SIGNAL \USBUART:Net_1889\ : bit;
SIGNAL \USBUART:Net_1876\ : bit;
SIGNAL \USBUART:ep_int_8\ : bit;
SIGNAL \USBUART:ep_int_7\ : bit;
SIGNAL \USBUART:ep_int_6\ : bit;
SIGNAL \USBUART:ep_int_5\ : bit;
SIGNAL \USBUART:ep_int_4\ : bit;
SIGNAL \USBUART:ep_int_3\ : bit;
SIGNAL \USBUART:ep_int_2\ : bit;
SIGNAL \USBUART:ep_int_1\ : bit;
SIGNAL \USBUART:ep_int_0\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_request_7\ : bit;
SIGNAL \USBUART:dma_request_6\ : bit;
SIGNAL \USBUART:dma_request_5\ : bit;
SIGNAL \USBUART:dma_request_4\ : bit;
SIGNAL \USBUART:dma_request_3\ : bit;
SIGNAL \USBUART:dma_request_2\ : bit;
SIGNAL \USBUART:dma_request_1\ : bit;
SIGNAL \USBUART:dma_request_0\ : bit;
SIGNAL \USBUART:dma_terminate\ : bit;
SIGNAL \USBUART:dma_complete_0\ : bit;
SIGNAL \USBUART:Net_1922\ : bit;
SIGNAL \USBUART:dma_complete_1\ : bit;
SIGNAL \USBUART:Net_1921\ : bit;
SIGNAL \USBUART:dma_complete_2\ : bit;
SIGNAL \USBUART:Net_1920\ : bit;
SIGNAL \USBUART:dma_complete_3\ : bit;
SIGNAL \USBUART:Net_1919\ : bit;
SIGNAL \USBUART:dma_complete_4\ : bit;
SIGNAL \USBUART:Net_1918\ : bit;
SIGNAL \USBUART:dma_complete_5\ : bit;
SIGNAL \USBUART:Net_1917\ : bit;
SIGNAL \USBUART:dma_complete_6\ : bit;
SIGNAL \USBUART:Net_1916\ : bit;
SIGNAL \USBUART:dma_complete_7\ : bit;
SIGNAL \USBUART:Net_1915\ : bit;
SIGNAL tmpOE__POT2_net_0 : bit;
SIGNAL tmpFB_0__POT2_net_0 : bit;
TERMINAL Net_1705 : bit;
SIGNAL tmpIO_0__POT2_net_0 : bit;
TERMINAL tmpSIOVREF__POT2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__POT2_net_0 : bit;
TERMINAL \ADC:Net_244\ : bit;
TERMINAL \ADC:Net_690\ : bit;
TERMINAL \ADC:Net_35\ : bit;
TERMINAL \ADC:Net_34\ : bit;
TERMINAL \ADC:Net_677\ : bit;
TERMINAL \ADC:Net_20\ : bit;
SIGNAL \ADC:Net_488\ : bit;
TERMINAL Net_1706 : bit;
TERMINAL \ADC:Net_520\ : bit;
SIGNAL \ADC:Net_481\ : bit;
SIGNAL \ADC:Net_482\ : bit;
SIGNAL \ADC:mod_reset\ : bit;
SIGNAL \ADC:Net_93\ : bit;
TERMINAL \ADC:Net_573\ : bit;
TERMINAL \ADC:Net_41\ : bit;
TERMINAL \ADC:Net_109\ : bit;
SIGNAL \ADC:aclock\ : bit;
SIGNAL \ADC:mod_dat_3\ : bit;
SIGNAL \ADC:mod_dat_2\ : bit;
SIGNAL \ADC:mod_dat_1\ : bit;
SIGNAL \ADC:mod_dat_0\ : bit;
SIGNAL \ADC:Net_245_7\ : bit;
SIGNAL \ADC:Net_245_6\ : bit;
SIGNAL \ADC:Net_245_5\ : bit;
SIGNAL \ADC:Net_245_4\ : bit;
SIGNAL \ADC:Net_245_3\ : bit;
SIGNAL \ADC:Net_245_2\ : bit;
SIGNAL \ADC:Net_245_1\ : bit;
SIGNAL \ADC:Net_245_0\ : bit;
TERMINAL \ADC:Net_352\ : bit;
TERMINAL \ADC:Net_257\ : bit;
TERMINAL \ADC:Net_249\ : bit;
SIGNAL Net_1708 : bit;
SIGNAL \ADC:Net_250\ : bit;
SIGNAL \ADC:Net_252\ : bit;
SIGNAL \ADC:soc\ : bit;
SIGNAL \ADC:Net_268\ : bit;
SIGNAL \ADC:Net_270\ : bit;
SIGNAL Net_2292 : bit;
SIGNAL Net_2294 : bit;
SIGNAL \Timer_audio:Net_260\ : bit;
SIGNAL \Timer_audio:Net_266\ : bit;
SIGNAL \Timer_audio:Net_51\ : bit;
SIGNAL \Timer_audio:Net_261\ : bit;
SIGNAL \Timer_audio:Net_57\ : bit;
SIGNAL Net_2298 : bit;
SIGNAL Net_2299 : bit;
SIGNAL \Timer_audio:Net_102\ : bit;
SIGNAL \Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \UART:BUART:reset_reg\\D\ : bit;
SIGNAL \UART:BUART:txn\\D\ : bit;
SIGNAL \UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_1759D : bit;
SIGNAL \UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART:BUART:tx_mark\\D\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART:BUART:rx_last\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \JUMP:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \JUMP:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \JUMP:PWMUDB:trig_last\\D\ : bit;
SIGNAL \JUMP:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \JUMP:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \JUMP:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \JUMP:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \JUMP:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \JUMP:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \JUMP:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \JUMP:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \JUMP:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \JUMP:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \JUMP:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \JUMP:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \JUMP:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \DUCK:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \DUCK:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \DUCK:PWMUDB:trig_last\\D\ : bit;
SIGNAL \DUCK:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \DUCK:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \DUCK:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \DUCK:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \DUCK:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \DUCK:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \DUCK:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \DUCK:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \DUCK:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \DUCK:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \DUCK:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \DUCK:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \DUCK:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__LED1_net_0 <=  ('1') ;

\Timer:TimerUDB:status_tc\ <= ((\Timer:TimerUDB:control_7\ and \Timer:TimerUDB:per_zero\));

Net_1748 <= (not \UART:BUART:txn\);

\UART:BUART:counter_load_not\ <= ((not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR \UART:BUART:tx_state_0\
	OR \UART:BUART:tx_state_1\);

\UART:BUART:tx_status_0\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_status_2\ <= (not \UART:BUART:tx_fifo_notfull\);

Net_1759D <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_1\));

\UART:BUART:tx_bitclk\\D\ <= ((not \UART:BUART:tx_state_2\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk_enable_pre\));

\UART:BUART:tx_mark\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\));

\UART:BUART:tx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_fifo_empty\ and not \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\));

\UART:BUART:txn\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:txn\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_parity_bit\\D\ <= ((not \UART:BUART:tx_state_0\ and \UART:BUART:txn\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR \UART:BUART:tx_parity_bit\);

\UART:BUART:rx_counter_load\ <= ((not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\));

\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

\UART:BUART:rx_state_stop1_reg\\D\ <= (not \UART:BUART:rx_state_2\
	OR not \UART:BUART:rx_state_3\
	OR \UART:BUART:rx_state_0\
	OR \UART:BUART:rx_state_1\);

\UART:BUART:pollcount_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_1\ and Net_1749 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_1749 and \UART:BUART:pollcount_1\));

\UART:BUART:pollcount_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and Net_1749)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_1749 and \UART:BUART:pollcount_0\));

\UART:BUART:rx_postpoll\ <= ((Net_1749 and \UART:BUART:pollcount_0\)
	OR \UART:BUART:pollcount_1\);

\UART:BUART:rx_status_4\ <= ((\UART:BUART:rx_load_fifo\ and \UART:BUART:rx_fifofull\));

\UART:BUART:rx_status_5\ <= ((\UART:BUART:rx_fifonotempty\ and \UART:BUART:rx_state_stop1_reg\));

\UART:BUART:rx_stop_bit_error\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not Net_1749 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_load_fifo\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\));

\UART:BUART:rx_state_3\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not Net_1749 and \UART:BUART:rx_last\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\));

\UART:BUART:rx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not Net_1749 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_5\ and \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_6\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_last\\D\ <= ((not \UART:BUART:reset_reg\ and Net_1749));

\UART:BUART:rx_address_detected\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_address_detected\));

\JUMP:PWMUDB:sc_kill_tmp\\D\ <= (not \JUMP:PWMUDB:tc_i\);

\JUMP:PWMUDB:dith_count_1\\D\ <= ((not \JUMP:PWMUDB:dith_count_1\ and \JUMP:PWMUDB:tc_i\ and \JUMP:PWMUDB:dith_count_0\)
	OR (not \JUMP:PWMUDB:dith_count_0\ and \JUMP:PWMUDB:dith_count_1\)
	OR (not \JUMP:PWMUDB:tc_i\ and \JUMP:PWMUDB:dith_count_1\));

\JUMP:PWMUDB:dith_count_0\\D\ <= ((not \JUMP:PWMUDB:dith_count_0\ and \JUMP:PWMUDB:tc_i\)
	OR (not \JUMP:PWMUDB:tc_i\ and \JUMP:PWMUDB:dith_count_0\));

\JUMP:PWMUDB:cmp1_status\ <= ((not \JUMP:PWMUDB:prevCompare1\ and \JUMP:PWMUDB:cmp1_less\)
	OR (not \JUMP:PWMUDB:prevCompare1\ and \JUMP:PWMUDB:cmp1_eq\));

\JUMP:PWMUDB:status_2\ <= ((\JUMP:PWMUDB:runmode_enable\ and \JUMP:PWMUDB:tc_i\));

\JUMP:PWMUDB:pwm_i\ <= ((\JUMP:PWMUDB:runmode_enable\ and \JUMP:PWMUDB:cmp1_less\)
	OR (\JUMP:PWMUDB:runmode_enable\ and \JUMP:PWMUDB:cmp1_eq\));

\JUMP:PWMUDB:cmp1\ <= (\JUMP:PWMUDB:cmp1_less\
	OR \JUMP:PWMUDB:cmp1_eq\);

\DUCK:PWMUDB:sc_kill_tmp\\D\ <= (not \DUCK:PWMUDB:tc_i\);

\DUCK:PWMUDB:dith_count_1\\D\ <= ((not \DUCK:PWMUDB:dith_count_1\ and \DUCK:PWMUDB:tc_i\ and \DUCK:PWMUDB:dith_count_0\)
	OR (not \DUCK:PWMUDB:dith_count_0\ and \DUCK:PWMUDB:dith_count_1\)
	OR (not \DUCK:PWMUDB:tc_i\ and \DUCK:PWMUDB:dith_count_1\));

\DUCK:PWMUDB:dith_count_0\\D\ <= ((not \DUCK:PWMUDB:dith_count_0\ and \DUCK:PWMUDB:tc_i\)
	OR (not \DUCK:PWMUDB:tc_i\ and \DUCK:PWMUDB:dith_count_0\));

\DUCK:PWMUDB:cmp1_status\ <= ((not \DUCK:PWMUDB:prevCompare1\ and \DUCK:PWMUDB:cmp1_less\));

\DUCK:PWMUDB:status_2\ <= ((\DUCK:PWMUDB:runmode_enable\ and \DUCK:PWMUDB:tc_i\));

\DUCK:PWMUDB:pwm_i\ <= ((\DUCK:PWMUDB:runmode_enable\ and \DUCK:PWMUDB:cmp1_less\));

LED1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2d1a8d88-3520-4c9c-b632-3a6a6570e2c5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED1_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED1_net_0),
		siovref=>(tmpSIOVREF__LED1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED1_net_0);
\LCD_Char:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"49dc44e1-f3b8-4ca5-8eb0-f3007ff589ab/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		input_clk_en=>'0',
		input_sync_mode=>"0000000",
		intr_mode=>"00000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		output_clk_en=>'0',
		output_mode=>"0000000",
		output_reset=>'0',
		output_clock_mode=>"0000000",
		oe_sync=>"0000000",
		oe_conn=>"0000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000000",
		ovt_slew_control=>"00000000000000",
		ovt_hyst_trim=>"0000000",
		input_buffer_sel=>"00000000000000")
	PORT MAP(oe=>(tmpOE__LED1_net_0, tmpOE__LED1_net_0, tmpOE__LED1_net_0, tmpOE__LED1_net_0,
			tmpOE__LED1_net_0, tmpOE__LED1_net_0, tmpOE__LED1_net_0),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\LCD_Char:tmpFB_6__LCDPort_net_6\, \LCD_Char:tmpFB_6__LCDPort_net_5\, \LCD_Char:tmpFB_6__LCDPort_net_4\, \LCD_Char:tmpFB_6__LCDPort_net_3\,
			\LCD_Char:tmpFB_6__LCDPort_net_2\, \LCD_Char:tmpFB_6__LCDPort_net_1\, \LCD_Char:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\LCD_Char:tmpIO_6__LCDPort_net_6\, \LCD_Char:tmpIO_6__LCDPort_net_5\, \LCD_Char:tmpIO_6__LCDPort_net_4\, \LCD_Char:tmpIO_6__LCDPort_net_3\,
			\LCD_Char:tmpIO_6__LCDPort_net_2\, \LCD_Char:tmpIO_6__LCDPort_net_1\, \LCD_Char:tmpIO_6__LCDPort_net_0\),
		siovref=>(\LCD_Char:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>\LCD_Char:tmpINTERRUPT_0__LCDPort_net_0\);
ROW0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e49eaaeb-1e51-43d2-9cdd-11ff82ee9b91",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ROW0_net_0),
		analog=>(open),
		io=>(tmpIO_0__ROW0_net_0),
		siovref=>(tmpSIOVREF__ROW0_net_0),
		annotation=>Net_1781,
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ROW0_net_0);
ROW3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d7c58399-9008-40fc-9a77-d08ccc2e1dc3",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ROW3_net_0),
		analog=>(open),
		io=>(tmpIO_0__ROW3_net_0),
		siovref=>(tmpSIOVREF__ROW3_net_0),
		annotation=>Net_1778,
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ROW3_net_0);
ROW2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"feef27f2-cf58-40cd-b13e-191215bfec69",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ROW2_net_0),
		analog=>(open),
		io=>(tmpIO_0__ROW2_net_0),
		siovref=>(tmpSIOVREF__ROW2_net_0),
		annotation=>Net_1782,
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ROW2_net_0);
ROW1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ROW1_net_0),
		analog=>(open),
		io=>(tmpIO_0__ROW1_net_0),
		siovref=>(tmpSIOVREF__ROW1_net_0),
		annotation=>Net_1783,
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ROW1_net_0);
COL2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9ba10a39-2c31-4a44-b303-268f492f6db4",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__COL2_net_0),
		analog=>(open),
		io=>(tmpIO_0__COL2_net_0),
		siovref=>(tmpSIOVREF__COL2_net_0),
		annotation=>Net_52,
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__COL2_net_0);
SW_5:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_52, Net_58));
COL1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__COL1_net_0),
		analog=>(open),
		io=>(tmpIO_0__COL1_net_0),
		siovref=>(tmpSIOVREF__COL1_net_0),
		annotation=>Net_43,
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__COL1_net_0);
POT1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__POT1_net_0),
		analog=>Net_1704,
		io=>(tmpIO_0__POT1_net_0),
		siovref=>(tmpSIOVREF__POT1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__POT1_net_0);
SW_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_43, Net_58));
SW_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_43, Net_59));
SW_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_43, Net_60));
SW_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_43, Net_57));
SW_6:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_52, Net_59));
SW_7:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_52, Net_60));
SW_8:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_52, Net_57));
COL3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f1fa14ba-d599-4947-ba9e-6aa5e50086e7",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__COL3_net_0),
		analog=>(open),
		io=>(tmpIO_0__COL3_net_0),
		siovref=>(tmpSIOVREF__COL3_net_0),
		annotation=>Net_62,
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__COL3_net_0);
SW_9:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_62, Net_58));
SW_10:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_62, Net_59));
SW_11:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_62, Net_60));
SW_12:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_62, Net_57));
isr_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1176);
\Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>tmpOE__LED1_net_0,
		clock_out=>\Timer:TimerUDB:ClockOutFromEnBlock\);
\Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>tmpOE__LED1_net_0,
		clock_out=>\Timer:TimerUDB:Clk_Ctl_i\);
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer:TimerUDB:control_7\, \Timer:TimerUDB:control_6\, \Timer:TimerUDB:control_5\, \Timer:TimerUDB:control_4\,
			\Timer:TimerUDB:control_3\, \Timer:TimerUDB:control_2\, \Timer:TimerUDB:control_1\, \Timer:TimerUDB:control_0\));
\Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer:TimerUDB:status_3\,
			\Timer:TimerUDB:status_2\, zero, \Timer:TimerUDB:status_tc\),
		interrupt=>\Timer:Net_55\);
\Timer:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer:TimerUDB:control_7\, \Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer:TimerUDB:nc11\,
		f0_blk_stat=>\Timer:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer:TimerUDB:sT32:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Timer:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\Timer:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\Timer:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Timer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Timer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Timer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Timer:TimerUDB:sT32:timerdp:cap0_1\, \Timer:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Timer:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer:TimerUDB:control_7\, \Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer:TimerUDB:nc10\,
		f0_blk_stat=>\Timer:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer:TimerUDB:sT32:timerdp:carry0\,
		co=>\Timer:TimerUDB:sT32:timerdp:carry1\,
		sir=>\Timer:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\Timer:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\Timer:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\Timer:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\Timer:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\Timer:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\Timer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\Timer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\Timer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\Timer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\Timer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\Timer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\Timer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\Timer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\Timer:TimerUDB:sT32:timerdp:cap0_1\, \Timer:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\Timer:TimerUDB:sT32:timerdp:cap1_1\, \Timer:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\Timer:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\Timer:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer:TimerUDB:control_7\, \Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer:TimerUDB:nc9\,
		f0_blk_stat=>\Timer:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer:TimerUDB:sT32:timerdp:carry1\,
		co=>\Timer:TimerUDB:sT32:timerdp:carry2\,
		sir=>\Timer:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\Timer:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\Timer:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\Timer:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\Timer:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\Timer:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\Timer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\Timer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\Timer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\Timer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\Timer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\Timer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\Timer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\Timer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\Timer:TimerUDB:sT32:timerdp:cap1_1\, \Timer:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\Timer:TimerUDB:sT32:timerdp:cap2_1\, \Timer:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\Timer:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\Timer:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer:TimerUDB:control_7\, \Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer:TimerUDB:status_3\,
		f0_blk_stat=>\Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\Timer:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\Timer:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\Timer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\Timer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\Timer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\Timer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\Timer:TimerUDB:sT32:timerdp:cap2_1\, \Timer:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\Timer:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
LED2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2c3e0e6c-6c35-4c0a-88bf-dfb44da7c441",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED2_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED2_net_0),
		siovref=>(tmpSIOVREF__LED2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED2_net_0);
LED3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"57345842-6758-4556-a347-c8294c8fa1ec",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED3_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED3_net_0),
		siovref=>(tmpSIOVREF__LED3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED3_net_0);
LED4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c9f21fa7-2432-45bd-8d85-f732cc777c00",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED4_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED4_net_0),
		siovref=>(tmpSIOVREF__LED4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED4_net_0);
timer_clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c627c7b7-6625-481b-9a6d-dc6deaa7be0f",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_629,
		dig_domain_out=>open);
\Timer_DAC:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_629,
		kill=>zero,
		enable=>tmpOE__LED1_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Timer_DAC:Net_51\,
		compare=>\Timer_DAC:Net_261\,
		interrupt=>\Timer_DAC:Net_57\);
\VDAC:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_3,
		iout=>\VDAC:Net_77\);
\VDAC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC:Net_77\);
Audio:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"35eebadc-35f4-4770-a6a1-cc1293b672eb",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Audio_net_0),
		analog=>Net_3,
		io=>(tmpIO_0__Audio_net_0),
		siovref=>(tmpSIOVREF__Audio_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Audio_net_0);
\UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART:Net_9\,
		dig_domain_out=>open);
\UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART:Net_9\,
		enable=>tmpOE__LED1_net_0,
		clock_out=>\UART:BUART:clock_op\);
\UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:tx_state_1\, \UART:BUART:tx_state_0\, \UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:tx_shift_out\,
		f0_bus_stat=>\UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART:BUART:sc_out_7\, \UART:BUART:sc_out_6\, \UART:BUART:sc_out_5\, \UART:BUART:sc_out_4\,
			\UART:BUART:sc_out_3\, \UART:BUART:sc_out_2\, \UART:BUART:sc_out_1\, \UART:BUART:sc_out_0\));
\UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, zero, zero, \UART:BUART:tx_fifo_notfull\,
			\UART:BUART:tx_status_2\, \UART:BUART:tx_fifo_empty\, \UART:BUART:tx_status_0\),
		interrupt=>\UART:BUART:tx_interrupt_out\);
\UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:rx_state_1\, \UART:BUART:rx_state_0\, \UART:BUART:rx_bitclk_enable\),
		route_si=>\UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:hd_shift_out\,
		f0_bus_stat=>\UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART:BUART:rx_fifofull\,
		f1_bus_stat=>\UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART:BUART:clock_op\,
		reset=>\UART:BUART:reset_reg\,
		load=>\UART:BUART:rx_counter_load\,
		enable=>tmpOE__LED1_net_0,
		count=>(\UART:BUART:rx_count_6\, \UART:BUART:rx_count_5\, \UART:BUART:rx_count_4\, \UART:BUART:rx_count_3\,
			\UART:BUART:rx_count_2\, \UART:BUART:rx_count_1\, \UART:BUART:rx_count_0\),
		tc=>\UART:BUART:rx_count7_tc\);
\UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, \UART:BUART:rx_status_5\, \UART:BUART:rx_status_4\, \UART:BUART:rx_status_3\,
			\UART:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_1756);
Receive:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>Net_1749,
		analog=>(open),
		io=>(tmpIO_0__Receive_net_0),
		siovref=>(tmpSIOVREF__Receive_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Receive_net_0);
Transmit:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>Net_1748,
		fb=>(tmpFB_0__Transmit_net_0),
		analog=>(open),
		io=>(tmpIO_0__Transmit_net_0),
		siovref=>(tmpSIOVREF__Transmit_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Transmit_net_0);
\JUMP:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_162,
		enable=>tmpOE__LED1_net_0,
		clock_out=>\JUMP:PWMUDB:ClockOutFromEnBlock\);
\JUMP:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\JUMP:PWMUDB:ClockOutFromEnBlock\,
		control=>(\JUMP:PWMUDB:control_7\, \JUMP:PWMUDB:control_6\, \JUMP:PWMUDB:control_5\, \JUMP:PWMUDB:control_4\,
			\JUMP:PWMUDB:control_3\, \JUMP:PWMUDB:control_2\, \JUMP:PWMUDB:control_1\, \JUMP:PWMUDB:control_0\));
\JUMP:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\JUMP:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \JUMP:PWMUDB:status_5\, zero, \JUMP:PWMUDB:status_3\,
			\JUMP:PWMUDB:status_2\, \JUMP:PWMUDB:status_1\, \JUMP:PWMUDB:status_0\),
		interrupt=>\JUMP:Net_55\);
\JUMP:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\JUMP:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\JUMP:PWMUDB:tc_i\, \JUMP:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\JUMP:PWMUDB:nc2\,
		cl0=>\JUMP:PWMUDB:nc3\,
		z0=>\JUMP:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\JUMP:PWMUDB:nc4\,
		cl1=>\JUMP:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\JUMP:PWMUDB:nc6\,
		f1_blk_stat=>\JUMP:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\JUMP:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\JUMP:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\JUMP:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\JUMP:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\JUMP:PWMUDB:sP16:pwmdp:cmp_eq_1\, \JUMP:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\JUMP:PWMUDB:sP16:pwmdp:cmp_lt_1\, \JUMP:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\JUMP:PWMUDB:sP16:pwmdp:cmp_zero_1\, \JUMP:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\JUMP:PWMUDB:sP16:pwmdp:cmp_ff_1\, \JUMP:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\JUMP:PWMUDB:sP16:pwmdp:cap_1\, \JUMP:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\JUMP:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\JUMP:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\JUMP:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\JUMP:PWMUDB:tc_i\, \JUMP:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\JUMP:PWMUDB:cmp1_eq\,
		cl0=>\JUMP:PWMUDB:cmp1_less\,
		z0=>\JUMP:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\JUMP:PWMUDB:cmp2_eq\,
		cl1=>\JUMP:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\JUMP:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\JUMP:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\JUMP:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\JUMP:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\JUMP:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\JUMP:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\JUMP:PWMUDB:sP16:pwmdp:cmp_eq_1\, \JUMP:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\JUMP:PWMUDB:sP16:pwmdp:cmp_lt_1\, \JUMP:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\JUMP:PWMUDB:sP16:pwmdp:cmp_zero_1\, \JUMP:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\JUMP:PWMUDB:sP16:pwmdp:cmp_ff_1\, \JUMP:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\JUMP:PWMUDB:sP16:pwmdp:cap_1\, \JUMP:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\JUMP:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"25f6c64f-c049-4536-abc1-37569e9cf3c9",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_162,
		dig_domain_out=>open);
PWM_to_servo:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1d21153b-1487-4365-943a-b0ca5dd40089",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>Net_1793,
		fb=>(tmpFB_0__PWM_to_servo_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_to_servo_net_0),
		siovref=>(tmpSIOVREF__PWM_to_servo_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_to_servo_net_0);
\DUCK:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1801,
		enable=>tmpOE__LED1_net_0,
		clock_out=>\DUCK:PWMUDB:ClockOutFromEnBlock\);
\DUCK:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\DUCK:PWMUDB:ClockOutFromEnBlock\,
		control=>(\DUCK:PWMUDB:control_7\, \DUCK:PWMUDB:control_6\, \DUCK:PWMUDB:control_5\, \DUCK:PWMUDB:control_4\,
			\DUCK:PWMUDB:control_3\, \DUCK:PWMUDB:control_2\, \DUCK:PWMUDB:control_1\, \DUCK:PWMUDB:control_0\));
\DUCK:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\DUCK:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \DUCK:PWMUDB:status_5\, zero, \DUCK:PWMUDB:status_3\,
			\DUCK:PWMUDB:status_2\, \DUCK:PWMUDB:status_1\, \DUCK:PWMUDB:status_0\),
		interrupt=>\DUCK:Net_55\);
\DUCK:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\DUCK:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\DUCK:PWMUDB:tc_i\, \DUCK:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\DUCK:PWMUDB:nc2\,
		cl0=>\DUCK:PWMUDB:nc3\,
		z0=>\DUCK:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\DUCK:PWMUDB:nc4\,
		cl1=>\DUCK:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\DUCK:PWMUDB:nc6\,
		f1_blk_stat=>\DUCK:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\DUCK:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\DUCK:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\DUCK:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\DUCK:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\DUCK:PWMUDB:sP16:pwmdp:cmp_eq_1\, \DUCK:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\DUCK:PWMUDB:sP16:pwmdp:cmp_lt_1\, \DUCK:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\DUCK:PWMUDB:sP16:pwmdp:cmp_zero_1\, \DUCK:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\DUCK:PWMUDB:sP16:pwmdp:cmp_ff_1\, \DUCK:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\DUCK:PWMUDB:sP16:pwmdp:cap_1\, \DUCK:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\DUCK:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\DUCK:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\DUCK:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\DUCK:PWMUDB:tc_i\, \DUCK:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\DUCK:PWMUDB:cmp1_eq\,
		cl0=>\DUCK:PWMUDB:cmp1_less\,
		z0=>\DUCK:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\DUCK:PWMUDB:cmp2_eq\,
		cl1=>\DUCK:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\DUCK:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\DUCK:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\DUCK:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\DUCK:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\DUCK:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\DUCK:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\DUCK:PWMUDB:sP16:pwmdp:cmp_eq_1\, \DUCK:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\DUCK:PWMUDB:sP16:pwmdp:cmp_lt_1\, \DUCK:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\DUCK:PWMUDB:sP16:pwmdp:cmp_zero_1\, \DUCK:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\DUCK:PWMUDB:sP16:pwmdp:cmp_ff_1\, \DUCK:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\DUCK:PWMUDB:sP16:pwmdp:cap_1\, \DUCK:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\DUCK:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"700f87ca-4417-4001-91d2-8f4d5177198b",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1801,
		dig_domain_out=>open);
PWM_to_servo_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4cbbf966-3bd6-41ba-98c5-a44053c85b4d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>Net_1808,
		fb=>(tmpFB_0__PWM_to_servo_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_to_servo_1_net_0),
		siovref=>(tmpSIOVREF__PWM_to_servo_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_to_servo_1_net_0);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
SW3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f10fd33b-c233-44c2-838e-502cc34d7c5e",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>Net_2224,
		analog=>(open),
		io=>(tmpIO_0__SW3_net_0),
		siovref=>(tmpSIOVREF__SW3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SW3_net_0);
SW2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"32fbb9d0-9ea4-4440-8b64-f79c47f9b2c6",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>Net_2223,
		analog=>(open),
		io=>(tmpIO_0__SW2_net_0),
		siovref=>(tmpSIOVREF__SW2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SW2_net_0);
SW1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ebeefe7c-60eb-4fca-b22d-4a1709721b3f",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>Net_2222,
		analog=>(open),
		io=>(tmpIO_0__SW1_net_0),
		siovref=>(tmpSIOVREF__SW1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SW1_net_0);
\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1010\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_1000\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>\USBUART:Net_1010\);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_1000\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_1702,
		arb_int=>\USBUART:Net_1889\,
		usb_int=>\USBUART:Net_1876\,
		ept_int=>(\USBUART:ep_int_8\, \USBUART:ep_int_7\, \USBUART:ep_int_6\, \USBUART:ep_int_5\,
			\USBUART:ep_int_4\, \USBUART:ep_int_3\, \USBUART:ep_int_2\, \USBUART:ep_int_1\,
			\USBUART:ep_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_request_7\, \USBUART:dma_request_6\, \USBUART:dma_request_5\, \USBUART:dma_request_4\,
			\USBUART:dma_request_3\, \USBUART:dma_request_2\, \USBUART:dma_request_1\, \USBUART:dma_request_0\),
		dma_termin=>\USBUART:dma_terminate\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_3\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_2\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_1\);
\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_0\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1876\);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1889\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1702);
POT2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"90ecf5db-66d0-4bc2-a1db-f4f505ca82b2",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__POT2_net_0),
		analog=>Net_1705,
		io=>(tmpIO_0__POT2_net_0),
		siovref=>(tmpSIOVREF__POT2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__POT2_net_0);
\ADC:vRef_2\:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC:Net_244\);
\ADC:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_690\,
		signal2=>\ADC:Net_35\);
\ADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_34\);
\ADC:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_677\,
		signal2=>\ADC:Net_34\);
\ADC:AMux\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(\ADC:Net_690\, \ADC:Net_244\),
		hw_ctrl_en=>(others => zero),
		vout=>\ADC:Net_20\);
\ADC:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>16)
	PORT MAP(aclock=>\ADC:Net_488\,
		vplus=>Net_1706,
		vminus=>\ADC:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC:Net_93\,
		ext_pin_1=>\ADC:Net_573\,
		ext_pin_2=>\ADC:Net_41\,
		ext_vssa=>\ADC:Net_109\,
		qtz_ref=>\ADC:Net_677\,
		dec_clock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		dout_udb=>(\ADC:Net_245_7\, \ADC:Net_245_6\, \ADC:Net_245_5\, \ADC:Net_245_4\,
			\ADC:Net_245_3\, \ADC:Net_245_2\, \ADC:Net_245_1\, \ADC:Net_245_0\));
\ADC:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_352\);
\ADC:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_109\,
		signal2=>\ADC:Net_352\);
\ADC:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"966dac36-1ff9-40fc-a0de-3779b88360db/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC:Net_93\,
		dig_domain_out=>open);
\ADC:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_257\);
\ADC:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_41\,
		signal2=>\ADC:Net_257\);
\ADC:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_573\,
		signal2=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_520\,
		signal2=>\ADC:Net_20\);
\ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1708);
\ADC:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"966dac36-1ff9-40fc-a0de-3779b88360db/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"1562500000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC:Net_488\,
		dig_domain_out=>open);
\ADC:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		ext_start=>tmpOE__LED1_net_0,
		mod_reset=>\ADC:mod_reset\,
		interrupt=>Net_1708);
AMUX:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_1705, Net_1704),
		hw_ctrl_en=>(others => zero),
		vout=>Net_1706);
isr_RX:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1756);
isr_sw3:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2224);
isr_sw1:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2222);
isr_sw2:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2223);
timer_clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"af2d9737-53c7-4676-9aa0-83831b84176e",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2292,
		dig_domain_out=>open);
\Timer_audio:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_2292,
		kill=>zero,
		enable=>tmpOE__LED1_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Timer_audio:Net_51\,
		compare=>\Timer_audio:Net_261\,
		interrupt=>\Timer_audio:Net_57\);
\Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:capture_last\);
\Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer:TimerUDB:status_tc\,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_1176);
\Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer:TimerUDB:control_7\,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:hwEnable_reg\);
\Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:capture_out_reg_i\);
\UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:reset_reg\);
\UART:BUART:txn\:cy_dff
	PORT MAP(d=>\UART:BUART:txn\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:txn\);
\UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_1\);
\UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_0\);
\UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_2\);
Net_1759:cy_dff
	PORT MAP(d=>Net_1759D,
		clk=>\UART:BUART:clock_op\,
		q=>Net_1759);
\UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_bitclk\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_bitclk\);
\UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_ctrl_mark_last\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_ctrl_mark_last\);
\UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_mark\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_mark\);
\UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_parity_bit\);
\UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_1\);
\UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_0\);
\UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_load_fifo\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_load_fifo\);
\UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_3\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_3\);
\UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_2\);
\UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_bitclk_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_bitclk_enable\);
\UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_stop1_reg\);
\UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_1\);
\UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_0\);
\UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_status\);
\UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_2\);
\UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_stop_bit_error\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_3\);
\UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_addr_match_status\);
\UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_markspace_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_pre\);
\UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_error_pre\);
\UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_break_status\);
\UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_address_detected\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_address_detected\);
\UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_last\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_last\);
\UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_bit\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_bit\);
\JUMP:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__LED1_net_0,
		s=>zero,
		r=>zero,
		clk=>\JUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\JUMP:PWMUDB:min_kill_reg\);
\JUMP:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\JUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\JUMP:PWMUDB:prevCapture\);
\JUMP:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\JUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\JUMP:PWMUDB:trig_last\);
\JUMP:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\JUMP:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\JUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\JUMP:PWMUDB:runmode_enable\);
\JUMP:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\JUMP:PWMUDB:sc_kill_tmp\\D\,
		clk=>\JUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\JUMP:PWMUDB:sc_kill_tmp\);
\JUMP:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__LED1_net_0,
		s=>zero,
		r=>zero,
		clk=>\JUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\JUMP:PWMUDB:ltch_kill_reg\);
\JUMP:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\JUMP:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\JUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\JUMP:PWMUDB:dith_count_1\);
\JUMP:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\JUMP:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\JUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\JUMP:PWMUDB:dith_count_0\);
\JUMP:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\JUMP:PWMUDB:cmp1\,
		clk=>\JUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\JUMP:PWMUDB:prevCompare1\);
\JUMP:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\JUMP:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\JUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\JUMP:PWMUDB:status_0\);
\JUMP:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\JUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\JUMP:PWMUDB:status_1\);
\JUMP:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\JUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\JUMP:PWMUDB:status_5\);
\JUMP:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\JUMP:PWMUDB:pwm_i\,
		clk=>\JUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1793);
\JUMP:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\JUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\JUMP:PWMUDB:pwm1_i_reg\);
\JUMP:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\JUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\JUMP:PWMUDB:pwm2_i_reg\);
\JUMP:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\JUMP:PWMUDB:status_2\,
		clk=>\JUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\JUMP:PWMUDB:tc_i_reg\);
\DUCK:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__LED1_net_0,
		s=>zero,
		r=>zero,
		clk=>\DUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\DUCK:PWMUDB:min_kill_reg\);
\DUCK:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\DUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\DUCK:PWMUDB:prevCapture\);
\DUCK:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\DUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\DUCK:PWMUDB:trig_last\);
\DUCK:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\DUCK:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\DUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\DUCK:PWMUDB:runmode_enable\);
\DUCK:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\DUCK:PWMUDB:sc_kill_tmp\\D\,
		clk=>\DUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\DUCK:PWMUDB:sc_kill_tmp\);
\DUCK:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__LED1_net_0,
		s=>zero,
		r=>zero,
		clk=>\DUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\DUCK:PWMUDB:ltch_kill_reg\);
\DUCK:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\DUCK:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\DUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\DUCK:PWMUDB:dith_count_1\);
\DUCK:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\DUCK:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\DUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\DUCK:PWMUDB:dith_count_0\);
\DUCK:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\DUCK:PWMUDB:cmp1_less\,
		clk=>\DUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\DUCK:PWMUDB:prevCompare1\);
\DUCK:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\DUCK:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\DUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\DUCK:PWMUDB:status_0\);
\DUCK:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\DUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\DUCK:PWMUDB:status_1\);
\DUCK:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\DUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\DUCK:PWMUDB:status_5\);
\DUCK:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\DUCK:PWMUDB:pwm_i\,
		clk=>\DUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1808);
\DUCK:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\DUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\DUCK:PWMUDB:pwm1_i_reg\);
\DUCK:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\DUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\DUCK:PWMUDB:pwm2_i_reg\);
\DUCK:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\DUCK:PWMUDB:status_2\,
		clk=>\DUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\DUCK:PWMUDB:tc_i_reg\);

END R_T_L;
