
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.0
// timestamp : Mon Feb  5 04:35:29 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64Zfinx/fmadd.s.cgf \
 \
//                  -- xlen 64  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV64_Zfinx,RV64_Zdinx extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV64I_Zfinx,RV64I_Zdinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*);def TEST_CASE_1=True;",fmadd_b15)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_9204:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:27549*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27549*FLEN/8, x13, x9, x10)

inst_9205:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:27552*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27552*FLEN/8, x13, x9, x10)

inst_9206:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:27555*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27555*FLEN/8, x13, x9, x10)

inst_9207:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:27558*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27558*FLEN/8, x13, x9, x10)

inst_9208:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45800000; valaddr_reg:x12; val_offset:27561*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27561*FLEN/8, x13, x9, x10)

inst_9209:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45ffffff; valaddr_reg:x12; val_offset:27564*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27564*FLEN/8, x13, x9, x10)

inst_9210:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45c00000; valaddr_reg:x12; val_offset:27567*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27567*FLEN/8, x13, x9, x10)

inst_9211:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45bfffff; valaddr_reg:x12; val_offset:27570*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27570*FLEN/8, x13, x9, x10)

inst_9212:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45e00000; valaddr_reg:x12; val_offset:27573*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27573*FLEN/8, x13, x9, x10)

inst_9213:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x459fffff; valaddr_reg:x12; val_offset:27576*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27576*FLEN/8, x13, x9, x10)

inst_9214:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45f00000; valaddr_reg:x12; val_offset:27579*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27579*FLEN/8, x13, x9, x10)

inst_9215:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x458fffff; valaddr_reg:x12; val_offset:27582*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27582*FLEN/8, x13, x9, x10)

inst_9216:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45f80000; valaddr_reg:x12; val_offset:27585*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27585*FLEN/8, x13, x9, x10)

inst_9217:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x4587ffff; valaddr_reg:x12; val_offset:27588*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27588*FLEN/8, x13, x9, x10)

inst_9218:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45fc0000; valaddr_reg:x12; val_offset:27591*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27591*FLEN/8, x13, x9, x10)

inst_9219:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x4583ffff; valaddr_reg:x12; val_offset:27594*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27594*FLEN/8, x13, x9, x10)

inst_9220:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45fe0000; valaddr_reg:x12; val_offset:27597*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27597*FLEN/8, x13, x9, x10)

inst_9221:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x4581ffff; valaddr_reg:x12; val_offset:27600*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27600*FLEN/8, x13, x9, x10)

inst_9222:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45ff0000; valaddr_reg:x12; val_offset:27603*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27603*FLEN/8, x13, x9, x10)

inst_9223:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x4580ffff; valaddr_reg:x12; val_offset:27606*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27606*FLEN/8, x13, x9, x10)

inst_9224:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45ff8000; valaddr_reg:x12; val_offset:27609*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27609*FLEN/8, x13, x9, x10)

inst_9225:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45807fff; valaddr_reg:x12; val_offset:27612*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27612*FLEN/8, x13, x9, x10)

inst_9226:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45ffc000; valaddr_reg:x12; val_offset:27615*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27615*FLEN/8, x13, x9, x10)

inst_9227:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45803fff; valaddr_reg:x12; val_offset:27618*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27618*FLEN/8, x13, x9, x10)

inst_9228:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45ffe000; valaddr_reg:x12; val_offset:27621*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27621*FLEN/8, x13, x9, x10)

inst_9229:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45801fff; valaddr_reg:x12; val_offset:27624*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27624*FLEN/8, x13, x9, x10)

inst_9230:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45fff000; valaddr_reg:x12; val_offset:27627*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27627*FLEN/8, x13, x9, x10)

inst_9231:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45800fff; valaddr_reg:x12; val_offset:27630*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27630*FLEN/8, x13, x9, x10)

inst_9232:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45fff800; valaddr_reg:x12; val_offset:27633*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27633*FLEN/8, x13, x9, x10)

inst_9233:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x458007ff; valaddr_reg:x12; val_offset:27636*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27636*FLEN/8, x13, x9, x10)

inst_9234:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45fffc00; valaddr_reg:x12; val_offset:27639*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27639*FLEN/8, x13, x9, x10)

inst_9235:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x458003ff; valaddr_reg:x12; val_offset:27642*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27642*FLEN/8, x13, x9, x10)

inst_9236:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45fffe00; valaddr_reg:x12; val_offset:27645*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27645*FLEN/8, x13, x9, x10)

inst_9237:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x458001ff; valaddr_reg:x12; val_offset:27648*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27648*FLEN/8, x13, x9, x10)

inst_9238:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45ffff00; valaddr_reg:x12; val_offset:27651*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27651*FLEN/8, x13, x9, x10)

inst_9239:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x458000ff; valaddr_reg:x12; val_offset:27654*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27654*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_72)
inst_9240:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45ffff80; valaddr_reg:x12; val_offset:27657*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27657*FLEN/8, x13, x9, x10)

inst_9241:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x4580007f; valaddr_reg:x12; val_offset:27660*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27660*FLEN/8, x13, x9, x10)

inst_9242:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45ffffc0; valaddr_reg:x12; val_offset:27663*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27663*FLEN/8, x13, x9, x10)

inst_9243:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x4580003f; valaddr_reg:x12; val_offset:27666*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27666*FLEN/8, x13, x9, x10)

inst_9244:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45ffffe0; valaddr_reg:x12; val_offset:27669*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27669*FLEN/8, x13, x9, x10)

inst_9245:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x4580001f; valaddr_reg:x12; val_offset:27672*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27672*FLEN/8, x13, x9, x10)

inst_9246:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45fffff0; valaddr_reg:x12; val_offset:27675*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27675*FLEN/8, x13, x9, x10)

inst_9247:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x4580000f; valaddr_reg:x12; val_offset:27678*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27678*FLEN/8, x13, x9, x10)

inst_9248:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45fffff8; valaddr_reg:x12; val_offset:27681*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27681*FLEN/8, x13, x9, x10)

inst_9249:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45800007; valaddr_reg:x12; val_offset:27684*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27684*FLEN/8, x13, x9, x10)

inst_9250:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45fffffc; valaddr_reg:x12; val_offset:27687*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27687*FLEN/8, x13, x9, x10)

inst_9251:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45800003; valaddr_reg:x12; val_offset:27690*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27690*FLEN/8, x13, x9, x10)

inst_9252:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45fffffe; valaddr_reg:x12; val_offset:27693*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27693*FLEN/8, x13, x9, x10)

inst_9253:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x8b and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x45800001; valaddr_reg:x12; val_offset:27696*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27696*FLEN/8, x13, x9, x10)

inst_9254:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:27699*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27699*FLEN/8, x13, x9, x10)

inst_9255:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x3f800007; valaddr_reg:x12; val_offset:27702*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27702*FLEN/8, x13, x9, x10)

inst_9256:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:27705*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27705*FLEN/8, x13, x9, x10)

inst_9257:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x3f800003; valaddr_reg:x12; val_offset:27708*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27708*FLEN/8, x13, x9, x10)

inst_9258:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:27711*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27711*FLEN/8, x13, x9, x10)

inst_9259:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x3f800001; valaddr_reg:x12; val_offset:27714*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27714*FLEN/8, x13, x9, x10)

inst_9260:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:27717*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27717*FLEN/8, x13, x9, x10)

inst_9261:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:27720*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27720*FLEN/8, x13, x9, x10)

inst_9262:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x3f999999; valaddr_reg:x12; val_offset:27723*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27723*FLEN/8, x13, x9, x10)

inst_9263:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:27726*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27726*FLEN/8, x13, x9, x10)

inst_9264:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:27729*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27729*FLEN/8, x13, x9, x10)

inst_9265:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:27732*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27732*FLEN/8, x13, x9, x10)

inst_9266:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:27735*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27735*FLEN/8, x13, x9, x10)

inst_9267:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:27738*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27738*FLEN/8, x13, x9, x10)

inst_9268:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:27741*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27741*FLEN/8, x13, x9, x10)

inst_9269:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1354b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x379a4c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1354b4; op2val:0x379a4c;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:27744*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27744*FLEN/8, x13, x9, x10)

inst_9270:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x46000000; valaddr_reg:x12; val_offset:27747*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27747*FLEN/8, x13, x9, x10)

inst_9271:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x467fffff; valaddr_reg:x12; val_offset:27750*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27750*FLEN/8, x13, x9, x10)

inst_9272:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x46400000; valaddr_reg:x12; val_offset:27753*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27753*FLEN/8, x13, x9, x10)

inst_9273:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x463fffff; valaddr_reg:x12; val_offset:27756*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27756*FLEN/8, x13, x9, x10)

inst_9274:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x46600000; valaddr_reg:x12; val_offset:27759*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27759*FLEN/8, x13, x9, x10)

inst_9275:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x461fffff; valaddr_reg:x12; val_offset:27762*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27762*FLEN/8, x13, x9, x10)

inst_9276:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x46700000; valaddr_reg:x12; val_offset:27765*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27765*FLEN/8, x13, x9, x10)

inst_9277:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x460fffff; valaddr_reg:x12; val_offset:27768*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27768*FLEN/8, x13, x9, x10)

inst_9278:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x46780000; valaddr_reg:x12; val_offset:27771*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27771*FLEN/8, x13, x9, x10)

inst_9279:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x4607ffff; valaddr_reg:x12; val_offset:27774*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27774*FLEN/8, x13, x9, x10)

inst_9280:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x467c0000; valaddr_reg:x12; val_offset:27777*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27777*FLEN/8, x13, x9, x10)

inst_9281:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x4603ffff; valaddr_reg:x12; val_offset:27780*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27780*FLEN/8, x13, x9, x10)

inst_9282:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x467e0000; valaddr_reg:x12; val_offset:27783*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27783*FLEN/8, x13, x9, x10)

inst_9283:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x4601ffff; valaddr_reg:x12; val_offset:27786*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27786*FLEN/8, x13, x9, x10)

inst_9284:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x467f0000; valaddr_reg:x12; val_offset:27789*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27789*FLEN/8, x13, x9, x10)

inst_9285:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x4600ffff; valaddr_reg:x12; val_offset:27792*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27792*FLEN/8, x13, x9, x10)

inst_9286:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x467f8000; valaddr_reg:x12; val_offset:27795*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27795*FLEN/8, x13, x9, x10)

inst_9287:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x46007fff; valaddr_reg:x12; val_offset:27798*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27798*FLEN/8, x13, x9, x10)

inst_9288:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x467fc000; valaddr_reg:x12; val_offset:27801*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27801*FLEN/8, x13, x9, x10)

inst_9289:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x46003fff; valaddr_reg:x12; val_offset:27804*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27804*FLEN/8, x13, x9, x10)

inst_9290:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x467fe000; valaddr_reg:x12; val_offset:27807*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27807*FLEN/8, x13, x9, x10)

inst_9291:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x46001fff; valaddr_reg:x12; val_offset:27810*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27810*FLEN/8, x13, x9, x10)

inst_9292:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x467ff000; valaddr_reg:x12; val_offset:27813*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27813*FLEN/8, x13, x9, x10)

inst_9293:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x46000fff; valaddr_reg:x12; val_offset:27816*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27816*FLEN/8, x13, x9, x10)

inst_9294:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x467ff800; valaddr_reg:x12; val_offset:27819*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27819*FLEN/8, x13, x9, x10)

inst_9295:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x460007ff; valaddr_reg:x12; val_offset:27822*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27822*FLEN/8, x13, x9, x10)

inst_9296:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x467ffc00; valaddr_reg:x12; val_offset:27825*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27825*FLEN/8, x13, x9, x10)

inst_9297:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x460003ff; valaddr_reg:x12; val_offset:27828*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27828*FLEN/8, x13, x9, x10)

inst_9298:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x467ffe00; valaddr_reg:x12; val_offset:27831*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27831*FLEN/8, x13, x9, x10)

inst_9299:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x460001ff; valaddr_reg:x12; val_offset:27834*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27834*FLEN/8, x13, x9, x10)

inst_9300:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x467fff00; valaddr_reg:x12; val_offset:27837*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27837*FLEN/8, x13, x9, x10)

inst_9301:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x460000ff; valaddr_reg:x12; val_offset:27840*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27840*FLEN/8, x13, x9, x10)

inst_9302:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x467fff80; valaddr_reg:x12; val_offset:27843*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27843*FLEN/8, x13, x9, x10)

inst_9303:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x4600007f; valaddr_reg:x12; val_offset:27846*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27846*FLEN/8, x13, x9, x10)

inst_9304:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x467fffc0; valaddr_reg:x12; val_offset:27849*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27849*FLEN/8, x13, x9, x10)

inst_9305:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x4600003f; valaddr_reg:x12; val_offset:27852*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27852*FLEN/8, x13, x9, x10)

inst_9306:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x467fffe0; valaddr_reg:x12; val_offset:27855*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27855*FLEN/8, x13, x9, x10)

inst_9307:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x4600001f; valaddr_reg:x12; val_offset:27858*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27858*FLEN/8, x13, x9, x10)

inst_9308:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x467ffff0; valaddr_reg:x12; val_offset:27861*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27861*FLEN/8, x13, x9, x10)

inst_9309:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x4600000f; valaddr_reg:x12; val_offset:27864*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27864*FLEN/8, x13, x9, x10)

inst_9310:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x467ffff8; valaddr_reg:x12; val_offset:27867*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27867*FLEN/8, x13, x9, x10)

inst_9311:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x46000007; valaddr_reg:x12; val_offset:27870*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27870*FLEN/8, x13, x9, x10)

inst_9312:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x467ffffc; valaddr_reg:x12; val_offset:27873*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27873*FLEN/8, x13, x9, x10)

inst_9313:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x46000003; valaddr_reg:x12; val_offset:27876*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27876*FLEN/8, x13, x9, x10)

inst_9314:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x467ffffe; valaddr_reg:x12; val_offset:27879*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27879*FLEN/8, x13, x9, x10)

inst_9315:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x8c and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x46000001; valaddr_reg:x12; val_offset:27882*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27882*FLEN/8, x13, x9, x10)

inst_9316:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:27885*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27885*FLEN/8, x13, x9, x10)

inst_9317:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x3f800007; valaddr_reg:x12; val_offset:27888*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27888*FLEN/8, x13, x9, x10)

inst_9318:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:27891*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27891*FLEN/8, x13, x9, x10)

inst_9319:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x3f800003; valaddr_reg:x12; val_offset:27894*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27894*FLEN/8, x13, x9, x10)

inst_9320:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:27897*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27897*FLEN/8, x13, x9, x10)

inst_9321:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x3f800001; valaddr_reg:x12; val_offset:27900*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27900*FLEN/8, x13, x9, x10)

inst_9322:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:27903*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27903*FLEN/8, x13, x9, x10)

inst_9323:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:27906*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27906*FLEN/8, x13, x9, x10)

inst_9324:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x3f999999; valaddr_reg:x12; val_offset:27909*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27909*FLEN/8, x13, x9, x10)

inst_9325:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:27912*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27912*FLEN/8, x13, x9, x10)

inst_9326:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:27915*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27915*FLEN/8, x13, x9, x10)

inst_9327:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:27918*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27918*FLEN/8, x13, x9, x10)

inst_9328:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:27921*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27921*FLEN/8, x13, x9, x10)

inst_9329:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:27924*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27924*FLEN/8, x13, x9, x10)

inst_9330:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:27927*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27927*FLEN/8, x13, x9, x10)

inst_9331:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x176ba3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3619db and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f176ba3; op2val:0x3619db;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:27930*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27930*FLEN/8, x13, x9, x10)

inst_9332:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46800000; valaddr_reg:x12; val_offset:27933*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27933*FLEN/8, x13, x9, x10)

inst_9333:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46ffffff; valaddr_reg:x12; val_offset:27936*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27936*FLEN/8, x13, x9, x10)

inst_9334:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46c00000; valaddr_reg:x12; val_offset:27939*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27939*FLEN/8, x13, x9, x10)

inst_9335:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46bfffff; valaddr_reg:x12; val_offset:27942*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27942*FLEN/8, x13, x9, x10)

inst_9336:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46e00000; valaddr_reg:x12; val_offset:27945*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27945*FLEN/8, x13, x9, x10)

inst_9337:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x469fffff; valaddr_reg:x12; val_offset:27948*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27948*FLEN/8, x13, x9, x10)

inst_9338:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46f00000; valaddr_reg:x12; val_offset:27951*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27951*FLEN/8, x13, x9, x10)

inst_9339:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x468fffff; valaddr_reg:x12; val_offset:27954*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27954*FLEN/8, x13, x9, x10)

inst_9340:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46f80000; valaddr_reg:x12; val_offset:27957*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27957*FLEN/8, x13, x9, x10)

inst_9341:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x4687ffff; valaddr_reg:x12; val_offset:27960*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27960*FLEN/8, x13, x9, x10)

inst_9342:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46fc0000; valaddr_reg:x12; val_offset:27963*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27963*FLEN/8, x13, x9, x10)

inst_9343:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x4683ffff; valaddr_reg:x12; val_offset:27966*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27966*FLEN/8, x13, x9, x10)

inst_9344:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46fe0000; valaddr_reg:x12; val_offset:27969*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27969*FLEN/8, x13, x9, x10)

inst_9345:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x4681ffff; valaddr_reg:x12; val_offset:27972*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27972*FLEN/8, x13, x9, x10)

inst_9346:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46ff0000; valaddr_reg:x12; val_offset:27975*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27975*FLEN/8, x13, x9, x10)

inst_9347:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x4680ffff; valaddr_reg:x12; val_offset:27978*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27978*FLEN/8, x13, x9, x10)

inst_9348:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46ff8000; valaddr_reg:x12; val_offset:27981*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27981*FLEN/8, x13, x9, x10)

inst_9349:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46807fff; valaddr_reg:x12; val_offset:27984*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27984*FLEN/8, x13, x9, x10)

inst_9350:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46ffc000; valaddr_reg:x12; val_offset:27987*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27987*FLEN/8, x13, x9, x10)

inst_9351:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46803fff; valaddr_reg:x12; val_offset:27990*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27990*FLEN/8, x13, x9, x10)

inst_9352:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46ffe000; valaddr_reg:x12; val_offset:27993*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27993*FLEN/8, x13, x9, x10)

inst_9353:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46801fff; valaddr_reg:x12; val_offset:27996*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27996*FLEN/8, x13, x9, x10)

inst_9354:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46fff000; valaddr_reg:x12; val_offset:27999*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 27999*FLEN/8, x13, x9, x10)

inst_9355:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46800fff; valaddr_reg:x12; val_offset:28002*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28002*FLEN/8, x13, x9, x10)

inst_9356:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46fff800; valaddr_reg:x12; val_offset:28005*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28005*FLEN/8, x13, x9, x10)

inst_9357:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x468007ff; valaddr_reg:x12; val_offset:28008*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28008*FLEN/8, x13, x9, x10)

inst_9358:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46fffc00; valaddr_reg:x12; val_offset:28011*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28011*FLEN/8, x13, x9, x10)

inst_9359:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x468003ff; valaddr_reg:x12; val_offset:28014*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28014*FLEN/8, x13, x9, x10)

inst_9360:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46fffe00; valaddr_reg:x12; val_offset:28017*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28017*FLEN/8, x13, x9, x10)

inst_9361:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x468001ff; valaddr_reg:x12; val_offset:28020*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28020*FLEN/8, x13, x9, x10)

inst_9362:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46ffff00; valaddr_reg:x12; val_offset:28023*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28023*FLEN/8, x13, x9, x10)

inst_9363:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x468000ff; valaddr_reg:x12; val_offset:28026*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28026*FLEN/8, x13, x9, x10)

inst_9364:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46ffff80; valaddr_reg:x12; val_offset:28029*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28029*FLEN/8, x13, x9, x10)

inst_9365:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x4680007f; valaddr_reg:x12; val_offset:28032*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28032*FLEN/8, x13, x9, x10)

inst_9366:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46ffffc0; valaddr_reg:x12; val_offset:28035*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28035*FLEN/8, x13, x9, x10)

inst_9367:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x4680003f; valaddr_reg:x12; val_offset:28038*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28038*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_73)
inst_9368:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46ffffe0; valaddr_reg:x12; val_offset:28041*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28041*FLEN/8, x13, x9, x10)

inst_9369:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x4680001f; valaddr_reg:x12; val_offset:28044*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28044*FLEN/8, x13, x9, x10)

inst_9370:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46fffff0; valaddr_reg:x12; val_offset:28047*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28047*FLEN/8, x13, x9, x10)

inst_9371:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x4680000f; valaddr_reg:x12; val_offset:28050*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28050*FLEN/8, x13, x9, x10)

inst_9372:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46fffff8; valaddr_reg:x12; val_offset:28053*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28053*FLEN/8, x13, x9, x10)

inst_9373:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46800007; valaddr_reg:x12; val_offset:28056*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28056*FLEN/8, x13, x9, x10)

inst_9374:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46fffffc; valaddr_reg:x12; val_offset:28059*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28059*FLEN/8, x13, x9, x10)

inst_9375:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46800003; valaddr_reg:x12; val_offset:28062*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28062*FLEN/8, x13, x9, x10)

inst_9376:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46fffffe; valaddr_reg:x12; val_offset:28065*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28065*FLEN/8, x13, x9, x10)

inst_9377:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x46800001; valaddr_reg:x12; val_offset:28068*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28068*FLEN/8, x13, x9, x10)

inst_9378:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:28071*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28071*FLEN/8, x13, x9, x10)

inst_9379:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x3f800007; valaddr_reg:x12; val_offset:28074*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28074*FLEN/8, x13, x9, x10)

inst_9380:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:28077*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28077*FLEN/8, x13, x9, x10)

inst_9381:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x3f800003; valaddr_reg:x12; val_offset:28080*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28080*FLEN/8, x13, x9, x10)

inst_9382:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:28083*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28083*FLEN/8, x13, x9, x10)

inst_9383:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x3f800001; valaddr_reg:x12; val_offset:28086*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28086*FLEN/8, x13, x9, x10)

inst_9384:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:28089*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28089*FLEN/8, x13, x9, x10)

inst_9385:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:28092*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28092*FLEN/8, x13, x9, x10)

inst_9386:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x3f999999; valaddr_reg:x12; val_offset:28095*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28095*FLEN/8, x13, x9, x10)

inst_9387:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:28098*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28098*FLEN/8, x13, x9, x10)

inst_9388:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:28101*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28101*FLEN/8, x13, x9, x10)

inst_9389:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:28104*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28104*FLEN/8, x13, x9, x10)

inst_9390:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:28107*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28107*FLEN/8, x13, x9, x10)

inst_9391:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:28110*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28110*FLEN/8, x13, x9, x10)

inst_9392:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:28113*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28113*FLEN/8, x13, x9, x10)

inst_9393:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x730229 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x06d7d2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df30229; op2val:0x106d7d2;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:28116*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28116*FLEN/8, x13, x9, x10)

inst_9394:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x47000000; valaddr_reg:x12; val_offset:28119*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28119*FLEN/8, x13, x9, x10)

inst_9395:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x477fffff; valaddr_reg:x12; val_offset:28122*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28122*FLEN/8, x13, x9, x10)

inst_9396:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x47400000; valaddr_reg:x12; val_offset:28125*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28125*FLEN/8, x13, x9, x10)

inst_9397:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x473fffff; valaddr_reg:x12; val_offset:28128*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28128*FLEN/8, x13, x9, x10)

inst_9398:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x47600000; valaddr_reg:x12; val_offset:28131*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28131*FLEN/8, x13, x9, x10)

inst_9399:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x471fffff; valaddr_reg:x12; val_offset:28134*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28134*FLEN/8, x13, x9, x10)

inst_9400:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x47700000; valaddr_reg:x12; val_offset:28137*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28137*FLEN/8, x13, x9, x10)

inst_9401:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x470fffff; valaddr_reg:x12; val_offset:28140*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28140*FLEN/8, x13, x9, x10)

inst_9402:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x47780000; valaddr_reg:x12; val_offset:28143*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28143*FLEN/8, x13, x9, x10)

inst_9403:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x4707ffff; valaddr_reg:x12; val_offset:28146*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28146*FLEN/8, x13, x9, x10)

inst_9404:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x477c0000; valaddr_reg:x12; val_offset:28149*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28149*FLEN/8, x13, x9, x10)

inst_9405:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x4703ffff; valaddr_reg:x12; val_offset:28152*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28152*FLEN/8, x13, x9, x10)

inst_9406:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x477e0000; valaddr_reg:x12; val_offset:28155*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28155*FLEN/8, x13, x9, x10)

inst_9407:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x4701ffff; valaddr_reg:x12; val_offset:28158*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28158*FLEN/8, x13, x9, x10)

inst_9408:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x477f0000; valaddr_reg:x12; val_offset:28161*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28161*FLEN/8, x13, x9, x10)

inst_9409:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x4700ffff; valaddr_reg:x12; val_offset:28164*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28164*FLEN/8, x13, x9, x10)

inst_9410:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x477f8000; valaddr_reg:x12; val_offset:28167*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28167*FLEN/8, x13, x9, x10)

inst_9411:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x47007fff; valaddr_reg:x12; val_offset:28170*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28170*FLEN/8, x13, x9, x10)

inst_9412:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x477fc000; valaddr_reg:x12; val_offset:28173*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28173*FLEN/8, x13, x9, x10)

inst_9413:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x47003fff; valaddr_reg:x12; val_offset:28176*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28176*FLEN/8, x13, x9, x10)

inst_9414:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x477fe000; valaddr_reg:x12; val_offset:28179*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28179*FLEN/8, x13, x9, x10)

inst_9415:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x47001fff; valaddr_reg:x12; val_offset:28182*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28182*FLEN/8, x13, x9, x10)

inst_9416:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x477ff000; valaddr_reg:x12; val_offset:28185*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28185*FLEN/8, x13, x9, x10)

inst_9417:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x47000fff; valaddr_reg:x12; val_offset:28188*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28188*FLEN/8, x13, x9, x10)

inst_9418:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x477ff800; valaddr_reg:x12; val_offset:28191*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28191*FLEN/8, x13, x9, x10)

inst_9419:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x470007ff; valaddr_reg:x12; val_offset:28194*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28194*FLEN/8, x13, x9, x10)

inst_9420:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x477ffc00; valaddr_reg:x12; val_offset:28197*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28197*FLEN/8, x13, x9, x10)

inst_9421:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x470003ff; valaddr_reg:x12; val_offset:28200*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28200*FLEN/8, x13, x9, x10)

inst_9422:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x477ffe00; valaddr_reg:x12; val_offset:28203*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28203*FLEN/8, x13, x9, x10)

inst_9423:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x470001ff; valaddr_reg:x12; val_offset:28206*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28206*FLEN/8, x13, x9, x10)

inst_9424:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x477fff00; valaddr_reg:x12; val_offset:28209*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28209*FLEN/8, x13, x9, x10)

inst_9425:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x470000ff; valaddr_reg:x12; val_offset:28212*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28212*FLEN/8, x13, x9, x10)

inst_9426:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x477fff80; valaddr_reg:x12; val_offset:28215*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28215*FLEN/8, x13, x9, x10)

inst_9427:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x4700007f; valaddr_reg:x12; val_offset:28218*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28218*FLEN/8, x13, x9, x10)

inst_9428:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x477fffc0; valaddr_reg:x12; val_offset:28221*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28221*FLEN/8, x13, x9, x10)

inst_9429:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x4700003f; valaddr_reg:x12; val_offset:28224*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28224*FLEN/8, x13, x9, x10)

inst_9430:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x477fffe0; valaddr_reg:x12; val_offset:28227*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28227*FLEN/8, x13, x9, x10)

inst_9431:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x4700001f; valaddr_reg:x12; val_offset:28230*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28230*FLEN/8, x13, x9, x10)

inst_9432:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x477ffff0; valaddr_reg:x12; val_offset:28233*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28233*FLEN/8, x13, x9, x10)

inst_9433:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x4700000f; valaddr_reg:x12; val_offset:28236*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28236*FLEN/8, x13, x9, x10)

inst_9434:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x477ffff8; valaddr_reg:x12; val_offset:28239*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28239*FLEN/8, x13, x9, x10)

inst_9435:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x47000007; valaddr_reg:x12; val_offset:28242*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28242*FLEN/8, x13, x9, x10)

inst_9436:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x477ffffc; valaddr_reg:x12; val_offset:28245*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28245*FLEN/8, x13, x9, x10)

inst_9437:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x47000003; valaddr_reg:x12; val_offset:28248*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28248*FLEN/8, x13, x9, x10)

inst_9438:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x477ffffe; valaddr_reg:x12; val_offset:28251*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28251*FLEN/8, x13, x9, x10)

inst_9439:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x8e and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x47000001; valaddr_reg:x12; val_offset:28254*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28254*FLEN/8, x13, x9, x10)

inst_9440:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:28257*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28257*FLEN/8, x13, x9, x10)

inst_9441:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x3f800007; valaddr_reg:x12; val_offset:28260*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28260*FLEN/8, x13, x9, x10)

inst_9442:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:28263*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28263*FLEN/8, x13, x9, x10)

inst_9443:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x3f800003; valaddr_reg:x12; val_offset:28266*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28266*FLEN/8, x13, x9, x10)

inst_9444:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:28269*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28269*FLEN/8, x13, x9, x10)

inst_9445:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x3f800001; valaddr_reg:x12; val_offset:28272*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28272*FLEN/8, x13, x9, x10)

inst_9446:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:28275*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28275*FLEN/8, x13, x9, x10)

inst_9447:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:28278*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28278*FLEN/8, x13, x9, x10)

inst_9448:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x3f999999; valaddr_reg:x12; val_offset:28281*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28281*FLEN/8, x13, x9, x10)

inst_9449:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:28284*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28284*FLEN/8, x13, x9, x10)

inst_9450:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:28287*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28287*FLEN/8, x13, x9, x10)

inst_9451:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:28290*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28290*FLEN/8, x13, x9, x10)

inst_9452:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:28293*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28293*FLEN/8, x13, x9, x10)

inst_9453:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:28296*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28296*FLEN/8, x13, x9, x10)

inst_9454:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:28299*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28299*FLEN/8, x13, x9, x10)

inst_9455:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78c2ed and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03b97f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df8c2ed; op2val:0x103b97f;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:28302*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28302*FLEN/8, x13, x9, x10)

inst_9456:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47800000; valaddr_reg:x12; val_offset:28305*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28305*FLEN/8, x13, x9, x10)

inst_9457:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47ffffff; valaddr_reg:x12; val_offset:28308*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28308*FLEN/8, x13, x9, x10)

inst_9458:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47c00000; valaddr_reg:x12; val_offset:28311*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28311*FLEN/8, x13, x9, x10)

inst_9459:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47bfffff; valaddr_reg:x12; val_offset:28314*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28314*FLEN/8, x13, x9, x10)

inst_9460:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47e00000; valaddr_reg:x12; val_offset:28317*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28317*FLEN/8, x13, x9, x10)

inst_9461:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x479fffff; valaddr_reg:x12; val_offset:28320*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28320*FLEN/8, x13, x9, x10)

inst_9462:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47f00000; valaddr_reg:x12; val_offset:28323*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28323*FLEN/8, x13, x9, x10)

inst_9463:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x478fffff; valaddr_reg:x12; val_offset:28326*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28326*FLEN/8, x13, x9, x10)

inst_9464:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47f80000; valaddr_reg:x12; val_offset:28329*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28329*FLEN/8, x13, x9, x10)

inst_9465:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x4787ffff; valaddr_reg:x12; val_offset:28332*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28332*FLEN/8, x13, x9, x10)

inst_9466:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47fc0000; valaddr_reg:x12; val_offset:28335*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28335*FLEN/8, x13, x9, x10)

inst_9467:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x4783ffff; valaddr_reg:x12; val_offset:28338*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28338*FLEN/8, x13, x9, x10)

inst_9468:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47fe0000; valaddr_reg:x12; val_offset:28341*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28341*FLEN/8, x13, x9, x10)

inst_9469:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x4781ffff; valaddr_reg:x12; val_offset:28344*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28344*FLEN/8, x13, x9, x10)

inst_9470:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47ff0000; valaddr_reg:x12; val_offset:28347*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28347*FLEN/8, x13, x9, x10)

inst_9471:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x4780ffff; valaddr_reg:x12; val_offset:28350*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28350*FLEN/8, x13, x9, x10)

inst_9472:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47ff8000; valaddr_reg:x12; val_offset:28353*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28353*FLEN/8, x13, x9, x10)

inst_9473:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47807fff; valaddr_reg:x12; val_offset:28356*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28356*FLEN/8, x13, x9, x10)

inst_9474:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47ffc000; valaddr_reg:x12; val_offset:28359*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28359*FLEN/8, x13, x9, x10)

inst_9475:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47803fff; valaddr_reg:x12; val_offset:28362*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28362*FLEN/8, x13, x9, x10)

inst_9476:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47ffe000; valaddr_reg:x12; val_offset:28365*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28365*FLEN/8, x13, x9, x10)

inst_9477:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47801fff; valaddr_reg:x12; val_offset:28368*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28368*FLEN/8, x13, x9, x10)

inst_9478:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47fff000; valaddr_reg:x12; val_offset:28371*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28371*FLEN/8, x13, x9, x10)

inst_9479:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47800fff; valaddr_reg:x12; val_offset:28374*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28374*FLEN/8, x13, x9, x10)

inst_9480:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47fff800; valaddr_reg:x12; val_offset:28377*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28377*FLEN/8, x13, x9, x10)

inst_9481:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x478007ff; valaddr_reg:x12; val_offset:28380*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28380*FLEN/8, x13, x9, x10)

inst_9482:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47fffc00; valaddr_reg:x12; val_offset:28383*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28383*FLEN/8, x13, x9, x10)

inst_9483:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x478003ff; valaddr_reg:x12; val_offset:28386*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28386*FLEN/8, x13, x9, x10)

inst_9484:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47fffe00; valaddr_reg:x12; val_offset:28389*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28389*FLEN/8, x13, x9, x10)

inst_9485:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x478001ff; valaddr_reg:x12; val_offset:28392*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28392*FLEN/8, x13, x9, x10)

inst_9486:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47ffff00; valaddr_reg:x12; val_offset:28395*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28395*FLEN/8, x13, x9, x10)

inst_9487:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x478000ff; valaddr_reg:x12; val_offset:28398*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28398*FLEN/8, x13, x9, x10)

inst_9488:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47ffff80; valaddr_reg:x12; val_offset:28401*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28401*FLEN/8, x13, x9, x10)

inst_9489:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x4780007f; valaddr_reg:x12; val_offset:28404*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28404*FLEN/8, x13, x9, x10)

inst_9490:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47ffffc0; valaddr_reg:x12; val_offset:28407*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28407*FLEN/8, x13, x9, x10)

inst_9491:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x4780003f; valaddr_reg:x12; val_offset:28410*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28410*FLEN/8, x13, x9, x10)

inst_9492:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47ffffe0; valaddr_reg:x12; val_offset:28413*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28413*FLEN/8, x13, x9, x10)

inst_9493:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x4780001f; valaddr_reg:x12; val_offset:28416*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28416*FLEN/8, x13, x9, x10)

inst_9494:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47fffff0; valaddr_reg:x12; val_offset:28419*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28419*FLEN/8, x13, x9, x10)

inst_9495:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x4780000f; valaddr_reg:x12; val_offset:28422*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28422*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_74)
inst_9496:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47fffff8; valaddr_reg:x12; val_offset:28425*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28425*FLEN/8, x13, x9, x10)

inst_9497:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47800007; valaddr_reg:x12; val_offset:28428*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28428*FLEN/8, x13, x9, x10)

inst_9498:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47fffffc; valaddr_reg:x12; val_offset:28431*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28431*FLEN/8, x13, x9, x10)

inst_9499:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47800003; valaddr_reg:x12; val_offset:28434*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28434*FLEN/8, x13, x9, x10)

inst_9500:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47fffffe; valaddr_reg:x12; val_offset:28437*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28437*FLEN/8, x13, x9, x10)

inst_9501:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x8f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x47800001; valaddr_reg:x12; val_offset:28440*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28440*FLEN/8, x13, x9, x10)

inst_9502:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:28443*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28443*FLEN/8, x13, x9, x10)

inst_9503:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x3f800007; valaddr_reg:x12; val_offset:28446*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28446*FLEN/8, x13, x9, x10)

inst_9504:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:28449*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28449*FLEN/8, x13, x9, x10)

inst_9505:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x3f800003; valaddr_reg:x12; val_offset:28452*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28452*FLEN/8, x13, x9, x10)

inst_9506:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:28455*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28455*FLEN/8, x13, x9, x10)

inst_9507:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x3f800001; valaddr_reg:x12; val_offset:28458*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28458*FLEN/8, x13, x9, x10)

inst_9508:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:28461*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28461*FLEN/8, x13, x9, x10)

inst_9509:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:28464*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28464*FLEN/8, x13, x9, x10)

inst_9510:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x3f999999; valaddr_reg:x12; val_offset:28467*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28467*FLEN/8, x13, x9, x10)

inst_9511:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:28470*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28470*FLEN/8, x13, x9, x10)

inst_9512:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:28473*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28473*FLEN/8, x13, x9, x10)

inst_9513:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:28476*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28476*FLEN/8, x13, x9, x10)

inst_9514:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:28479*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28479*FLEN/8, x13, x9, x10)

inst_9515:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:28482*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28482*FLEN/8, x13, x9, x10)

inst_9516:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:28485*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28485*FLEN/8, x13, x9, x10)

inst_9517:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4b516e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x509545 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecb516e; op2val:0x509545;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:28488*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28488*FLEN/8, x13, x9, x10)

inst_9518:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x48000000; valaddr_reg:x12; val_offset:28491*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28491*FLEN/8, x13, x9, x10)

inst_9519:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x487fffff; valaddr_reg:x12; val_offset:28494*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28494*FLEN/8, x13, x9, x10)

inst_9520:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x48400000; valaddr_reg:x12; val_offset:28497*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28497*FLEN/8, x13, x9, x10)

inst_9521:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x483fffff; valaddr_reg:x12; val_offset:28500*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28500*FLEN/8, x13, x9, x10)

inst_9522:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x48600000; valaddr_reg:x12; val_offset:28503*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28503*FLEN/8, x13, x9, x10)

inst_9523:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x481fffff; valaddr_reg:x12; val_offset:28506*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28506*FLEN/8, x13, x9, x10)

inst_9524:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x48700000; valaddr_reg:x12; val_offset:28509*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28509*FLEN/8, x13, x9, x10)

inst_9525:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x480fffff; valaddr_reg:x12; val_offset:28512*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28512*FLEN/8, x13, x9, x10)

inst_9526:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x48780000; valaddr_reg:x12; val_offset:28515*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28515*FLEN/8, x13, x9, x10)

inst_9527:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x4807ffff; valaddr_reg:x12; val_offset:28518*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28518*FLEN/8, x13, x9, x10)

inst_9528:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x487c0000; valaddr_reg:x12; val_offset:28521*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28521*FLEN/8, x13, x9, x10)

inst_9529:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x4803ffff; valaddr_reg:x12; val_offset:28524*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28524*FLEN/8, x13, x9, x10)

inst_9530:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x487e0000; valaddr_reg:x12; val_offset:28527*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28527*FLEN/8, x13, x9, x10)

inst_9531:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x4801ffff; valaddr_reg:x12; val_offset:28530*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28530*FLEN/8, x13, x9, x10)

inst_9532:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x487f0000; valaddr_reg:x12; val_offset:28533*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28533*FLEN/8, x13, x9, x10)

inst_9533:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x4800ffff; valaddr_reg:x12; val_offset:28536*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28536*FLEN/8, x13, x9, x10)

inst_9534:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x487f8000; valaddr_reg:x12; val_offset:28539*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28539*FLEN/8, x13, x9, x10)

inst_9535:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x48007fff; valaddr_reg:x12; val_offset:28542*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28542*FLEN/8, x13, x9, x10)

inst_9536:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x487fc000; valaddr_reg:x12; val_offset:28545*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28545*FLEN/8, x13, x9, x10)

inst_9537:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x48003fff; valaddr_reg:x12; val_offset:28548*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28548*FLEN/8, x13, x9, x10)

inst_9538:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x487fe000; valaddr_reg:x12; val_offset:28551*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28551*FLEN/8, x13, x9, x10)

inst_9539:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x48001fff; valaddr_reg:x12; val_offset:28554*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28554*FLEN/8, x13, x9, x10)

inst_9540:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x487ff000; valaddr_reg:x12; val_offset:28557*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28557*FLEN/8, x13, x9, x10)

inst_9541:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x48000fff; valaddr_reg:x12; val_offset:28560*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28560*FLEN/8, x13, x9, x10)

inst_9542:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x487ff800; valaddr_reg:x12; val_offset:28563*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28563*FLEN/8, x13, x9, x10)

inst_9543:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x480007ff; valaddr_reg:x12; val_offset:28566*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28566*FLEN/8, x13, x9, x10)

inst_9544:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x487ffc00; valaddr_reg:x12; val_offset:28569*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28569*FLEN/8, x13, x9, x10)

inst_9545:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x480003ff; valaddr_reg:x12; val_offset:28572*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28572*FLEN/8, x13, x9, x10)

inst_9546:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x487ffe00; valaddr_reg:x12; val_offset:28575*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28575*FLEN/8, x13, x9, x10)

inst_9547:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x480001ff; valaddr_reg:x12; val_offset:28578*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28578*FLEN/8, x13, x9, x10)

inst_9548:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x487fff00; valaddr_reg:x12; val_offset:28581*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28581*FLEN/8, x13, x9, x10)

inst_9549:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x480000ff; valaddr_reg:x12; val_offset:28584*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28584*FLEN/8, x13, x9, x10)

inst_9550:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x487fff80; valaddr_reg:x12; val_offset:28587*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28587*FLEN/8, x13, x9, x10)

inst_9551:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x4800007f; valaddr_reg:x12; val_offset:28590*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28590*FLEN/8, x13, x9, x10)

inst_9552:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x487fffc0; valaddr_reg:x12; val_offset:28593*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28593*FLEN/8, x13, x9, x10)

inst_9553:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x4800003f; valaddr_reg:x12; val_offset:28596*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28596*FLEN/8, x13, x9, x10)

inst_9554:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x487fffe0; valaddr_reg:x12; val_offset:28599*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28599*FLEN/8, x13, x9, x10)

inst_9555:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x4800001f; valaddr_reg:x12; val_offset:28602*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28602*FLEN/8, x13, x9, x10)

inst_9556:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x487ffff0; valaddr_reg:x12; val_offset:28605*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28605*FLEN/8, x13, x9, x10)

inst_9557:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x4800000f; valaddr_reg:x12; val_offset:28608*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28608*FLEN/8, x13, x9, x10)

inst_9558:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x487ffff8; valaddr_reg:x12; val_offset:28611*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28611*FLEN/8, x13, x9, x10)

inst_9559:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x48000007; valaddr_reg:x12; val_offset:28614*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28614*FLEN/8, x13, x9, x10)

inst_9560:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x487ffffc; valaddr_reg:x12; val_offset:28617*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28617*FLEN/8, x13, x9, x10)

inst_9561:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x48000003; valaddr_reg:x12; val_offset:28620*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28620*FLEN/8, x13, x9, x10)

inst_9562:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x487ffffe; valaddr_reg:x12; val_offset:28623*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28623*FLEN/8, x13, x9, x10)

inst_9563:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x90 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x48000001; valaddr_reg:x12; val_offset:28626*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28626*FLEN/8, x13, x9, x10)

inst_9564:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:28629*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28629*FLEN/8, x13, x9, x10)

inst_9565:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x3f800007; valaddr_reg:x12; val_offset:28632*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28632*FLEN/8, x13, x9, x10)

inst_9566:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:28635*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28635*FLEN/8, x13, x9, x10)

inst_9567:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x3f800003; valaddr_reg:x12; val_offset:28638*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28638*FLEN/8, x13, x9, x10)

inst_9568:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:28641*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28641*FLEN/8, x13, x9, x10)

inst_9569:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x3f800001; valaddr_reg:x12; val_offset:28644*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28644*FLEN/8, x13, x9, x10)

inst_9570:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:28647*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28647*FLEN/8, x13, x9, x10)

inst_9571:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:28650*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28650*FLEN/8, x13, x9, x10)

inst_9572:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x3f999999; valaddr_reg:x12; val_offset:28653*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28653*FLEN/8, x13, x9, x10)

inst_9573:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:28656*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28656*FLEN/8, x13, x9, x10)

inst_9574:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:28659*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28659*FLEN/8, x13, x9, x10)

inst_9575:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:28662*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28662*FLEN/8, x13, x9, x10)

inst_9576:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:28665*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28665*FLEN/8, x13, x9, x10)

inst_9577:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:28668*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28668*FLEN/8, x13, x9, x10)

inst_9578:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:28671*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28671*FLEN/8, x13, x9, x10)

inst_9579:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3409f6 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x36014d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db409f6; op2val:0x136014d;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:28674*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28674*FLEN/8, x13, x9, x10)

inst_9580:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48800000; valaddr_reg:x12; val_offset:28677*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28677*FLEN/8, x13, x9, x10)

inst_9581:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48ffffff; valaddr_reg:x12; val_offset:28680*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28680*FLEN/8, x13, x9, x10)

inst_9582:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48c00000; valaddr_reg:x12; val_offset:28683*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28683*FLEN/8, x13, x9, x10)

inst_9583:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48bfffff; valaddr_reg:x12; val_offset:28686*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28686*FLEN/8, x13, x9, x10)

inst_9584:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48e00000; valaddr_reg:x12; val_offset:28689*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28689*FLEN/8, x13, x9, x10)

inst_9585:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x489fffff; valaddr_reg:x12; val_offset:28692*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28692*FLEN/8, x13, x9, x10)

inst_9586:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48f00000; valaddr_reg:x12; val_offset:28695*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28695*FLEN/8, x13, x9, x10)

inst_9587:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x488fffff; valaddr_reg:x12; val_offset:28698*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28698*FLEN/8, x13, x9, x10)

inst_9588:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48f80000; valaddr_reg:x12; val_offset:28701*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28701*FLEN/8, x13, x9, x10)

inst_9589:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x4887ffff; valaddr_reg:x12; val_offset:28704*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28704*FLEN/8, x13, x9, x10)

inst_9590:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48fc0000; valaddr_reg:x12; val_offset:28707*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28707*FLEN/8, x13, x9, x10)

inst_9591:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x4883ffff; valaddr_reg:x12; val_offset:28710*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28710*FLEN/8, x13, x9, x10)

inst_9592:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48fe0000; valaddr_reg:x12; val_offset:28713*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28713*FLEN/8, x13, x9, x10)

inst_9593:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x4881ffff; valaddr_reg:x12; val_offset:28716*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28716*FLEN/8, x13, x9, x10)

inst_9594:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48ff0000; valaddr_reg:x12; val_offset:28719*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28719*FLEN/8, x13, x9, x10)

inst_9595:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x4880ffff; valaddr_reg:x12; val_offset:28722*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28722*FLEN/8, x13, x9, x10)

inst_9596:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48ff8000; valaddr_reg:x12; val_offset:28725*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28725*FLEN/8, x13, x9, x10)

inst_9597:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48807fff; valaddr_reg:x12; val_offset:28728*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28728*FLEN/8, x13, x9, x10)

inst_9598:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48ffc000; valaddr_reg:x12; val_offset:28731*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28731*FLEN/8, x13, x9, x10)

inst_9599:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48803fff; valaddr_reg:x12; val_offset:28734*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28734*FLEN/8, x13, x9, x10)

inst_9600:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48ffe000; valaddr_reg:x12; val_offset:28737*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28737*FLEN/8, x13, x9, x10)

inst_9601:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48801fff; valaddr_reg:x12; val_offset:28740*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28740*FLEN/8, x13, x9, x10)

inst_9602:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48fff000; valaddr_reg:x12; val_offset:28743*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28743*FLEN/8, x13, x9, x10)

inst_9603:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48800fff; valaddr_reg:x12; val_offset:28746*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28746*FLEN/8, x13, x9, x10)

inst_9604:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48fff800; valaddr_reg:x12; val_offset:28749*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28749*FLEN/8, x13, x9, x10)

inst_9605:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x488007ff; valaddr_reg:x12; val_offset:28752*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28752*FLEN/8, x13, x9, x10)

inst_9606:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48fffc00; valaddr_reg:x12; val_offset:28755*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28755*FLEN/8, x13, x9, x10)

inst_9607:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x488003ff; valaddr_reg:x12; val_offset:28758*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28758*FLEN/8, x13, x9, x10)

inst_9608:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48fffe00; valaddr_reg:x12; val_offset:28761*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28761*FLEN/8, x13, x9, x10)

inst_9609:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x488001ff; valaddr_reg:x12; val_offset:28764*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28764*FLEN/8, x13, x9, x10)

inst_9610:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48ffff00; valaddr_reg:x12; val_offset:28767*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28767*FLEN/8, x13, x9, x10)

inst_9611:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x488000ff; valaddr_reg:x12; val_offset:28770*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28770*FLEN/8, x13, x9, x10)

inst_9612:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48ffff80; valaddr_reg:x12; val_offset:28773*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28773*FLEN/8, x13, x9, x10)

inst_9613:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x4880007f; valaddr_reg:x12; val_offset:28776*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28776*FLEN/8, x13, x9, x10)

inst_9614:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48ffffc0; valaddr_reg:x12; val_offset:28779*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28779*FLEN/8, x13, x9, x10)

inst_9615:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x4880003f; valaddr_reg:x12; val_offset:28782*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28782*FLEN/8, x13, x9, x10)

inst_9616:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48ffffe0; valaddr_reg:x12; val_offset:28785*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28785*FLEN/8, x13, x9, x10)

inst_9617:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x4880001f; valaddr_reg:x12; val_offset:28788*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28788*FLEN/8, x13, x9, x10)

inst_9618:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48fffff0; valaddr_reg:x12; val_offset:28791*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28791*FLEN/8, x13, x9, x10)

inst_9619:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x4880000f; valaddr_reg:x12; val_offset:28794*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28794*FLEN/8, x13, x9, x10)

inst_9620:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48fffff8; valaddr_reg:x12; val_offset:28797*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28797*FLEN/8, x13, x9, x10)

inst_9621:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48800007; valaddr_reg:x12; val_offset:28800*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28800*FLEN/8, x13, x9, x10)

inst_9622:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48fffffc; valaddr_reg:x12; val_offset:28803*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28803*FLEN/8, x13, x9, x10)

inst_9623:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48800003; valaddr_reg:x12; val_offset:28806*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28806*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_75)
inst_9624:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48fffffe; valaddr_reg:x12; val_offset:28809*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28809*FLEN/8, x13, x9, x10)

inst_9625:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x48800001; valaddr_reg:x12; val_offset:28812*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28812*FLEN/8, x13, x9, x10)

inst_9626:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:28815*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28815*FLEN/8, x13, x9, x10)

inst_9627:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x3f800007; valaddr_reg:x12; val_offset:28818*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28818*FLEN/8, x13, x9, x10)

inst_9628:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:28821*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28821*FLEN/8, x13, x9, x10)

inst_9629:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x3f800003; valaddr_reg:x12; val_offset:28824*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28824*FLEN/8, x13, x9, x10)

inst_9630:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:28827*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28827*FLEN/8, x13, x9, x10)

inst_9631:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x3f800001; valaddr_reg:x12; val_offset:28830*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28830*FLEN/8, x13, x9, x10)

inst_9632:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:28833*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28833*FLEN/8, x13, x9, x10)

inst_9633:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:28836*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28836*FLEN/8, x13, x9, x10)

inst_9634:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x3f999999; valaddr_reg:x12; val_offset:28839*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28839*FLEN/8, x13, x9, x10)

inst_9635:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:28842*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28842*FLEN/8, x13, x9, x10)

inst_9636:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:28845*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28845*FLEN/8, x13, x9, x10)

inst_9637:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:28848*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28848*FLEN/8, x13, x9, x10)

inst_9638:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:28851*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28851*FLEN/8, x13, x9, x10)

inst_9639:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:28854*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28854*FLEN/8, x13, x9, x10)

inst_9640:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:28857*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28857*FLEN/8, x13, x9, x10)

inst_9641:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30e98e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e4e30 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30e98e; op2val:0x2e4e30;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:28860*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28860*FLEN/8, x13, x9, x10)

inst_9642:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x49000000; valaddr_reg:x12; val_offset:28863*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28863*FLEN/8, x13, x9, x10)

inst_9643:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x497fffff; valaddr_reg:x12; val_offset:28866*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28866*FLEN/8, x13, x9, x10)

inst_9644:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x49400000; valaddr_reg:x12; val_offset:28869*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28869*FLEN/8, x13, x9, x10)

inst_9645:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x493fffff; valaddr_reg:x12; val_offset:28872*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28872*FLEN/8, x13, x9, x10)

inst_9646:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x49600000; valaddr_reg:x12; val_offset:28875*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28875*FLEN/8, x13, x9, x10)

inst_9647:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x491fffff; valaddr_reg:x12; val_offset:28878*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28878*FLEN/8, x13, x9, x10)

inst_9648:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x49700000; valaddr_reg:x12; val_offset:28881*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28881*FLEN/8, x13, x9, x10)

inst_9649:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x490fffff; valaddr_reg:x12; val_offset:28884*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28884*FLEN/8, x13, x9, x10)

inst_9650:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x49780000; valaddr_reg:x12; val_offset:28887*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28887*FLEN/8, x13, x9, x10)

inst_9651:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x4907ffff; valaddr_reg:x12; val_offset:28890*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28890*FLEN/8, x13, x9, x10)

inst_9652:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x497c0000; valaddr_reg:x12; val_offset:28893*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28893*FLEN/8, x13, x9, x10)

inst_9653:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x4903ffff; valaddr_reg:x12; val_offset:28896*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28896*FLEN/8, x13, x9, x10)

inst_9654:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x497e0000; valaddr_reg:x12; val_offset:28899*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28899*FLEN/8, x13, x9, x10)

inst_9655:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x4901ffff; valaddr_reg:x12; val_offset:28902*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28902*FLEN/8, x13, x9, x10)

inst_9656:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x497f0000; valaddr_reg:x12; val_offset:28905*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28905*FLEN/8, x13, x9, x10)

inst_9657:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x4900ffff; valaddr_reg:x12; val_offset:28908*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28908*FLEN/8, x13, x9, x10)

inst_9658:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x497f8000; valaddr_reg:x12; val_offset:28911*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28911*FLEN/8, x13, x9, x10)

inst_9659:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x49007fff; valaddr_reg:x12; val_offset:28914*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28914*FLEN/8, x13, x9, x10)

inst_9660:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x497fc000; valaddr_reg:x12; val_offset:28917*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28917*FLEN/8, x13, x9, x10)

inst_9661:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x49003fff; valaddr_reg:x12; val_offset:28920*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28920*FLEN/8, x13, x9, x10)

inst_9662:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x497fe000; valaddr_reg:x12; val_offset:28923*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28923*FLEN/8, x13, x9, x10)

inst_9663:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x49001fff; valaddr_reg:x12; val_offset:28926*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28926*FLEN/8, x13, x9, x10)

inst_9664:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x497ff000; valaddr_reg:x12; val_offset:28929*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28929*FLEN/8, x13, x9, x10)

inst_9665:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x49000fff; valaddr_reg:x12; val_offset:28932*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28932*FLEN/8, x13, x9, x10)

inst_9666:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x497ff800; valaddr_reg:x12; val_offset:28935*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28935*FLEN/8, x13, x9, x10)

inst_9667:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x490007ff; valaddr_reg:x12; val_offset:28938*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28938*FLEN/8, x13, x9, x10)

inst_9668:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x497ffc00; valaddr_reg:x12; val_offset:28941*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28941*FLEN/8, x13, x9, x10)

inst_9669:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x490003ff; valaddr_reg:x12; val_offset:28944*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28944*FLEN/8, x13, x9, x10)

inst_9670:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x497ffe00; valaddr_reg:x12; val_offset:28947*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28947*FLEN/8, x13, x9, x10)

inst_9671:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x490001ff; valaddr_reg:x12; val_offset:28950*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28950*FLEN/8, x13, x9, x10)

inst_9672:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x497fff00; valaddr_reg:x12; val_offset:28953*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28953*FLEN/8, x13, x9, x10)

inst_9673:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x490000ff; valaddr_reg:x12; val_offset:28956*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28956*FLEN/8, x13, x9, x10)

inst_9674:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x497fff80; valaddr_reg:x12; val_offset:28959*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28959*FLEN/8, x13, x9, x10)

inst_9675:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x4900007f; valaddr_reg:x12; val_offset:28962*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28962*FLEN/8, x13, x9, x10)

inst_9676:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x497fffc0; valaddr_reg:x12; val_offset:28965*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28965*FLEN/8, x13, x9, x10)

inst_9677:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x4900003f; valaddr_reg:x12; val_offset:28968*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28968*FLEN/8, x13, x9, x10)

inst_9678:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x497fffe0; valaddr_reg:x12; val_offset:28971*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28971*FLEN/8, x13, x9, x10)

inst_9679:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x4900001f; valaddr_reg:x12; val_offset:28974*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28974*FLEN/8, x13, x9, x10)

inst_9680:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x497ffff0; valaddr_reg:x12; val_offset:28977*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28977*FLEN/8, x13, x9, x10)

inst_9681:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x4900000f; valaddr_reg:x12; val_offset:28980*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28980*FLEN/8, x13, x9, x10)

inst_9682:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x497ffff8; valaddr_reg:x12; val_offset:28983*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28983*FLEN/8, x13, x9, x10)

inst_9683:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x49000007; valaddr_reg:x12; val_offset:28986*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28986*FLEN/8, x13, x9, x10)

inst_9684:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x497ffffc; valaddr_reg:x12; val_offset:28989*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28989*FLEN/8, x13, x9, x10)

inst_9685:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x49000003; valaddr_reg:x12; val_offset:28992*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28992*FLEN/8, x13, x9, x10)

inst_9686:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x497ffffe; valaddr_reg:x12; val_offset:28995*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28995*FLEN/8, x13, x9, x10)

inst_9687:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x92 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x49000001; valaddr_reg:x12; val_offset:28998*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 28998*FLEN/8, x13, x9, x10)

inst_9688:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:29001*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29001*FLEN/8, x13, x9, x10)

inst_9689:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x3f800007; valaddr_reg:x12; val_offset:29004*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29004*FLEN/8, x13, x9, x10)

inst_9690:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:29007*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29007*FLEN/8, x13, x9, x10)

inst_9691:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x3f800003; valaddr_reg:x12; val_offset:29010*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29010*FLEN/8, x13, x9, x10)

inst_9692:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:29013*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29013*FLEN/8, x13, x9, x10)

inst_9693:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x3f800001; valaddr_reg:x12; val_offset:29016*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29016*FLEN/8, x13, x9, x10)

inst_9694:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:29019*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29019*FLEN/8, x13, x9, x10)

inst_9695:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:29022*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29022*FLEN/8, x13, x9, x10)

inst_9696:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x3f999999; valaddr_reg:x12; val_offset:29025*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29025*FLEN/8, x13, x9, x10)

inst_9697:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:29028*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29028*FLEN/8, x13, x9, x10)

inst_9698:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:29031*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29031*FLEN/8, x13, x9, x10)

inst_9699:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:29034*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29034*FLEN/8, x13, x9, x10)

inst_9700:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:29037*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29037*FLEN/8, x13, x9, x10)

inst_9701:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:29040*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29040*FLEN/8, x13, x9, x10)

inst_9702:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:29043*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29043*FLEN/8, x13, x9, x10)

inst_9703:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f97b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x401a1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eff97b6; op2val:0x401a1d;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:29046*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29046*FLEN/8, x13, x9, x10)

inst_9704:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49800000; valaddr_reg:x12; val_offset:29049*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29049*FLEN/8, x13, x9, x10)

inst_9705:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49ffffff; valaddr_reg:x12; val_offset:29052*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29052*FLEN/8, x13, x9, x10)

inst_9706:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49c00000; valaddr_reg:x12; val_offset:29055*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29055*FLEN/8, x13, x9, x10)

inst_9707:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49bfffff; valaddr_reg:x12; val_offset:29058*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29058*FLEN/8, x13, x9, x10)

inst_9708:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49e00000; valaddr_reg:x12; val_offset:29061*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29061*FLEN/8, x13, x9, x10)

inst_9709:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x499fffff; valaddr_reg:x12; val_offset:29064*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29064*FLEN/8, x13, x9, x10)

inst_9710:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49f00000; valaddr_reg:x12; val_offset:29067*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29067*FLEN/8, x13, x9, x10)

inst_9711:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x498fffff; valaddr_reg:x12; val_offset:29070*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29070*FLEN/8, x13, x9, x10)

inst_9712:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49f80000; valaddr_reg:x12; val_offset:29073*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29073*FLEN/8, x13, x9, x10)

inst_9713:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x4987ffff; valaddr_reg:x12; val_offset:29076*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29076*FLEN/8, x13, x9, x10)

inst_9714:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49fc0000; valaddr_reg:x12; val_offset:29079*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29079*FLEN/8, x13, x9, x10)

inst_9715:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x4983ffff; valaddr_reg:x12; val_offset:29082*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29082*FLEN/8, x13, x9, x10)

inst_9716:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49fe0000; valaddr_reg:x12; val_offset:29085*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29085*FLEN/8, x13, x9, x10)

inst_9717:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x4981ffff; valaddr_reg:x12; val_offset:29088*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29088*FLEN/8, x13, x9, x10)

inst_9718:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49ff0000; valaddr_reg:x12; val_offset:29091*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29091*FLEN/8, x13, x9, x10)

inst_9719:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x4980ffff; valaddr_reg:x12; val_offset:29094*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29094*FLEN/8, x13, x9, x10)

inst_9720:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49ff8000; valaddr_reg:x12; val_offset:29097*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29097*FLEN/8, x13, x9, x10)

inst_9721:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49807fff; valaddr_reg:x12; val_offset:29100*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29100*FLEN/8, x13, x9, x10)

inst_9722:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49ffc000; valaddr_reg:x12; val_offset:29103*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29103*FLEN/8, x13, x9, x10)

inst_9723:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49803fff; valaddr_reg:x12; val_offset:29106*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29106*FLEN/8, x13, x9, x10)

inst_9724:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49ffe000; valaddr_reg:x12; val_offset:29109*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29109*FLEN/8, x13, x9, x10)

inst_9725:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49801fff; valaddr_reg:x12; val_offset:29112*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29112*FLEN/8, x13, x9, x10)

inst_9726:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49fff000; valaddr_reg:x12; val_offset:29115*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29115*FLEN/8, x13, x9, x10)

inst_9727:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49800fff; valaddr_reg:x12; val_offset:29118*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29118*FLEN/8, x13, x9, x10)

inst_9728:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49fff800; valaddr_reg:x12; val_offset:29121*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29121*FLEN/8, x13, x9, x10)

inst_9729:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x498007ff; valaddr_reg:x12; val_offset:29124*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29124*FLEN/8, x13, x9, x10)

inst_9730:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49fffc00; valaddr_reg:x12; val_offset:29127*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29127*FLEN/8, x13, x9, x10)

inst_9731:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x498003ff; valaddr_reg:x12; val_offset:29130*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29130*FLEN/8, x13, x9, x10)

inst_9732:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49fffe00; valaddr_reg:x12; val_offset:29133*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29133*FLEN/8, x13, x9, x10)

inst_9733:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x498001ff; valaddr_reg:x12; val_offset:29136*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29136*FLEN/8, x13, x9, x10)

inst_9734:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49ffff00; valaddr_reg:x12; val_offset:29139*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29139*FLEN/8, x13, x9, x10)

inst_9735:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x498000ff; valaddr_reg:x12; val_offset:29142*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29142*FLEN/8, x13, x9, x10)

inst_9736:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49ffff80; valaddr_reg:x12; val_offset:29145*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29145*FLEN/8, x13, x9, x10)

inst_9737:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x4980007f; valaddr_reg:x12; val_offset:29148*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29148*FLEN/8, x13, x9, x10)

inst_9738:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49ffffc0; valaddr_reg:x12; val_offset:29151*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29151*FLEN/8, x13, x9, x10)

inst_9739:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x4980003f; valaddr_reg:x12; val_offset:29154*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29154*FLEN/8, x13, x9, x10)

inst_9740:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49ffffe0; valaddr_reg:x12; val_offset:29157*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29157*FLEN/8, x13, x9, x10)

inst_9741:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x4980001f; valaddr_reg:x12; val_offset:29160*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29160*FLEN/8, x13, x9, x10)

inst_9742:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49fffff0; valaddr_reg:x12; val_offset:29163*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29163*FLEN/8, x13, x9, x10)

inst_9743:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x4980000f; valaddr_reg:x12; val_offset:29166*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29166*FLEN/8, x13, x9, x10)

inst_9744:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49fffff8; valaddr_reg:x12; val_offset:29169*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29169*FLEN/8, x13, x9, x10)

inst_9745:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49800007; valaddr_reg:x12; val_offset:29172*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29172*FLEN/8, x13, x9, x10)

inst_9746:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49fffffc; valaddr_reg:x12; val_offset:29175*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29175*FLEN/8, x13, x9, x10)

inst_9747:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49800003; valaddr_reg:x12; val_offset:29178*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29178*FLEN/8, x13, x9, x10)

inst_9748:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49fffffe; valaddr_reg:x12; val_offset:29181*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29181*FLEN/8, x13, x9, x10)

inst_9749:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x93 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x49800001; valaddr_reg:x12; val_offset:29184*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29184*FLEN/8, x13, x9, x10)

inst_9750:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:29187*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29187*FLEN/8, x13, x9, x10)

inst_9751:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x3f800007; valaddr_reg:x12; val_offset:29190*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29190*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_76)
inst_9752:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:29193*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29193*FLEN/8, x13, x9, x10)

inst_9753:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x3f800003; valaddr_reg:x12; val_offset:29196*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29196*FLEN/8, x13, x9, x10)

inst_9754:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:29199*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29199*FLEN/8, x13, x9, x10)

inst_9755:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x3f800001; valaddr_reg:x12; val_offset:29202*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29202*FLEN/8, x13, x9, x10)

inst_9756:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:29205*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29205*FLEN/8, x13, x9, x10)

inst_9757:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:29208*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29208*FLEN/8, x13, x9, x10)

inst_9758:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x3f999999; valaddr_reg:x12; val_offset:29211*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29211*FLEN/8, x13, x9, x10)

inst_9759:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:29214*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29214*FLEN/8, x13, x9, x10)

inst_9760:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:29217*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29217*FLEN/8, x13, x9, x10)

inst_9761:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:29220*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29220*FLEN/8, x13, x9, x10)

inst_9762:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:29223*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29223*FLEN/8, x13, x9, x10)

inst_9763:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:29226*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29226*FLEN/8, x13, x9, x10)

inst_9764:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:29229*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29229*FLEN/8, x13, x9, x10)

inst_9765:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223f6e and fs2 == 0 and fe2 == 0x05 and fm2 == 0x49f673 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c223f6e; op2val:0x2c9f673;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:29232*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29232*FLEN/8, x13, x9, x10)

inst_9766:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a000000; valaddr_reg:x12; val_offset:29235*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29235*FLEN/8, x13, x9, x10)

inst_9767:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a7fffff; valaddr_reg:x12; val_offset:29238*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29238*FLEN/8, x13, x9, x10)

inst_9768:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a400000; valaddr_reg:x12; val_offset:29241*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29241*FLEN/8, x13, x9, x10)

inst_9769:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a3fffff; valaddr_reg:x12; val_offset:29244*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29244*FLEN/8, x13, x9, x10)

inst_9770:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a600000; valaddr_reg:x12; val_offset:29247*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29247*FLEN/8, x13, x9, x10)

inst_9771:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a1fffff; valaddr_reg:x12; val_offset:29250*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29250*FLEN/8, x13, x9, x10)

inst_9772:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a700000; valaddr_reg:x12; val_offset:29253*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29253*FLEN/8, x13, x9, x10)

inst_9773:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a0fffff; valaddr_reg:x12; val_offset:29256*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29256*FLEN/8, x13, x9, x10)

inst_9774:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a780000; valaddr_reg:x12; val_offset:29259*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29259*FLEN/8, x13, x9, x10)

inst_9775:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a07ffff; valaddr_reg:x12; val_offset:29262*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29262*FLEN/8, x13, x9, x10)

inst_9776:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a7c0000; valaddr_reg:x12; val_offset:29265*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29265*FLEN/8, x13, x9, x10)

inst_9777:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a03ffff; valaddr_reg:x12; val_offset:29268*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29268*FLEN/8, x13, x9, x10)

inst_9778:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a7e0000; valaddr_reg:x12; val_offset:29271*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29271*FLEN/8, x13, x9, x10)

inst_9779:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a01ffff; valaddr_reg:x12; val_offset:29274*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29274*FLEN/8, x13, x9, x10)

inst_9780:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a7f0000; valaddr_reg:x12; val_offset:29277*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29277*FLEN/8, x13, x9, x10)

inst_9781:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a00ffff; valaddr_reg:x12; val_offset:29280*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29280*FLEN/8, x13, x9, x10)

inst_9782:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a7f8000; valaddr_reg:x12; val_offset:29283*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29283*FLEN/8, x13, x9, x10)

inst_9783:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a007fff; valaddr_reg:x12; val_offset:29286*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29286*FLEN/8, x13, x9, x10)

inst_9784:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a7fc000; valaddr_reg:x12; val_offset:29289*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29289*FLEN/8, x13, x9, x10)

inst_9785:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a003fff; valaddr_reg:x12; val_offset:29292*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29292*FLEN/8, x13, x9, x10)

inst_9786:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a7fe000; valaddr_reg:x12; val_offset:29295*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29295*FLEN/8, x13, x9, x10)

inst_9787:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a001fff; valaddr_reg:x12; val_offset:29298*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29298*FLEN/8, x13, x9, x10)

inst_9788:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a7ff000; valaddr_reg:x12; val_offset:29301*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29301*FLEN/8, x13, x9, x10)

inst_9789:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a000fff; valaddr_reg:x12; val_offset:29304*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29304*FLEN/8, x13, x9, x10)

inst_9790:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a7ff800; valaddr_reg:x12; val_offset:29307*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29307*FLEN/8, x13, x9, x10)

inst_9791:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a0007ff; valaddr_reg:x12; val_offset:29310*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29310*FLEN/8, x13, x9, x10)

inst_9792:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a7ffc00; valaddr_reg:x12; val_offset:29313*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29313*FLEN/8, x13, x9, x10)

inst_9793:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a0003ff; valaddr_reg:x12; val_offset:29316*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29316*FLEN/8, x13, x9, x10)

inst_9794:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a7ffe00; valaddr_reg:x12; val_offset:29319*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29319*FLEN/8, x13, x9, x10)

inst_9795:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a0001ff; valaddr_reg:x12; val_offset:29322*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29322*FLEN/8, x13, x9, x10)

inst_9796:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a7fff00; valaddr_reg:x12; val_offset:29325*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29325*FLEN/8, x13, x9, x10)

inst_9797:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a0000ff; valaddr_reg:x12; val_offset:29328*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29328*FLEN/8, x13, x9, x10)

inst_9798:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a7fff80; valaddr_reg:x12; val_offset:29331*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29331*FLEN/8, x13, x9, x10)

inst_9799:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a00007f; valaddr_reg:x12; val_offset:29334*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29334*FLEN/8, x13, x9, x10)

inst_9800:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a7fffc0; valaddr_reg:x12; val_offset:29337*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29337*FLEN/8, x13, x9, x10)

inst_9801:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a00003f; valaddr_reg:x12; val_offset:29340*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29340*FLEN/8, x13, x9, x10)

inst_9802:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a7fffe0; valaddr_reg:x12; val_offset:29343*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29343*FLEN/8, x13, x9, x10)

inst_9803:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a00001f; valaddr_reg:x12; val_offset:29346*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29346*FLEN/8, x13, x9, x10)

inst_9804:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a7ffff0; valaddr_reg:x12; val_offset:29349*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29349*FLEN/8, x13, x9, x10)

inst_9805:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a00000f; valaddr_reg:x12; val_offset:29352*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29352*FLEN/8, x13, x9, x10)

inst_9806:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a7ffff8; valaddr_reg:x12; val_offset:29355*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29355*FLEN/8, x13, x9, x10)

inst_9807:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a000007; valaddr_reg:x12; val_offset:29358*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29358*FLEN/8, x13, x9, x10)

inst_9808:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a7ffffc; valaddr_reg:x12; val_offset:29361*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29361*FLEN/8, x13, x9, x10)

inst_9809:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a000003; valaddr_reg:x12; val_offset:29364*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29364*FLEN/8, x13, x9, x10)

inst_9810:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a7ffffe; valaddr_reg:x12; val_offset:29367*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29367*FLEN/8, x13, x9, x10)

inst_9811:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x94 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x4a000001; valaddr_reg:x12; val_offset:29370*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29370*FLEN/8, x13, x9, x10)

inst_9812:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:29373*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29373*FLEN/8, x13, x9, x10)

inst_9813:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x3f800007; valaddr_reg:x12; val_offset:29376*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29376*FLEN/8, x13, x9, x10)

inst_9814:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:29379*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29379*FLEN/8, x13, x9, x10)

inst_9815:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x3f800003; valaddr_reg:x12; val_offset:29382*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29382*FLEN/8, x13, x9, x10)

inst_9816:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:29385*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29385*FLEN/8, x13, x9, x10)

inst_9817:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x3f800001; valaddr_reg:x12; val_offset:29388*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29388*FLEN/8, x13, x9, x10)

inst_9818:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:29391*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29391*FLEN/8, x13, x9, x10)

inst_9819:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:29394*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29394*FLEN/8, x13, x9, x10)

inst_9820:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x3f999999; valaddr_reg:x12; val_offset:29397*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29397*FLEN/8, x13, x9, x10)

inst_9821:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:29400*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29400*FLEN/8, x13, x9, x10)

inst_9822:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:29403*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29403*FLEN/8, x13, x9, x10)

inst_9823:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:29406*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29406*FLEN/8, x13, x9, x10)

inst_9824:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:29409*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29409*FLEN/8, x13, x9, x10)

inst_9825:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:29412*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29412*FLEN/8, x13, x9, x10)

inst_9826:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:29415*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29415*FLEN/8, x13, x9, x10)

inst_9827:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02ce4e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ea08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02ce4e; op2val:0x3ea08d;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:29418*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29418*FLEN/8, x13, x9, x10)

inst_9828:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a800000; valaddr_reg:x12; val_offset:29421*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29421*FLEN/8, x13, x9, x10)

inst_9829:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4affffff; valaddr_reg:x12; val_offset:29424*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29424*FLEN/8, x13, x9, x10)

inst_9830:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4ac00000; valaddr_reg:x12; val_offset:29427*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29427*FLEN/8, x13, x9, x10)

inst_9831:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4abfffff; valaddr_reg:x12; val_offset:29430*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29430*FLEN/8, x13, x9, x10)

inst_9832:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4ae00000; valaddr_reg:x12; val_offset:29433*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29433*FLEN/8, x13, x9, x10)

inst_9833:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a9fffff; valaddr_reg:x12; val_offset:29436*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29436*FLEN/8, x13, x9, x10)

inst_9834:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4af00000; valaddr_reg:x12; val_offset:29439*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29439*FLEN/8, x13, x9, x10)

inst_9835:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a8fffff; valaddr_reg:x12; val_offset:29442*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29442*FLEN/8, x13, x9, x10)

inst_9836:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4af80000; valaddr_reg:x12; val_offset:29445*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29445*FLEN/8, x13, x9, x10)

inst_9837:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a87ffff; valaddr_reg:x12; val_offset:29448*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29448*FLEN/8, x13, x9, x10)

inst_9838:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4afc0000; valaddr_reg:x12; val_offset:29451*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29451*FLEN/8, x13, x9, x10)

inst_9839:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a83ffff; valaddr_reg:x12; val_offset:29454*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29454*FLEN/8, x13, x9, x10)

inst_9840:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4afe0000; valaddr_reg:x12; val_offset:29457*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29457*FLEN/8, x13, x9, x10)

inst_9841:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a81ffff; valaddr_reg:x12; val_offset:29460*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29460*FLEN/8, x13, x9, x10)

inst_9842:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4aff0000; valaddr_reg:x12; val_offset:29463*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29463*FLEN/8, x13, x9, x10)

inst_9843:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a80ffff; valaddr_reg:x12; val_offset:29466*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29466*FLEN/8, x13, x9, x10)

inst_9844:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4aff8000; valaddr_reg:x12; val_offset:29469*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29469*FLEN/8, x13, x9, x10)

inst_9845:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a807fff; valaddr_reg:x12; val_offset:29472*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29472*FLEN/8, x13, x9, x10)

inst_9846:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4affc000; valaddr_reg:x12; val_offset:29475*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29475*FLEN/8, x13, x9, x10)

inst_9847:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a803fff; valaddr_reg:x12; val_offset:29478*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29478*FLEN/8, x13, x9, x10)

inst_9848:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4affe000; valaddr_reg:x12; val_offset:29481*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29481*FLEN/8, x13, x9, x10)

inst_9849:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a801fff; valaddr_reg:x12; val_offset:29484*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29484*FLEN/8, x13, x9, x10)

inst_9850:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4afff000; valaddr_reg:x12; val_offset:29487*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29487*FLEN/8, x13, x9, x10)

inst_9851:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a800fff; valaddr_reg:x12; val_offset:29490*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29490*FLEN/8, x13, x9, x10)

inst_9852:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4afff800; valaddr_reg:x12; val_offset:29493*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29493*FLEN/8, x13, x9, x10)

inst_9853:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a8007ff; valaddr_reg:x12; val_offset:29496*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29496*FLEN/8, x13, x9, x10)

inst_9854:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4afffc00; valaddr_reg:x12; val_offset:29499*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29499*FLEN/8, x13, x9, x10)

inst_9855:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a8003ff; valaddr_reg:x12; val_offset:29502*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29502*FLEN/8, x13, x9, x10)

inst_9856:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4afffe00; valaddr_reg:x12; val_offset:29505*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29505*FLEN/8, x13, x9, x10)

inst_9857:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a8001ff; valaddr_reg:x12; val_offset:29508*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29508*FLEN/8, x13, x9, x10)

inst_9858:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4affff00; valaddr_reg:x12; val_offset:29511*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29511*FLEN/8, x13, x9, x10)

inst_9859:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a8000ff; valaddr_reg:x12; val_offset:29514*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29514*FLEN/8, x13, x9, x10)

inst_9860:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4affff80; valaddr_reg:x12; val_offset:29517*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29517*FLEN/8, x13, x9, x10)

inst_9861:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a80007f; valaddr_reg:x12; val_offset:29520*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29520*FLEN/8, x13, x9, x10)

inst_9862:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4affffc0; valaddr_reg:x12; val_offset:29523*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29523*FLEN/8, x13, x9, x10)

inst_9863:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a80003f; valaddr_reg:x12; val_offset:29526*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29526*FLEN/8, x13, x9, x10)

inst_9864:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4affffe0; valaddr_reg:x12; val_offset:29529*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29529*FLEN/8, x13, x9, x10)

inst_9865:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a80001f; valaddr_reg:x12; val_offset:29532*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29532*FLEN/8, x13, x9, x10)

inst_9866:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4afffff0; valaddr_reg:x12; val_offset:29535*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29535*FLEN/8, x13, x9, x10)

inst_9867:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a80000f; valaddr_reg:x12; val_offset:29538*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29538*FLEN/8, x13, x9, x10)

inst_9868:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4afffff8; valaddr_reg:x12; val_offset:29541*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29541*FLEN/8, x13, x9, x10)

inst_9869:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a800007; valaddr_reg:x12; val_offset:29544*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29544*FLEN/8, x13, x9, x10)

inst_9870:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4afffffc; valaddr_reg:x12; val_offset:29547*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29547*FLEN/8, x13, x9, x10)

inst_9871:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a800003; valaddr_reg:x12; val_offset:29550*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29550*FLEN/8, x13, x9, x10)

inst_9872:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4afffffe; valaddr_reg:x12; val_offset:29553*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29553*FLEN/8, x13, x9, x10)

inst_9873:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x4a800001; valaddr_reg:x12; val_offset:29556*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29556*FLEN/8, x13, x9, x10)

inst_9874:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:29559*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29559*FLEN/8, x13, x9, x10)

inst_9875:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x3f800007; valaddr_reg:x12; val_offset:29562*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29562*FLEN/8, x13, x9, x10)

inst_9876:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:29565*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29565*FLEN/8, x13, x9, x10)

inst_9877:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x3f800003; valaddr_reg:x12; val_offset:29568*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29568*FLEN/8, x13, x9, x10)

inst_9878:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:29571*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29571*FLEN/8, x13, x9, x10)

inst_9879:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x3f800001; valaddr_reg:x12; val_offset:29574*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29574*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_77)
inst_9880:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:29577*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29577*FLEN/8, x13, x9, x10)

inst_9881:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:29580*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29580*FLEN/8, x13, x9, x10)

inst_9882:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x3f999999; valaddr_reg:x12; val_offset:29583*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29583*FLEN/8, x13, x9, x10)

inst_9883:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:29586*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29586*FLEN/8, x13, x9, x10)

inst_9884:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:29589*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29589*FLEN/8, x13, x9, x10)

inst_9885:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:29592*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29592*FLEN/8, x13, x9, x10)

inst_9886:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:29595*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29595*FLEN/8, x13, x9, x10)

inst_9887:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:29598*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29598*FLEN/8, x13, x9, x10)

inst_9888:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:29601*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29601*FLEN/8, x13, x9, x10)

inst_9889:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cd19e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f66f9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2cd19e; op2val:0x2f66f9;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:29604*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29604*FLEN/8, x13, x9, x10)

inst_9890:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b000000; valaddr_reg:x12; val_offset:29607*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29607*FLEN/8, x13, x9, x10)

inst_9891:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b7fffff; valaddr_reg:x12; val_offset:29610*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29610*FLEN/8, x13, x9, x10)

inst_9892:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b400000; valaddr_reg:x12; val_offset:29613*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29613*FLEN/8, x13, x9, x10)

inst_9893:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b3fffff; valaddr_reg:x12; val_offset:29616*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29616*FLEN/8, x13, x9, x10)

inst_9894:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b600000; valaddr_reg:x12; val_offset:29619*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29619*FLEN/8, x13, x9, x10)

inst_9895:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b1fffff; valaddr_reg:x12; val_offset:29622*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29622*FLEN/8, x13, x9, x10)

inst_9896:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b700000; valaddr_reg:x12; val_offset:29625*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29625*FLEN/8, x13, x9, x10)

inst_9897:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b0fffff; valaddr_reg:x12; val_offset:29628*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29628*FLEN/8, x13, x9, x10)

inst_9898:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b780000; valaddr_reg:x12; val_offset:29631*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29631*FLEN/8, x13, x9, x10)

inst_9899:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b07ffff; valaddr_reg:x12; val_offset:29634*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29634*FLEN/8, x13, x9, x10)

inst_9900:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b7c0000; valaddr_reg:x12; val_offset:29637*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29637*FLEN/8, x13, x9, x10)

inst_9901:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b03ffff; valaddr_reg:x12; val_offset:29640*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29640*FLEN/8, x13, x9, x10)

inst_9902:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b7e0000; valaddr_reg:x12; val_offset:29643*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29643*FLEN/8, x13, x9, x10)

inst_9903:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b01ffff; valaddr_reg:x12; val_offset:29646*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29646*FLEN/8, x13, x9, x10)

inst_9904:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b7f0000; valaddr_reg:x12; val_offset:29649*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29649*FLEN/8, x13, x9, x10)

inst_9905:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b00ffff; valaddr_reg:x12; val_offset:29652*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29652*FLEN/8, x13, x9, x10)

inst_9906:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b7f8000; valaddr_reg:x12; val_offset:29655*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29655*FLEN/8, x13, x9, x10)

inst_9907:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b007fff; valaddr_reg:x12; val_offset:29658*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29658*FLEN/8, x13, x9, x10)

inst_9908:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b7fc000; valaddr_reg:x12; val_offset:29661*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29661*FLEN/8, x13, x9, x10)

inst_9909:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b003fff; valaddr_reg:x12; val_offset:29664*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29664*FLEN/8, x13, x9, x10)

inst_9910:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b7fe000; valaddr_reg:x12; val_offset:29667*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29667*FLEN/8, x13, x9, x10)

inst_9911:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b001fff; valaddr_reg:x12; val_offset:29670*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29670*FLEN/8, x13, x9, x10)

inst_9912:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b7ff000; valaddr_reg:x12; val_offset:29673*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29673*FLEN/8, x13, x9, x10)

inst_9913:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b000fff; valaddr_reg:x12; val_offset:29676*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29676*FLEN/8, x13, x9, x10)

inst_9914:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b7ff800; valaddr_reg:x12; val_offset:29679*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29679*FLEN/8, x13, x9, x10)

inst_9915:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b0007ff; valaddr_reg:x12; val_offset:29682*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29682*FLEN/8, x13, x9, x10)

inst_9916:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b7ffc00; valaddr_reg:x12; val_offset:29685*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29685*FLEN/8, x13, x9, x10)

inst_9917:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b0003ff; valaddr_reg:x12; val_offset:29688*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29688*FLEN/8, x13, x9, x10)

inst_9918:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b7ffe00; valaddr_reg:x12; val_offset:29691*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29691*FLEN/8, x13, x9, x10)

inst_9919:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b0001ff; valaddr_reg:x12; val_offset:29694*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29694*FLEN/8, x13, x9, x10)

inst_9920:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b7fff00; valaddr_reg:x12; val_offset:29697*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29697*FLEN/8, x13, x9, x10)

inst_9921:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b0000ff; valaddr_reg:x12; val_offset:29700*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29700*FLEN/8, x13, x9, x10)

inst_9922:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b7fff80; valaddr_reg:x12; val_offset:29703*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29703*FLEN/8, x13, x9, x10)

inst_9923:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b00007f; valaddr_reg:x12; val_offset:29706*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29706*FLEN/8, x13, x9, x10)

inst_9924:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b7fffc0; valaddr_reg:x12; val_offset:29709*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29709*FLEN/8, x13, x9, x10)

inst_9925:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b00003f; valaddr_reg:x12; val_offset:29712*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29712*FLEN/8, x13, x9, x10)

inst_9926:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b7fffe0; valaddr_reg:x12; val_offset:29715*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29715*FLEN/8, x13, x9, x10)

inst_9927:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b00001f; valaddr_reg:x12; val_offset:29718*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29718*FLEN/8, x13, x9, x10)

inst_9928:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b7ffff0; valaddr_reg:x12; val_offset:29721*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29721*FLEN/8, x13, x9, x10)

inst_9929:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27f666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x30c5d5 and fs3 == 0 and fe3 == 0x96 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f27f666; op2val:0x30c5d5;
op3val:0x4b00000f; valaddr_reg:x12; val_offset:29724*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29724*FLEN/8, x13, x9, x10)

#endif
RVTEST_CODE_END
RVMODEL_HALT
RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1172307968,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1168113663,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1173356544,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1167065087,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1173880832,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1166540799,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1174142976,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1166278655,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1174274048,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1166147583,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1174339584,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1166082047,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1174372352,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1166049279,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1174388736,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1166032895,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1174396928,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1166024703,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1174401024,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1166020607,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1174403072,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1166018559,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1174404096,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1166017535,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1174404608,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1166017023,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1174404864,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1166016767,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1174404992,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1166016639,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1174405056,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1166016575,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1174405088,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1166016543,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1174405104,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1166016527,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1174405112,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1166016519,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1174405116,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1166016515,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1174405118,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1166016513,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2131973300,32,FLEN)
NAN_BOXED(3643980,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1174405120,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1182793727,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1178599424,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1178599423,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1180696576,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1176502271,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1181745152,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1175453695,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1182269440,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1174929407,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1182531584,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1174667263,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1182662656,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1174536191,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1182728192,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1174470655,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1182760960,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1174437887,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1182777344,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1174421503,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1182785536,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1174413311,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1182789632,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1174409215,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1182791680,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1174407167,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1182792704,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1174406143,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1182793216,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1174405631,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1182793472,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1174405375,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1182793600,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1174405247,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1182793664,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1174405183,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1182793696,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1174405151,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1182793712,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1174405135,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1182793720,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1174405127,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1182793724,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1174405123,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1182793726,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1174405121,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2132241315,32,FLEN)
NAN_BOXED(3545563,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1182793728,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1191182335,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1186988032,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1186988031,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1189085184,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1184890879,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1190133760,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1183842303,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1190658048,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1183318015,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1190920192,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1183055871,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1191051264,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1182924799,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1191116800,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1182859263,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1191149568,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1182826495,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1191165952,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1182810111,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1191174144,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1182801919,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1191178240,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1182797823,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1191180288,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1182795775,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1191181312,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1182794751,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1191181824,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1182794239,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1191182080,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1182793983,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1191182208,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1182793855,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1191182272,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1182793791,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1191182304,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1182793759,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1191182320,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1182793743,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1191182328,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1182793735,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1191182332,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1182793731,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1191182334,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1182793729,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2113077801,32,FLEN)
NAN_BOXED(17225682,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1191182336,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1199570943,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1195376640,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1195376639,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1197473792,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1193279487,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1198522368,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1192230911,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1199046656,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1191706623,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1199308800,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1191444479,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1199439872,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1191313407,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1199505408,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1191247871,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1199538176,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1191215103,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1199554560,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1191198719,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1199562752,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1191190527,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1199566848,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1191186431,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1199568896,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1191184383,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1199569920,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1191183359,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1199570432,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1191182847,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1199570688,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1191182591,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1199570816,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1191182463,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1199570880,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1191182399,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1199570912,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1191182367,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1199570928,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1191182351,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1199570936,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1191182343,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1199570940,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1191182339,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1199570942,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1191182337,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2113454829,32,FLEN)
NAN_BOXED(17021311,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1199570944,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1207959551,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1203765248,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1203765247,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1205862400,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1201668095,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1206910976,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1200619519,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1207435264,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1200095231,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1207697408,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1199833087,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1207828480,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1199702015,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1207894016,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1199636479,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1207926784,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1199603711,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1207943168,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1199587327,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1207951360,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1199579135,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1207955456,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1199575039,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1207957504,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1199572991,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1207958528,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1199571967,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1207959040,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1199571455,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1207959296,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1199571199,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1207959424,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1199571071,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1207959488,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1199571007,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1207959520,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1199570975,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1207959536,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1199570959,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1207959544,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1199570951,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1207959548,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1199570947,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1207959550,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1199570945,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2127253870,32,FLEN)
NAN_BOXED(5281093,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1207959552,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1216348159,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1212153856,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1212153855,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1214251008,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1210056703,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1215299584,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1209008127,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1215823872,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1208483839,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1216086016,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1208221695,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1216217088,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1208090623,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1216282624,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1208025087,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1216315392,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1207992319,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1216331776,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1207975935,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1216339968,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1207967743,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1216344064,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1207963647,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1216346112,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1207961599,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1216347136,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1207960575,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1216347648,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1207960063,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1216347904,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1207959807,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1216348032,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1207959679,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1216348096,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1207959615,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1216348128,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1207959583,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1216348144,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1207959567,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1216348152,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1207959559,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1216348156,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1207959555,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1216348158,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1207959553,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2108951030,32,FLEN)
NAN_BOXED(20316493,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1216348160,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1224736767,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1220542464,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1220542463,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1222639616,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1218445311,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1223688192,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1217396735,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1224212480,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1216872447,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1224474624,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1216610303,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1224605696,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1216479231,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1224671232,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1216413695,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1224704000,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1216380927,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1224720384,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1216364543,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1224728576,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1216356351,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1224732672,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1216352255,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1224734720,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1216350207,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1224735744,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1216349183,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1224736256,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1216348671,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1224736512,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1216348415,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1224736640,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1216348287,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1224736704,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1216348223,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1224736736,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1216348191,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1224736752,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1216348175,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1224736760,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1216348167,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1224736764,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1216348163,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1224736766,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1216348161,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2133911950,32,FLEN)
NAN_BOXED(3034672,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1224736768,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1233125375,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1228931072,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1228931071,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1231028224,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1226833919,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1232076800,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1225785343,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1232601088,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1225261055,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1232863232,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1224998911,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1232994304,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1224867839,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1233059840,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1224802303,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1233092608,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1224769535,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1233108992,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1224753151,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1233117184,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1224744959,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1233121280,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1224740863,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1233123328,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1224738815,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1233124352,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1224737791,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1233124864,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1224737279,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1233125120,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1224737023,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1233125248,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1224736895,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1233125312,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1224736831,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1233125344,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1224736799,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1233125360,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1224736783,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1233125368,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1224736775,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1233125372,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1224736771,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1233125374,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1224736769,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2130679734,32,FLEN)
NAN_BOXED(4200989,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1233125376,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1241513983,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1237319680,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1237319679,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1239416832,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1235222527,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1240465408,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1234173951,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1240989696,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1233649663,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1241251840,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1233387519,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1241382912,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1233256447,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1241448448,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1233190911,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1241481216,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1233158143,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1241497600,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1233141759,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1241505792,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1233133567,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1241509888,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1233129471,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1241511936,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1233127423,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1241512960,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1233126399,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1241513472,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1233125887,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1241513728,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1233125631,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1241513856,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1233125503,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1241513920,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1233125439,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1241513952,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1233125407,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1241513968,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1233125391,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1241513976,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1233125383,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1241513980,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1233125379,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1241513982,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1233125377,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2082619246,32,FLEN)
NAN_BOXED(46790259,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1241513984,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1249902591,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1245708288,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1245708287,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1247805440,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1243611135,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1248854016,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1242562559,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1249378304,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1242038271,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1249640448,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1241776127,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1249771520,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1241645055,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1249837056,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1241579519,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1249869824,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1241546751,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1249886208,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1241530367,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1249894400,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1241522175,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1249898496,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1241518079,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1249900544,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1241516031,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1249901568,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1241515007,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1249902080,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1241514495,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1249902336,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1241514239,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1249902464,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1241514111,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1249902528,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1241514047,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1249902560,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1241514015,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1249902576,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1241513999,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1249902584,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1241513991,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1249902588,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1241513987,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1249902590,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1241513985,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2130890318,32,FLEN)
NAN_BOXED(4104333,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1249902592,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1258291199,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1254096896,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1254096895,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1256194048,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1251999743,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1257242624,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1250951167,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1257766912,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1250426879,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1258029056,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1250164735,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1258160128,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1250033663,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1258225664,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1249968127,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1258258432,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1249935359,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1258274816,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1249918975,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1258283008,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1249910783,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1258287104,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1249906687,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1258289152,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1249904639,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1258290176,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1249903615,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1258290688,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1249903103,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1258290944,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1249902847,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1258291072,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1249902719,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1258291136,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1249902655,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1258291168,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1249902623,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1258291184,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1249902607,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1258291192,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1249902599,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1258291196,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1249902595,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1258291198,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1249902593,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2133643678,32,FLEN)
NAN_BOXED(3106553,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1258291200,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1266679807,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1262485504,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1262485503,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1264582656,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1260388351,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1265631232,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1259339775,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1266155520,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1258815487,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1266417664,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1258553343,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1266548736,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1258422271,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1266614272,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1258356735,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1266647040,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1258323967,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1266663424,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1258307583,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1266671616,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1258299391,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1266675712,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1258295295,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1266677760,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1258293247,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1266678784,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1258292223,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1266679296,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1258291711,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1266679552,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1258291455,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1266679680,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1258291327,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1266679744,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1258291263,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1266679776,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1258291231,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1266679792,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1258291215,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1266679800,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1258291207,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1266679804,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1258291203,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1266679806,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1258291201,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2133325414,32,FLEN)
NAN_BOXED(3196373,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1266679808,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1275068415,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1270874112,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1270874111,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1272971264,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1268776959,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1274019840,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1267728383,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1274544128,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1267204095,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1274806272,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1266941951,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1274937344,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1266810879,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1275002880,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1266745343,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1275035648,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1266712575,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1275052032,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1266696191,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1275060224,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1266687999,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1275064320,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1266683903,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1275066368,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1266681855,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1275067392,32,FLEN)
NAN_BOXED(2133862785,32,FLEN)
NAN_BOXED(3047595,32,FLEN)
NAN_BOXED(1266680831,32,FLEN)

RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 48*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_0:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_7:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_8:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_9:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_10:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_11:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_12:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_13:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_14:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_15:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_16:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_17:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_18:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_19:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_20:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_21:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_22:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_23:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_24:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_25:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_26:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_27:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_28:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_29:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_30:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_31:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_32:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_33:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_34:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_35:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_36:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_37:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_38:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_39:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_40:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_41:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_42:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_43:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_44:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_45:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_46:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_47:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_48:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_49:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_50:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_51:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_52:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_53:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_54:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_55:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_56:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_57:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_58:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_59:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_60:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_61:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_62:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_63:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_64:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_65:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_66:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_67:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_68:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_69:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_70:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_71:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_72:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_73:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_74:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_75:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_76:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_77:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_78:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_79:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_80:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_81:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_82:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_83:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_84:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_85:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_86:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_87:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_88:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_89:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_90:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_91:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_92:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_93:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_94:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_95:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_96:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_97:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_98:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_99:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_100:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_101:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_102:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_103:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_104:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_105:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_106:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_107:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_108:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_109:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_110:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_111:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_112:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_113:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_114:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_115:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_116:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_117:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_118:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_119:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_120:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_121:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_122:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_123:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_124:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_125:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_126:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_127:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_128:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_129:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_130:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_131:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_132:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_133:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_134:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_135:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_136:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_137:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_138:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_139:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_140:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_141:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_142:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_143:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_144:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_145:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_146:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_147:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_148:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_149:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_150:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_151:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_152:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_153:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_154:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_155:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_156:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_157:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_158:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_159:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_160:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_161:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_162:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_163:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_164:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_165:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_166:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_167:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_168:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_169:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_170:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_171:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_172:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_173:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_174:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_175:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_176:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_177:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_178:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_179:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_180:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_181:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_182:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_183:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_184:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_185:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_186:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_187:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_188:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_189:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_190:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_191:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_192:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_193:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_194:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_195:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_196:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_197:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_198:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_199:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_200:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_201:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_202:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_203:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_204:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_205:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_206:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_207:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_208:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_209:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_210:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_211:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_212:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_213:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_214:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_215:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_216:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_217:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_218:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_219:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_220:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_221:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_222:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_223:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_224:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_225:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_226:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_227:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_228:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_229:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_230:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_231:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_232:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_233:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_234:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_235:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_236:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_237:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_238:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_239:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_240:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_241:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_242:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_243:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_244:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_245:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_246:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_247:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_248:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_249:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_250:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_251:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_252:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_253:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_254:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_255:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_256:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_257:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_258:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_259:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_260:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_261:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_262:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_263:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_264:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_265:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_266:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_267:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_268:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_269:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_270:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_271:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_272:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_273:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_274:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_275:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_276:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_277:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_278:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_279:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_280:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_281:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_282:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_283:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_284:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_285:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_286:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_287:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_288:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_289:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_290:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_291:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_292:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_293:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_294:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_295:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_296:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_297:
    .fill 180*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
