Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  9 08:16:42 2019
| Host         : chris-surface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calc_timing_summary_routed.rpt -pb calc_timing_summary_routed.pb -rpx calc_timing_summary_routed.rpx -warn_on_violation
| Design       : calc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.236        0.000                      0                  444        0.106        0.000                      0                  444        4.500        0.000                       0                   250  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               4.236        0.000                      0                  444        0.106        0.000                      0                  444        4.500        0.000                       0                   250  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 u_calc_ctrl/s_optype_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_io_ctrl/ss_o_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 1.429ns (24.921%)  route 4.305ns (75.079%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.638     5.159    u_calc_ctrl/CLK
    SLICE_X64Y4          FDCE                                         r  u_calc_ctrl/s_optype_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  u_calc_ctrl/s_optype_o_reg[1]/Q
                         net (fo=39, routed)          1.887     7.564    u_alu/ss_o_reg[6]_i_31[0]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.688 r  u_alu/ss_o[6]_i_39/O
                         net (fo=1, routed)           0.000     7.688    u_calc_ctrl/ss_o[0]_i_7_2
    SLICE_X56Y4          MUXF7 (Prop_muxf7_I0_O)      0.241     7.929 r  u_calc_ctrl/ss_o_reg[6]_i_19/O
                         net (fo=7, routed)           0.881     8.810    u_calc_ctrl/u_alu/result_o__117[6]
    SLICE_X55Y3          LUT5 (Prop_lut5_I3_O)        0.298     9.108 r  u_calc_ctrl/ss_o[1]_i_7/O
                         net (fo=1, routed)           0.422     9.530    u_calc_ctrl/in15[1]
    SLICE_X54Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.654 r  u_calc_ctrl/ss_o[1]_i_2/O
                         net (fo=1, routed)           1.115    10.769    u_calc_ctrl/s_dig1_o__34[1]
    SLICE_X62Y2          LUT6 (Prop_lut6_I0_O)        0.124    10.893 r  u_calc_ctrl/ss_o[1]_i_1/O
                         net (fo=1, routed)           0.000    10.893    u_io_ctrl/ss_o_reg[7]_1[1]
    SLICE_X62Y2          FDPE                                         r  u_io_ctrl/ss_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.520    14.861    u_io_ctrl/CLK
    SLICE_X62Y2          FDPE                                         r  u_io_ctrl/ss_o_reg[1]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X62Y2          FDPE (Setup_fdpe_C_D)        0.029    15.129    u_io_ctrl/ss_o_reg[1]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -10.893    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 u_calc_ctrl/s_optype_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_io_ctrl/ss_o_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 1.657ns (29.385%)  route 3.982ns (70.615%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.638     5.159    u_calc_ctrl/CLK
    SLICE_X64Y4          FDCE                                         r  u_calc_ctrl/s_optype_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  u_calc_ctrl/s_optype_o_reg[1]/Q
                         net (fo=39, routed)          1.887     7.564    u_alu/ss_o_reg[6]_i_31[0]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.688 r  u_alu/ss_o[6]_i_39/O
                         net (fo=1, routed)           0.000     7.688    u_calc_ctrl/ss_o[0]_i_7_2
    SLICE_X56Y4          MUXF7 (Prop_muxf7_I0_O)      0.241     7.929 r  u_calc_ctrl/ss_o_reg[6]_i_19/O
                         net (fo=7, routed)           0.876     8.805    u_calc_ctrl/u_alu/result_o__117[6]
    SLICE_X55Y3          LUT5 (Prop_lut5_I3_O)        0.324     9.129 r  u_calc_ctrl/ss_o[4]_i_7/O
                         net (fo=1, routed)           0.433     9.562    u_calc_ctrl/in15[4]
    SLICE_X56Y3          LUT6 (Prop_lut6_I2_O)        0.326     9.888 r  u_calc_ctrl/ss_o[4]_i_2/O
                         net (fo=1, routed)           0.786    10.674    u_calc_ctrl/s_dig1_o__34[4]
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.124    10.798 r  u_calc_ctrl/ss_o[4]_i_1/O
                         net (fo=1, routed)           0.000    10.798    u_io_ctrl/ss_o_reg[7]_1[4]
    SLICE_X62Y3          FDPE                                         r  u_io_ctrl/ss_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.519    14.860    u_io_ctrl/CLK
    SLICE_X62Y3          FDPE                                         r  u_io_ctrl/ss_o_reg[4]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X62Y3          FDPE (Setup_fdpe_C_D)        0.029    15.128    u_io_ctrl/ss_o_reg[4]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 u_calc_ctrl/s_optype_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_io_ctrl/ss_o_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 1.401ns (24.693%)  route 4.273ns (75.307%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.638     5.159    u_calc_ctrl/CLK
    SLICE_X64Y4          FDCE                                         r  u_calc_ctrl/s_optype_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  u_calc_ctrl/s_optype_o_reg[1]/Q
                         net (fo=39, routed)          1.724     7.401    u_alu/ss_o_reg[6]_i_31[0]
    SLICE_X55Y5          LUT6 (Prop_lut6_I1_O)        0.124     7.525 f  u_alu/ss_o[6]_i_41/O
                         net (fo=1, routed)           0.000     7.525    u_calc_ctrl/ss_o[0]_i_7_0
    SLICE_X55Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     7.737 f  u_calc_ctrl/ss_o_reg[6]_i_20/O
                         net (fo=7, routed)           0.981     8.718    u_calc_ctrl/u_alu/result_o__117[4]
    SLICE_X55Y4          LUT5 (Prop_lut5_I1_O)        0.299     9.017 r  u_calc_ctrl/ss_o[2]_i_7/O
                         net (fo=1, routed)           0.351     9.367    u_calc_ctrl/in15[2]
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.491 r  u_calc_ctrl/ss_o[2]_i_2/O
                         net (fo=1, routed)           1.218    10.709    u_calc_ctrl/s_dig1_o__34[2]
    SLICE_X64Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.833 r  u_calc_ctrl/ss_o[2]_i_1/O
                         net (fo=1, routed)           0.000    10.833    u_io_ctrl/ss_o_reg[7]_1[2]
    SLICE_X64Y5          FDPE                                         r  u_io_ctrl/ss_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.519    14.860    u_io_ctrl/CLK
    SLICE_X64Y5          FDPE                                         r  u_io_ctrl/ss_o_reg[2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X64Y5          FDPE (Setup_fdpe_C_D)        0.077    15.176    u_io_ctrl/ss_o_reg[2]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 u_calc_ctrl/s_optype_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_io_ctrl/ss_o_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 1.634ns (29.168%)  route 3.968ns (70.832%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.638     5.159    u_calc_ctrl/CLK
    SLICE_X64Y4          FDCE                                         r  u_calc_ctrl/s_optype_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  u_calc_ctrl/s_optype_o_reg[1]/Q
                         net (fo=39, routed)          1.724     7.401    u_alu/ss_o_reg[6]_i_31[0]
    SLICE_X55Y5          LUT6 (Prop_lut6_I1_O)        0.124     7.525 r  u_alu/ss_o[6]_i_41/O
                         net (fo=1, routed)           0.000     7.525    u_calc_ctrl/ss_o[0]_i_7_0
    SLICE_X55Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     7.737 r  u_calc_ctrl/ss_o_reg[6]_i_20/O
                         net (fo=7, routed)           0.981     8.718    u_calc_ctrl/u_alu/result_o__117[4]
    SLICE_X55Y4          LUT5 (Prop_lut5_I4_O)        0.329     9.047 r  u_calc_ctrl/ss_o[6]_i_7/O
                         net (fo=1, routed)           0.578     9.625    u_calc_ctrl/in15[6]
    SLICE_X55Y2          LUT6 (Prop_lut6_I2_O)        0.327     9.952 r  u_calc_ctrl/ss_o[6]_i_2/O
                         net (fo=1, routed)           0.685    10.637    u_calc_ctrl/s_dig1_o__34[6]
    SLICE_X62Y2          LUT6 (Prop_lut6_I0_O)        0.124    10.761 r  u_calc_ctrl/ss_o[6]_i_1/O
                         net (fo=1, routed)           0.000    10.761    u_io_ctrl/ss_o_reg[7]_1[6]
    SLICE_X62Y2          FDPE                                         r  u_io_ctrl/ss_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.520    14.861    u_io_ctrl/CLK
    SLICE_X62Y2          FDPE                                         r  u_io_ctrl/ss_o_reg[6]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X62Y2          FDPE (Setup_fdpe_C_D)        0.031    15.131    u_io_ctrl/ss_o_reg[6]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 u_alu/v_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/v_sub_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 2.437ns (46.116%)  route 2.848ns (53.885%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.638     5.159    u_alu/CLK
    SLICE_X59Y1          FDCE                                         r  u_alu/v_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  u_alu/v_value_reg[1]/Q
                         net (fo=3, routed)           0.963     6.579    u_alu/v_value[1]
    SLICE_X60Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.703 r  u_alu/s_sqr_finished1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.703    u_alu/s_sqr_finished1_carry_i_3_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.236 r  u_alu/s_sqr_finished1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.236    u_alu/s_sqr_finished1_carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.353 r  u_alu/s_sqr_finished1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.353    u_alu/s_sqr_finished1_carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  u_alu/s_sqr_finished1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.470    u_alu/s_sqr_finished1_carry__1_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  u_alu/s_sqr_finished1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.587    u_alu/s_sqr_finished1_carry__2_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 r  u_alu/s_sqr_finished1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.704    u_alu/s_sqr_finished1_carry__3_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.821 r  u_alu/s_sqr_finished1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.821    u_alu/s_sqr_finished1_carry__4_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.938 r  u_alu/s_sqr_finished1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.938    u_alu/s_sqr_finished1_carry__5_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.253 f  u_alu/s_sqr_finished1_carry__6/O[3]
                         net (fo=2, routed)           0.312     8.565    u_alu/s_sqr_finished1[31]
    SLICE_X61Y6          LUT3 (Prop_lut3_I1_O)        0.307     8.872 r  u_alu/v_sub[0]_i_1/O
                         net (fo=49, routed)          1.572    10.444    u_alu/v_sub[0]_i_1_n_0
    SLICE_X58Y1          FDCE                                         r  u_alu/v_sub_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.519    14.860    u_alu/CLK
    SLICE_X58Y1          FDCE                                         r  u_alu/v_sub_reg[0]/C
                         clock pessimism              0.277    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X58Y1          FDCE (Setup_fdce_C_CE)      -0.205    14.897    u_alu/v_sub_reg[0]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 u_alu/v_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/v_sub_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 2.437ns (46.116%)  route 2.848ns (53.885%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.638     5.159    u_alu/CLK
    SLICE_X59Y1          FDCE                                         r  u_alu/v_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  u_alu/v_value_reg[1]/Q
                         net (fo=3, routed)           0.963     6.579    u_alu/v_value[1]
    SLICE_X60Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.703 r  u_alu/s_sqr_finished1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.703    u_alu/s_sqr_finished1_carry_i_3_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.236 r  u_alu/s_sqr_finished1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.236    u_alu/s_sqr_finished1_carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.353 r  u_alu/s_sqr_finished1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.353    u_alu/s_sqr_finished1_carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  u_alu/s_sqr_finished1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.470    u_alu/s_sqr_finished1_carry__1_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  u_alu/s_sqr_finished1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.587    u_alu/s_sqr_finished1_carry__2_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 r  u_alu/s_sqr_finished1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.704    u_alu/s_sqr_finished1_carry__3_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.821 r  u_alu/s_sqr_finished1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.821    u_alu/s_sqr_finished1_carry__4_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.938 r  u_alu/s_sqr_finished1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.938    u_alu/s_sqr_finished1_carry__5_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.253 f  u_alu/s_sqr_finished1_carry__6/O[3]
                         net (fo=2, routed)           0.312     8.565    u_alu/s_sqr_finished1[31]
    SLICE_X61Y6          LUT3 (Prop_lut3_I1_O)        0.307     8.872 r  u_alu/v_sub[0]_i_1/O
                         net (fo=49, routed)          1.572    10.444    u_alu/v_sub[0]_i_1_n_0
    SLICE_X58Y1          FDCE                                         r  u_alu/v_sub_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.519    14.860    u_alu/CLK
    SLICE_X58Y1          FDCE                                         r  u_alu/v_sub_reg[1]/C
                         clock pessimism              0.277    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X58Y1          FDCE (Setup_fdce_C_CE)      -0.205    14.897    u_alu/v_sub_reg[1]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 u_alu/v_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/v_sub_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 2.437ns (46.116%)  route 2.848ns (53.885%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.638     5.159    u_alu/CLK
    SLICE_X59Y1          FDCE                                         r  u_alu/v_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  u_alu/v_value_reg[1]/Q
                         net (fo=3, routed)           0.963     6.579    u_alu/v_value[1]
    SLICE_X60Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.703 r  u_alu/s_sqr_finished1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.703    u_alu/s_sqr_finished1_carry_i_3_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.236 r  u_alu/s_sqr_finished1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.236    u_alu/s_sqr_finished1_carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.353 r  u_alu/s_sqr_finished1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.353    u_alu/s_sqr_finished1_carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  u_alu/s_sqr_finished1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.470    u_alu/s_sqr_finished1_carry__1_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  u_alu/s_sqr_finished1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.587    u_alu/s_sqr_finished1_carry__2_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 r  u_alu/s_sqr_finished1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.704    u_alu/s_sqr_finished1_carry__3_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.821 r  u_alu/s_sqr_finished1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.821    u_alu/s_sqr_finished1_carry__4_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.938 r  u_alu/s_sqr_finished1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.938    u_alu/s_sqr_finished1_carry__5_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.253 f  u_alu/s_sqr_finished1_carry__6/O[3]
                         net (fo=2, routed)           0.312     8.565    u_alu/s_sqr_finished1[31]
    SLICE_X61Y6          LUT3 (Prop_lut3_I1_O)        0.307     8.872 r  u_alu/v_sub[0]_i_1/O
                         net (fo=49, routed)          1.572    10.444    u_alu/v_sub[0]_i_1_n_0
    SLICE_X58Y1          FDCE                                         r  u_alu/v_sub_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.519    14.860    u_alu/CLK
    SLICE_X58Y1          FDCE                                         r  u_alu/v_sub_reg[2]/C
                         clock pessimism              0.277    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X58Y1          FDCE (Setup_fdce_C_CE)      -0.205    14.897    u_alu/v_sub_reg[2]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 u_alu/v_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/v_sub_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 2.437ns (46.116%)  route 2.848ns (53.885%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.638     5.159    u_alu/CLK
    SLICE_X59Y1          FDCE                                         r  u_alu/v_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  u_alu/v_value_reg[1]/Q
                         net (fo=3, routed)           0.963     6.579    u_alu/v_value[1]
    SLICE_X60Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.703 r  u_alu/s_sqr_finished1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.703    u_alu/s_sqr_finished1_carry_i_3_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.236 r  u_alu/s_sqr_finished1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.236    u_alu/s_sqr_finished1_carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.353 r  u_alu/s_sqr_finished1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.353    u_alu/s_sqr_finished1_carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  u_alu/s_sqr_finished1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.470    u_alu/s_sqr_finished1_carry__1_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  u_alu/s_sqr_finished1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.587    u_alu/s_sqr_finished1_carry__2_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 r  u_alu/s_sqr_finished1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.704    u_alu/s_sqr_finished1_carry__3_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.821 r  u_alu/s_sqr_finished1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.821    u_alu/s_sqr_finished1_carry__4_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.938 r  u_alu/s_sqr_finished1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.938    u_alu/s_sqr_finished1_carry__5_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.253 f  u_alu/s_sqr_finished1_carry__6/O[3]
                         net (fo=2, routed)           0.312     8.565    u_alu/s_sqr_finished1[31]
    SLICE_X61Y6          LUT3 (Prop_lut3_I1_O)        0.307     8.872 r  u_alu/v_sub[0]_i_1/O
                         net (fo=49, routed)          1.572    10.444    u_alu/v_sub[0]_i_1_n_0
    SLICE_X58Y1          FDCE                                         r  u_alu/v_sub_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.519    14.860    u_alu/CLK
    SLICE_X58Y1          FDCE                                         r  u_alu/v_sub_reg[3]/C
                         clock pessimism              0.277    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X58Y1          FDCE (Setup_fdce_C_CE)      -0.205    14.897    u_alu/v_sub_reg[3]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 u_calc_ctrl/s_optype_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_io_ctrl/ss_o_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 1.665ns (29.997%)  route 3.885ns (70.003%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.638     5.159    u_calc_ctrl/CLK
    SLICE_X64Y4          FDCE                                         r  u_calc_ctrl/s_optype_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  u_calc_ctrl/s_optype_o_reg[1]/Q
                         net (fo=39, routed)          1.887     7.564    u_alu/ss_o_reg[6]_i_31[0]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.688 r  u_alu/ss_o[6]_i_39/O
                         net (fo=1, routed)           0.000     7.688    u_calc_ctrl/ss_o[0]_i_7_2
    SLICE_X56Y4          MUXF7 (Prop_muxf7_I0_O)      0.241     7.929 r  u_calc_ctrl/ss_o_reg[6]_i_19/O
                         net (fo=7, routed)           0.881     8.810    u_calc_ctrl/u_alu/result_o__117[6]
    SLICE_X55Y3          LUT5 (Prop_lut5_I2_O)        0.326     9.136 r  u_calc_ctrl/ss_o[3]_i_7/O
                         net (fo=1, routed)           0.452     9.588    u_calc_ctrl/in15[3]
    SLICE_X56Y2          LUT6 (Prop_lut6_I2_O)        0.332     9.920 r  u_calc_ctrl/ss_o[3]_i_2/O
                         net (fo=1, routed)           0.666    10.586    u_calc_ctrl/s_dig1_o__34[3]
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.124    10.710 r  u_calc_ctrl/ss_o[3]_i_1/O
                         net (fo=1, routed)           0.000    10.710    u_io_ctrl/ss_o_reg[7]_1[3]
    SLICE_X64Y2          FDPE                                         r  u_io_ctrl/ss_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.520    14.861    u_io_ctrl/CLK
    SLICE_X64Y2          FDPE                                         r  u_io_ctrl/ss_o_reg[3]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X64Y2          FDPE (Setup_fdpe_C_D)        0.077    15.177    u_io_ctrl/ss_o_reg[3]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 u_alu/v_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/s_sqr_result_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 2.437ns (46.856%)  route 2.764ns (53.144%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.638     5.159    u_alu/CLK
    SLICE_X59Y1          FDCE                                         r  u_alu/v_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  u_alu/v_value_reg[1]/Q
                         net (fo=3, routed)           0.963     6.579    u_alu/v_value[1]
    SLICE_X60Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.703 r  u_alu/s_sqr_finished1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.703    u_alu/s_sqr_finished1_carry_i_3_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.236 r  u_alu/s_sqr_finished1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.236    u_alu/s_sqr_finished1_carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.353 r  u_alu/s_sqr_finished1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.353    u_alu/s_sqr_finished1_carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  u_alu/s_sqr_finished1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.470    u_alu/s_sqr_finished1_carry__1_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  u_alu/s_sqr_finished1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.587    u_alu/s_sqr_finished1_carry__2_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 r  u_alu/s_sqr_finished1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.704    u_alu/s_sqr_finished1_carry__3_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.821 r  u_alu/s_sqr_finished1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.821    u_alu/s_sqr_finished1_carry__4_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.938 r  u_alu/s_sqr_finished1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.938    u_alu/s_sqr_finished1_carry__5_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.253 r  u_alu/s_sqr_finished1_carry__6/O[3]
                         net (fo=2, routed)           0.972     9.225    u_alu/s_sqr_finished1[31]
    SLICE_X61Y5          LUT3 (Prop_lut3_I0_O)        0.307     9.532 r  u_alu/s_sqr_finished_i_1/O
                         net (fo=17, routed)          0.829    10.360    u_alu/s_sqr_finished_i_1_n_0
    SLICE_X62Y1          FDCE                                         r  u_alu/s_sqr_result_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.520    14.861    u_alu/CLK
    SLICE_X62Y1          FDCE                                         r  u_alu/s_sqr_result_reg[3]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y1          FDCE (Setup_fdce_C_CE)      -0.205    14.881    u_alu/s_sqr_result_reg[3]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -10.360    
  -------------------------------------------------------------------
                         slack                                  4.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_io_ctrl/v_ff0_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_io_ctrl/pbsync_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.565     1.448    u_io_ctrl/CLK
    SLICE_X55Y8          FDCE                                         r  u_io_ctrl/v_ff0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_io_ctrl/v_ff0_reg[18]/Q
                         net (fo=1, routed)           0.054     1.643    u_io_ctrl/v_ff0[18]
    SLICE_X54Y8          LUT3 (Prop_lut3_I1_O)        0.045     1.688 r  u_io_ctrl/pbsync_o[2]_i_1/O
                         net (fo=1, routed)           0.000     1.688    u_io_ctrl/pbsync_o[2]_i_1_n_0
    SLICE_X54Y8          FDCE                                         r  u_io_ctrl/pbsync_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.836     1.963    u_io_ctrl/CLK
    SLICE_X54Y8          FDCE                                         r  u_io_ctrl/pbsync_o_reg[2]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X54Y8          FDCE (Hold_fdce_C_D)         0.121     1.582    u_io_ctrl/pbsync_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_io_ctrl/v_ff0_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_io_ctrl/swsync_o_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.594     1.477    u_io_ctrl/CLK
    SLICE_X65Y8          FDCE                                         r  u_io_ctrl/v_ff0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_io_ctrl/v_ff0_reg[8]/Q
                         net (fo=1, routed)           0.054     1.672    u_io_ctrl/v_ff0[8]
    SLICE_X64Y8          LUT3 (Prop_lut3_I1_O)        0.045     1.717 r  u_io_ctrl/swsync_o[8]_i_1/O
                         net (fo=1, routed)           0.000     1.717    u_io_ctrl/swsync_o[8]_i_1_n_0
    SLICE_X64Y8          FDCE                                         r  u_io_ctrl/swsync_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.865     1.992    u_io_ctrl/CLK
    SLICE_X64Y8          FDCE                                         r  u_io_ctrl/swsync_o_reg[8]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X64Y8          FDCE (Hold_fdce_C_D)         0.121     1.611    u_io_ctrl/swsync_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_io_ctrl/v_ff0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_io_ctrl/swsync_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.566     1.449    u_io_ctrl/CLK
    SLICE_X53Y3          FDCE                                         r  u_io_ctrl/v_ff0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  u_io_ctrl/v_ff0_reg[2]/Q
                         net (fo=1, routed)           0.087     1.677    u_io_ctrl/v_ff0[2]
    SLICE_X52Y3          LUT3 (Prop_lut3_I1_O)        0.045     1.722 r  u_io_ctrl/swsync_o[2]_i_1/O
                         net (fo=1, routed)           0.000     1.722    u_io_ctrl/swsync_o[2]_i_1_n_0
    SLICE_X52Y3          FDCE                                         r  u_io_ctrl/swsync_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.837     1.964    u_io_ctrl/CLK
    SLICE_X52Y3          FDCE                                         r  u_io_ctrl/swsync_o_reg[2]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X52Y3          FDCE (Hold_fdce_C_D)         0.120     1.582    u_io_ctrl/swsync_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_io_ctrl/v_ff0_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_io_ctrl/swsync_o_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.595     1.478    u_io_ctrl/CLK
    SLICE_X65Y6          FDCE                                         r  u_io_ctrl/v_ff0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  u_io_ctrl/v_ff0_reg[12]/Q
                         net (fo=1, routed)           0.087     1.706    u_io_ctrl/v_ff0[12]
    SLICE_X64Y6          LUT3 (Prop_lut3_I1_O)        0.045     1.751 r  u_io_ctrl/swsync_o[12]_i_1/O
                         net (fo=1, routed)           0.000     1.751    u_io_ctrl/swsync_o[12]_i_1_n_0
    SLICE_X64Y6          FDCE                                         r  u_io_ctrl/swsync_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.866     1.993    u_io_ctrl/CLK
    SLICE_X64Y6          FDCE                                         r  u_io_ctrl/swsync_o_reg[12]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X64Y6          FDCE (Hold_fdce_C_D)         0.120     1.611    u_io_ctrl/swsync_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_io_ctrl/v_ff0_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_io_ctrl/pbsync_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.565     1.448    u_io_ctrl/CLK
    SLICE_X55Y8          FDCE                                         r  u_io_ctrl/v_ff0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_io_ctrl/v_ff0_reg[19]/Q
                         net (fo=1, routed)           0.089     1.678    u_io_ctrl/v_ff0[19]
    SLICE_X54Y8          LUT3 (Prop_lut3_I1_O)        0.045     1.723 r  u_io_ctrl/pbsync_o[3]_i_1/O
                         net (fo=1, routed)           0.000     1.723    u_io_ctrl/pbsync_o[3]_i_1_n_0
    SLICE_X54Y8          FDCE                                         r  u_io_ctrl/pbsync_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.836     1.963    u_io_ctrl/CLK
    SLICE_X54Y8          FDCE                                         r  u_io_ctrl/pbsync_o_reg[3]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X54Y8          FDCE (Hold_fdce_C_D)         0.121     1.582    u_io_ctrl/pbsync_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_alu/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/s_sqr_result_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.702%)  route 0.127ns (47.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.595     1.478    u_alu/CLK
    SLICE_X63Y5          FDCE                                         r  u_alu/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  u_alu/v_counter_reg[9]/Q
                         net (fo=2, routed)           0.127     1.746    u_alu/v_counter_reg[9]
    SLICE_X61Y5          FDCE                                         r  u_alu/s_sqr_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.864     1.991    u_alu/CLK
    SLICE_X61Y5          FDCE                                         r  u_alu/s_sqr_result_reg[9]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X61Y5          FDCE (Hold_fdce_C_D)         0.070     1.583    u_alu/s_sqr_result_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_alu/v_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/s_sqr_result_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.595     1.478    u_alu/CLK
    SLICE_X63Y6          FDCE                                         r  u_alu/v_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  u_alu/v_counter_reg[13]/Q
                         net (fo=2, routed)           0.124     1.743    u_alu/v_counter_reg[13]
    SLICE_X62Y5          FDCE                                         r  u_alu/s_sqr_result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.866     1.993    u_alu/CLK
    SLICE_X62Y5          FDCE                                         r  u_alu/s_sqr_result_reg[13]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X62Y5          FDCE (Hold_fdce_C_D)         0.070     1.564    u_alu/s_sqr_result_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_io_ctrl/v_ff0_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_io_ctrl/swsync_o_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.596     1.479    u_io_ctrl/CLK
    SLICE_X64Y2          FDCE                                         r  u_io_ctrl/v_ff0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDCE (Prop_fdce_C_Q)         0.148     1.627 r  u_io_ctrl/v_ff0_reg[15]/Q
                         net (fo=1, routed)           0.057     1.684    u_io_ctrl/v_ff0[15]
    SLICE_X64Y2          LUT3 (Prop_lut3_I1_O)        0.098     1.782 r  u_io_ctrl/swsync_o[15]_i_1/O
                         net (fo=1, routed)           0.000     1.782    u_io_ctrl/swsync_o[15]_i_1_n_0
    SLICE_X64Y2          FDCE                                         r  u_io_ctrl/swsync_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.867     1.994    u_io_ctrl/CLK
    SLICE_X64Y2          FDCE                                         r  u_io_ctrl/swsync_o_reg[15]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X64Y2          FDCE (Hold_fdce_C_D)         0.121     1.600    u_io_ctrl/swsync_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_alu/v_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/s_sqr_result_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.631%)  route 0.127ns (47.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.595     1.478    u_alu/CLK
    SLICE_X63Y5          FDCE                                         r  u_alu/v_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  u_alu/v_counter_reg[11]/Q
                         net (fo=2, routed)           0.127     1.746    u_alu/v_counter_reg[11]
    SLICE_X62Y5          FDCE                                         r  u_alu/s_sqr_result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.866     1.993    u_alu/CLK
    SLICE_X62Y5          FDCE                                         r  u_alu/s_sqr_result_reg[11]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X62Y5          FDCE (Hold_fdce_C_D)         0.070     1.561    u_alu/s_sqr_result_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_io_ctrl/v_ff0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_io_ctrl/swsync_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.567     1.450    u_io_ctrl/CLK
    SLICE_X52Y2          FDCE                                         r  u_io_ctrl/v_ff0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y2          FDCE (Prop_fdce_C_Q)         0.148     1.598 r  u_io_ctrl/v_ff0_reg[0]/Q
                         net (fo=1, routed)           0.059     1.657    u_io_ctrl/v_ff0[0]
    SLICE_X52Y2          LUT3 (Prop_lut3_I1_O)        0.098     1.755 r  u_io_ctrl/swsync_o[0]_i_1/O
                         net (fo=1, routed)           0.000     1.755    u_io_ctrl/swsync_o[0]_i_1_n_0
    SLICE_X52Y2          FDCE                                         r  u_io_ctrl/swsync_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.838     1.965    u_io_ctrl/CLK
    SLICE_X52Y2          FDCE                                         r  u_io_ctrl/swsync_o_reg[0]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X52Y2          FDCE (Hold_fdce_C_D)         0.120     1.570    u_io_ctrl/swsync_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y6    u_alu/s_sqr_finished_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y2    u_alu/s_sqr_result_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y6    u_alu/s_sqr_result_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y5    u_alu/s_sqr_result_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y5    u_alu/s_sqr_result_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y5    u_alu/s_sqr_result_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y4    u_alu/s_sqr_result_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y3    u_alu/s_sqr_result_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y1    u_alu/s_sqr_result_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y7    u_alu/v_sub_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y7    u_alu/v_sub_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y7    u_alu/v_sub_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y7    u_alu/v_sub_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y8    u_alu/v_sub_reg[28]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y8    u_alu/v_sub_reg[29]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y8    u_alu/v_value_reg[29]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y8    u_alu/v_value_reg[30]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y8    u_alu/v_value_reg[31]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y8    u_io_ctrl/ss_o_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y6    u_alu/s_sqr_finished_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y2    u_alu/s_sqr_result_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y6    u_alu/s_sqr_result_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y5    u_alu/s_sqr_result_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y5    u_alu/s_sqr_result_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y5    u_alu/s_sqr_result_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y4    u_alu/s_sqr_result_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    u_alu/s_sqr_result_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y1    u_alu/s_sqr_result_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y1    u_alu/s_sqr_result_reg[2]/C



