/**
 * @file  pinpointer_regs.h
 * @brief  BESPOON Pinpointer UWB chipset register map
 * @author pbo@bespoon.com
 */
/*
 * Copyright (C) Bespoon 2014-2015. No Part of the source code shall be
 * reproduced, transmitted, distributed, used nor modified in any way without
 * the express prior written authorization of Bespoon.
 */

#ifndef PINPOINTER_REGS_H
#define PINPOINTER_REGS_H

#define BNK_PP_REG 0x00
#define BNK_MSQ_REG 0x20
#define BNK_MSQ_DMEM 0x40
#define BNK_MSQ_PMEM 0x60

/*******************************************************************************
 *
 *                           DO NOT EDIT THIS FILE!
 *
 * This file was generated with the 'generate_spi_header.rb' script. Please run
 * script again to update header values from VHDL package.
 *
 ******************************************************************************/

// Base adresses definition
#define BAR_CFG_32K (0x0D)
#define BAR_CFG_ANALOG (0x00)
#define BAR_CFG_DIGITAL (0x02)
#define BAR_CFG_MSQ (0x10)
#define BAR_CFG_MUX_REG (0x0B)
#define BAR_CFG_SYSTEM (0x0F)
#define BAR_CTRL_32K (0x0C)
#define BAR_CTRL_DIGITAL (0x01)
#define BAR_CTRL_MSQ (0x12)
#define BAR_CTRL_SYSTEM (0x0E)
#define BAR_FIFO_TXRX (0x03)
#define BAR_MEM_ADC_LOOP (0x0A)
#define BAR_MEM_ESTIM_I (0x05)
#define BAR_MEM_ESTIM_PRP (0x04)
#define BAR_MEM_ESTIM_Q (0x06)
#define BAR_MEM_NRJ (0x07)
#define BAR_STAT_TABL (0x13)
#define BAR_TRIG_TABL (0x11)

// BAR_CFG_32K registers definition
#define BAR_32K_ACTION (0x0D)
#define BAR_32K_DELAY_W0 (0x07)
#define BAR_32K_DELAY_W1 (0x08)
#define BAR_32K_FRAMERATE_LENGTH (0x03)
#define BAR_32K_M (0x04)
#define BAR_32K_NTOA_W0 (0x09)
#define BAR_32K_NTOA_W1 (0x0A)
#define BAR_32K_NTOA_W2 (0x0B)
#define BAR_32K_NTOA_W3 (0x0C)
#define BAR_32K_SHADOW_POP (0x10)
#define BAR_32K_SHADOW_W0 (0x0E)
#define BAR_32K_SHADOW_W1 (0x0F)
#define BAR_32K_TIMER_CONFIG (0x00)
#define BAR_32K_TIMER_PERIOD_W0 (0x01)
#define BAR_32K_TIMER_PERIOD_W1 (0x02)
#define BAR_32K_TS_W0 (0x05)
#define BAR_32K_TS_W1 (0x06)

// BAR_CFG_ANALOG registers definition
#define BAR_FS_ENABLE (0x00)
#define BAR_FS_ENABLE_GENREF (0x01)
#define BAR_FS_POWER_BANDGAP (0x03)
#define BAR_FS_POWER_SUPPLY (0x02)
#define BAR_FS_RESET (0x08)
#define BAR_FS_SELECT_BANDGAPSEL (0x04)
#define BAR_FS_SELECT_CHDEP (0x07)
#define BAR_FS_SELECT_W0 (0x05)
#define BAR_FS_SELECT_W1 (0x06)
#define BAR_FS_SP_BGDEP (0x0A)
#define BAR_FS_SP_DELAY_LO2I (0x0B)
#define BAR_FS_SP_DELAY_LO2Q (0x0C)
#define BAR_FS_SP_TXRXDEP (0x09)
#define BAR_FS_TUNE_IPOL_BUFFERLO4G (0x16)
#define BAR_FS_TUNE_IPOL_BUFFERLO8G (0x17)
#define BAR_FS_TUNE_IPOL_DIV28G (0x15)
#define BAR_FS_TUNE_IPOL_DIV48G (0x18)
#define BAR_FS_TUNE_IPOL_PLLCP2G (0x1B)
#define BAR_FS_TUNE_IPOL_PLLCP8G (0x19)
#define BAR_FS_TUNE_IPOL_VCO2G (0x1A)
#define BAR_FS_TUNE_IPOL_VCO8G1 (0x13)
#define BAR_FS_TUNE_IPOL_VCO8G2 (0x14)
#define BAR_FS_TUNE_VDD1V2_PLL (0x1E)
#define BAR_FS_TUNE_VDD1V2_PLLNUM (0x1F)
#define BAR_FS_TUNE_VDD1V2_VCO2G (0x1D)
#define BAR_FS_TUNE_VDD1V2_VCO8G (0x1C)
#define BAR_FS_TUNE_VREF_OUTCP (0x10)
#define BAR_FS_TUNE_VTUNE_BUFFERLO4G (0x11)
#define BAR_FS_TUNE_VTUNE_BUFFERLO8G (0x12)
#define BAR_MISC_ENABLE (0xA0)
#define BAR_MISC_POWER_SUPPLY (0xA2)
#define BAR_MISC_SELECT_W0 (0xA4)
#define BAR_MISC_SELECT_W1 (0xA5)
#define BAR_MISC_SP_ANACFGSPARE_W0 (0xA9)
#define BAR_MISC_SP_ANACFGSPARE_W1 (0xAA)
#define BAR_MISC_TUNE_OSCQ32K_BAMP (0xB3)
#define BAR_MISC_TUNE_OSCQ32K_BCASC (0xB4)
#define BAR_MISC_TUNE_OSCQ32K_CAPATUN (0xB7)
#define BAR_MISC_TUNE_OSCQ32K_GMB (0xB5)
#define BAR_MISC_TUNE_OSCQ32K_IBOOST (0xB6)
#define BAR_MISC_TUNE_VDD1V2_D2 (0xB1)
#define BAR_MISC_TUNE_VDD1V2_RTC (0xB2)
#define BAR_MISC_TUNE_VDD1V8 (0xB0)
#define BAR_RXABB_ENABLE (0x60)
#define BAR_RXABB_ENABLE_GENREF (0x61)
#define BAR_RXABB_POWER_BANDGAP (0x63)
#define BAR_RXABB_POWER_SUPPLY (0x62)
#define BAR_RXABB_SP_BGDEP (0x6A)
#define BAR_RXABB_SP_INTEG_GAIN (0x6B)
#define BAR_RXABB_SP_INTEG_RIN (0x6C)
#define BAR_RXABB_TUNE_IPOL_ADC (0x76)
#define BAR_RXABB_TUNE_IPOL_ADCOPA (0x75)
#define BAR_RXABB_TUNE_IPOL_IBUFREF (0x74)
#define BAR_RXABB_TUNE_IPOL_INTEGOPA (0x72)
#define BAR_RXABB_TUNE_IPOL_INTEGTRANS (0x71)
#define BAR_RXABB_TUNE_VDD1V2_A2 (0x7A)
#define BAR_RXABB_TUNE_VDD1V2_M2 (0x79)
#define BAR_RXABB_TUNE_VREF_HADC (0x77)
#define BAR_RXABB_TUNE_VREF_INTEG (0x73)
#define BAR_RXABB_TUNE_VREF_LADC (0x78)
#define BAR_RXABB_TUNE_VREF_MIXER2 (0x70)
#define BAR_RXDFE_ENABLE_W0 (0x80)
#define BAR_RXDFE_ENABLE_W1 (0x81)
#define BAR_RXDFE_POWER_BANDGAP (0x83)
#define BAR_RXDFE_POWER_SUPPLY (0x82)
#define BAR_RXDFE_RESET (0x88)
#define BAR_RXDFE_SELECT_BANDGAPSEL (0x84)
#define BAR_RXDFE_SP_CLKTX1NS (0x89)
#define BAR_RXDFE_TUNE_VDD1V2_D1 (0x90)
#define BAR_RXDLL_ENABLE (0x40)
#define BAR_RXDLL_ENABLE_GENREF (0x41)
#define BAR_RXDLL_RESET (0x48)
#define BAR_RXDLL_SP_CLKTXDLL (0x4A)
#define BAR_RXDLL_SP_TXRXDEP (0x49)
#define BAR_RXDLL_TUNE_IPOL_DLLRX (0x50)
#define BAR_RXDLL_TUNE_VREF_DLLRX (0x51)
#define BAR_RXFE_ENABLE_BGDEP_PD (0x20)
#define BAR_RXFE_ENABLE_GENREF (0x21)
#define BAR_RXFE_POWER_BANDGAP (0x23)
#define BAR_RXFE_POWER_SUPPLY (0x22)
#define BAR_RXFE_SELECT_BANDGAPSEL (0x24)
#define BAR_RXFE_SELECT_CHDEP (0x27)
#define BAR_RXFE_SP_BGDEP (0x2A)
#define BAR_RXFE_SP_TXRXDEP (0x29)
#define BAR_RXFE_TUNE_IPOL_GMCBUFFER (0x34)
#define BAR_RXFE_TUNE_IPOL_GMCFOLLOWER (0x35)
#define BAR_RXFE_TUNE_IPOL_LNA (0x30)
#define BAR_RXFE_TUNE_VDD1V2_A1 (0x37)
#define BAR_RXFE_TUNE_VDD1V2_LNA (0x36)
#define BAR_RXFE_TUNE_VREF_MIXERLO1 (0x33)
#define BAR_RXFE_TUNE_VTUNE_BBF (0x32)
#define BAR_RXFE_TUNE_VTUNE_LNA (0x31)
#define BAR_TEST_ENABLE (0xE0)
#define BAR_TEST_POWER_SUPPLY (0xE2)
#define BAR_TEST_RESET (0xE8)
#define BAR_TEST_SP_ENATM136_MUXIN (0xE9)
#define BAR_TEST_SP_ENATM1_MUXOUT (0xEB)
#define BAR_TEST_SP_ENATM23456_MUXOUT (0xEC)
#define BAR_TEST_SP_ENATM24_MUXIN (0xEA)
#define BAR_TEST_SP_SEL_ADCIN (0xEE)
#define BAR_TEST_SP_SEL_CHANNEL (0xED)
#define BAR_TEST_TUNE_BIASMONITOR_W0 (0xF2)
#define BAR_TEST_TUNE_BIASMONITOR_W1 (0xF3)
#define BAR_TEST_TUNE_BIASMONITOR_W2 (0xF4)
#define BAR_TEST_TUNE_BIASMONITOR_W3 (0xF5)
#define BAR_TEST_TUNE_BIASMONITOR_W4 (0xF6)
#define BAR_TEST_TUNE_IPOL_ATMBUF (0xF0)
#define BAR_TEST_TUNE_VDD1V2_TEST (0xF1)
#define BAR_TX_ENABLE (0xC0)
#define BAR_TX_ENABLE_GENREF (0xC1)
#define BAR_TX_POWER_BANDGAP (0xC3)
#define BAR_TX_POWER_SUPPLY (0xC2)
#define BAR_TX_RESET (0xC8)
#define BAR_TX_SELECT (0xC5)
#define BAR_TX_SELECT_BGDEP_TXRXDEP (0xC4)
#define BAR_TX_SELECT_PULSE_POLARITY_DELAY1 (0xC6)
#define BAR_TX_SELECT_PULSE_POLARITY_DELAY2 (0xC7)
#define BAR_TX_SP_PULSE_START0 (0xCA)
#define BAR_TX_SP_PULSE_START1 (0xCB)
#define BAR_TX_SP_PULSE_STARTCLK (0xCE)
#define BAR_TX_SP_PULSE_STOP0 (0xCC)
#define BAR_TX_SP_PULSE_STOP1 (0xCD)
#define BAR_TX_SP_PULSE_STOPCLK (0xCF)
#define BAR_TX_SP_VTUNE (0xC9)
#define BAR_TX_TUNE_IPOL_DLLTXCP (0xDD)
#define BAR_TX_TUNE_IPOL_POLAMP (0xD9)
#define BAR_TX_TUNE_IPOL_QUENCHAMP (0xD8)
#define BAR_TX_TUNE_IPOL_REFPOLARITY (0xDB)
#define BAR_TX_TUNE_IPOL_REFQUENCH (0xDA)
#define BAR_TX_TUNE_PULSE_POLARITY_START (0xD4)
#define BAR_TX_TUNE_PULSE_RESET_START (0xD5)
#define BAR_TX_TUNE_PULSE_SWITCH_START0 (0xD0)
#define BAR_TX_TUNE_PULSE_SWITCH_START1 (0xD1)
#define BAR_TX_TUNE_PULSE_SWITCH_STOP0 (0xD2)
#define BAR_TX_TUNE_PULSE_SWITCH_STOP1 (0xD3)
#define BAR_TX_TUNE_PULSE_VDDPVCO_RESET_STOP (0xD7)
#define BAR_TX_TUNE_PULSE_VDDPVCO_START (0xD6)
#define BAR_TX_TUNE_VDD1V2_TX (0xDF)
#define BAR_TX_TUNE_VDDPVCO (0xDE)
#define BAR_TX_TUNE_VOUT_DLLTXCP (0xDC)

// BAR_CFG_DIGITAL registers definition
#define BAR_ADC_DELAY (0x01)
#define BAR_ADC_LB_EP_OFFSET (0x0B)
#define BAR_ARCTAN_SIGNE (0x3D)
#define BAR_COMB_I (0x08)
#define BAR_COMB_Q (0x09)
#define BAR_CTRL_CFG (0x0E)
#define BAR_DEMO_CODE_LGTH (0x39)
#define BAR_DEMO_CODE_W0 (0x20)
#define BAR_DEMO_CODE_W1 (0x21)
#define BAR_DEMO_CODE_W10 (0x2A)
#define BAR_DEMO_CODE_W11 (0x2B)
#define BAR_DEMO_CODE_W12 (0x2C)
#define BAR_DEMO_CODE_W13 (0x2D)
#define BAR_DEMO_CODE_W14 (0x2E)
#define BAR_DEMO_CODE_W15 (0x2F)
#define BAR_DEMO_CODE_W2 (0x22)
#define BAR_DEMO_CODE_W3 (0x23)
#define BAR_DEMO_CODE_W4 (0x24)
#define BAR_DEMO_CODE_W5 (0x25)
#define BAR_DEMO_CODE_W6 (0x26)
#define BAR_DEMO_CODE_W7 (0x27)
#define BAR_DEMO_CODE_W8 (0x28)
#define BAR_DEMO_CODE_W9 (0x29)
#define BAR_DEMO_SYMB_REP (0x03)
#define BAR_DEROT_AFE (0x47)
#define BAR_DIFF_DET_SAT_SHFT (0x45)
#define BAR_DLL_DRIFT (0x0F)
#define BAR_DLL_DRIFT_PPM_W0 (0x06)
#define BAR_DLL_DRIFT_PPM_W1 (0x07)
#define BAR_DLL_RNG_SHFT (0x3E)
#define BAR_FRAME_SIZE_W0 (0x4A)
#define BAR_FRAME_SIZE_W1 (0x4B)
#define BAR_FRAMING_CFG (0x0D)
#define BAR_LEAD_EDGE_SBW_EP_IWP (0x3C)
#define BAR_LEAD_EDGE_SBW_PRP (0x3B)
#define BAR_LEAD_EDGE_SFW_EP_IWP (0x41)
#define BAR_LEAD_EDGE_SFW_PRP (0x40)
#define BAR_LEAD_EDGE_THLD_W0 (0x34)
#define BAR_LEAD_EDGE_THLD_W1 (0x35)
#define BAR_LEAD_EDGE_THLD_W2 (0x36)
#define BAR_LEAD_EDGE_THLD_W3 (0x37)
#define BAR_NRJCOR_THLD_W0 (0x30)
#define BAR_NRJCOR_THLD_W1 (0x31)
#define BAR_NRJCOR_THLD_W2 (0x32)
#define BAR_NRJCOR_THLD_W3 (0x33)
#define BAR_PHASE_THLD (0x3A)
#define BAR_PHY_CTRL_CMD (0x00)
#define BAR_PHY_CTRL_SER_EN_W0 (0x42)
#define BAR_PHY_CTRL_SER_EN_W1 (0x43)
#define BAR_PHY_CTRL_SER_EN_W2 (0x44)
#define BAR_PREAMBLE_LGTH (0x0C)
#define BAR_PREAMB_TIME_OUT_W0 (0x50)
#define BAR_PREAMB_TIME_OUT_W1 (0x51)
#define BAR_PREAMB_TIME_OUT_W2 (0x52)
#define BAR_PREAMB_TIME_OUT_W3 (0x53)
#define BAR_SFD_TIME_OUT_W0 (0x54)
#define BAR_SFD_TIME_OUT_W1 (0x55)
#define BAR_SFD_TIME_OUT_W2 (0x56)
#define BAR_SFD_TIME_OUT_W3 (0x57)
#define BAR_SFD_VALUE_LGTH (0x0A)
#define BAR_SFD_VALUE_W0 (0x04)
#define BAR_SFD_VALUE_W1 (0x05)
#define BAR_SYNC_CODE_LGTH (0x38)
#define BAR_SYNC_CODE_W0 (0x10)
#define BAR_SYNC_CODE_W1 (0x11)
#define BAR_SYNC_CODE_W10 (0x1A)
#define BAR_SYNC_CODE_W11 (0x1B)
#define BAR_SYNC_CODE_W12 (0x1C)
#define BAR_SYNC_CODE_W13 (0x1D)
#define BAR_SYNC_CODE_W14 (0x1E)
#define BAR_SYNC_CODE_W15 (0x1F)
#define BAR_SYNC_CODE_W2 (0x12)
#define BAR_SYNC_CODE_W3 (0x13)
#define BAR_SYNC_CODE_W4 (0x14)
#define BAR_SYNC_CODE_W5 (0x15)
#define BAR_SYNC_CODE_W6 (0x16)
#define BAR_SYNC_CODE_W7 (0x17)
#define BAR_SYNC_CODE_W8 (0x18)
#define BAR_SYNC_CODE_W9 (0x19)
#define BAR_SYNC_SYMB_REP (0x02)
#define BAR_TX_DRIFT_PPM_W0 (0x48)
#define BAR_TX_DRIFT_PPM_W1 (0x49)

// BAR_CFG_MSQ registers definition
#define BAR_HOST_TRIG_W0 (0x06)
#define BAR_HOST_TRIG_W1 (0x07)
#define BAR_MSQ_DMEM_OFFSET_W0 (0x00)
#define BAR_MSQ_DMEM_OFFSET_W1 (0x01)
#define BAR_MSQ_MEM_SEL (0x04)
#define BAR_MSQ_PMEM_OFFSET_W0 (0x02)
#define BAR_MSQ_PMEM_OFFSET_W1 (0x03)
#define BAR_RUN_MSQ (0x05)
#define BAR_TRIG_SELECTION_W0 (0x12)
#define BAR_TRIG_SELECTION_W1 (0x13)
#define BAR_TRIG_SELECTION_W2 (0x14)
#define BAR_TRIG_SELECTION_W3 (0x15)
#define BAR_TRIG_SELECTION_W4 (0x16)
#define BAR_TRIG_SELECTION_W5 (0x17)
#define BAR_TRIG_SELECTION_W6 (0x18)
#define BAR_TRIG_VECT0_MSK_W0 (0x0A)
#define BAR_TRIG_VECT0_MSK_W1 (0x0B)
#define BAR_TRIG_VECT1_MSK_W0 (0x08)
#define BAR_TRIG_VECT1_MSK_W1 (0x09)
#define BAR_TRIG_VECT2_MSK_W0 (0x0C)
#define BAR_TRIG_VECT2_MSK_W1 (0x0D)
#define BAR_TRIG_VECT3_MSK_W0 (0x0E)
#define BAR_TRIG_VECT3_MSK_W1 (0x0F)
#define BAR_TRIG_VECT4_MSK_W0 (0x10)
#define BAR_TRIG_VECT4_MSK_W1 (0x11)

// BAR_CFG_MUX_REG registers definition
#define BAR_MUX_REG_W00 (0x00)
#define BAR_MUX_REG_W01 (0x01)
#define BAR_MUX_REG_W02 (0x02)
#define BAR_MUX_REG_W03 (0x03)
#define BAR_MUX_REG_W04 (0x04)
#define BAR_MUX_REG_W05 (0x05)
#define BAR_MUX_REG_W06 (0x06)
#define BAR_MUX_REG_W07 (0x07)
#define BAR_MUX_REG_W08 (0x08)
#define BAR_MUX_REG_W09 (0x09)
#define BAR_MUX_REG_W10 (0x0A)
#define BAR_MUX_REG_W11 (0x0B)
#define BAR_MUX_REG_W12 (0x0C)
#define BAR_MUX_REG_W13 (0x0D)
#define BAR_MUX_REG_W14 (0x0E)
#define BAR_MUX_REG_W15 (0x0F)
#define BAR_MUX_REG_W16 (0x10)
#define BAR_MUX_REG_W17 (0x11)
#define BAR_MUX_REG_W18 (0x12)
#define BAR_MUX_REG_W19 (0x13)
#define BAR_MUX_REG_W20 (0x14)
#define BAR_MUX_REG_W21 (0x15)
#define BAR_MUX_REG_W22 (0x16)
#define BAR_MUX_REG_W23 (0x17)
#define BAR_MUX_REG_W24 (0x18)
#define BAR_MUX_REG_W25 (0x19)
#define BAR_MUX_REG_W26 (0x1A)
#define BAR_MUX_REG_W27 (0x1B)
#define BAR_MUX_REG_W28 (0x1C)
#define BAR_MUX_REG_W29 (0x1D)
#define BAR_MUX_REG_W30 (0x1E)
#define BAR_MUX_REG_W31 (0x1F)
#define BAR_MUX_REG_W32 (0x20)
#define BAR_MUX_REG_W33 (0x21)
#define BAR_MUX_REG_W34 (0x22)
#define BAR_MUX_REG_W35 (0x23)
#define BAR_MUX_REG_W36 (0x24)
#define BAR_MUX_REG_W37 (0x25)
#define BAR_MUX_REG_W38 (0x26)
#define BAR_MUX_REG_W39 (0x27)
#define BAR_MUX_REG_W40 (0x28)
#define BAR_MUX_REG_W41 (0x29)
#define BAR_MUX_REG_W42 (0x2A)
#define BAR_MUX_REG_W43 (0x2B)
#define BAR_MUX_REG_W44 (0x2C)
#define BAR_MUX_REG_W45 (0x2D)
#define BAR_MUX_REG_W46 (0x2E)

// BAR_CFG_SYSTEM registers definition
#define BAR_ADC_OUT_MASK (0x16)
#define BAR_BB_ISOLATION (0x3E)
#define BAR_CCAL_LCLK_CAL_LASTS_W0 (0x1E)
#define BAR_CCAL_LCLK_CAL_LASTS_W1 (0x1F)
#define BAR_CCAL_LCLK_CAL_TIMING_W0 (0x1C)
#define BAR_CCAL_LCLK_CAL_TIMING_W1 (0x1D)
#define BAR_CCAL_SETTINGS (0x1B)
#define BAR_CLK_26M_SRC_SEL (0x54)
#define BAR_CLK_2X_SRC_SEL (0x51)
#define BAR_CLK_32K_SRC_SEL (0x55)
#define BAR_CLK_4X_SRC_SEL (0x52)
#define BAR_CLK_BB_EN (0x58)
#define BAR_CLK_DIVA (0x5A)
#define BAR_CLK_DIVB (0x5B)
#define BAR_CLK_INV (0x59)
#define BAR_CLK_MSQ_SRC_SEL (0x53)
#define BAR_CLK_SRC_EN_W0 (0x56)
#define BAR_CLK_SRC_EN_W1 (0x57)
#define BAR_CLK_SRC_SEL (0x50)
#define BAR_CMD_FREQM (0x40)
#define BAR_CMD_SYNC_EN (0x18)
#define BAR_COUNT_DURATION_FREQM_W0 (0x42)
#define BAR_COUNT_DURATION_FREQM_W1 (0x43)
#define BAR_COUNT_DURATION_FREQM_W2 (0x44)
#define BAR_COUNT_DURATION_FREQM_W3 (0x45)
#define BAR_DELAY_TUNE_DATA (0x36)
#define BAR_DELAY_TUNE_RX_CMD (0x35)
#define BAR_DELAY_TUNE_TX_CMD (0x34)
#define BAR_DIO_EN_W0 (0x28)
#define BAR_DIO_EN_W1 (0x29)
#define BAR_DIO_EN_W2 (0x2A)
#define BAR_DIO_IEN_W0 (0x31)
#define BAR_DIO_IEN_W1 (0x32)
#define BAR_DIO_IEN_W2 (0x33)
#define BAR_DIO_TA_VAL (0x4F)
#define BAR_DIO_TEN_W0 (0x2B)
#define BAR_DIO_TEN_W1 (0x2C)
#define BAR_DIO_TEN_W2 (0x2D)
#define BAR_DIO_TM_W0 (0x25)
#define BAR_DIO_TM_W1 (0x26)
#define BAR_DIO_TM_W2 (0x27)
#define BAR_DIO_TUD_W0 (0x2E)
#define BAR_DIO_TUD_W1 (0x2F)
#define BAR_DIO_TUD_W2 (0x30)
#define BAR_FLO1_FLO2 (0x17)
#define BAR_FORCE_CLR (0x12)
#define BAR_FORCE_EN (0x11)
#define BAR_INTEG_GAIN (0x14)
#define BAR_INTEG_IPWDLL (0x15)
#define BAR_INTEG_SEL_MASK (0x13)
#define BAR_INTR_VECT0_CLR_W0 (0x0A)
#define BAR_INTR_VECT0_CLR_W1 (0x0B)
#define BAR_INTR_VECT0_MSK_W0 (0x02)
#define BAR_INTR_VECT0_MSK_W1 (0x03)
#define BAR_INTR_VECT1_CLR_W0 (0x08)
#define BAR_INTR_VECT1_CLR_W1 (0x09)
#define BAR_INTR_VECT1_MSK_W0 (0x00)
#define BAR_INTR_VECT1_MSK_W1 (0x01)
#define BAR_INTR_VECT2_CLR_W0 (0x0C)
#define BAR_INTR_VECT2_CLR_W1 (0x0D)
#define BAR_INTR_VECT2_MSK_W0 (0x04)
#define BAR_INTR_VECT2_MSK_W1 (0x05)
#define BAR_INTR_VECT3_CLR_W0 (0x0E)
#define BAR_INTR_VECT3_CLR_W1 (0x0F)
#define BAR_INTR_VECT3_MSK_W0 (0x06)
#define BAR_INTR_VECT3_MSK_W1 (0x07)
#define BAR_LOAD_DELAY_FREQM (0x46)
#define BAR_LOOPBACK (0x10)
#define BAR_PPVX_ASIC_NRST (0x37)
#define BAR_PPVX_DEMO_PIN_SWITCH (0x38)
#define BAR_SEL_DIO_TA_0 (0x47)
#define BAR_SEL_DIO_TA_1 (0x48)
#define BAR_SEL_DIO_TA_16 (0x4B)
#define BAR_SEL_DIO_TA_17 (0x4C)
#define BAR_SEL_DIO_TA_18 (0x4D)
#define BAR_SEL_DIO_TA_19 (0x4E)
#define BAR_SEL_DIO_TA_2 (0x49)
#define BAR_SEL_DIO_TA_3 (0x4A)
#define BAR_SPY_BP_EN (0x20)
#define BAR_SPY_BP_SWITCH (0x21)
#define BAR_START_DELAY_FREQM (0x41)
#define BAR_TX_PULSE_DELAY (0x1A)

// BAR_CTRL_32K registers definition
#define BAR_32K_CURRENT_FINE_TOA (0x02)
#define BAR_32K_CURRENT_FRAMERATE (0x00)
#define BAR_32K_PHASE_CORRECTION (0x01)
#define BAR_32K_SHADOW_NEXT_W0 (0x06)
#define BAR_32K_SHADOW_NEXT_W1 (0x07)
#define BAR_32K_SHADOW_OUT_W0 (0x04)
#define BAR_32K_SHADOW_OUT_W1 (0x05)

// BAR_CTRL_DIGITAL registers definition
#define BAR_ARCTAN_D_II_W0 (0x13)
#define BAR_ARCTAN_D_II_W1 (0x14)
#define BAR_ARCTAN_D_IQ_W0 (0x15)
#define BAR_ARCTAN_D_IQ_W1 (0x16)
#define BAR_ARCTAN_D_QI_W0 (0x17)
#define BAR_ARCTAN_D_QI_W1 (0x18)
#define BAR_ARCTAN_D_QQ_W0 (0x19)
#define BAR_ARCTAN_D_QQ_W1 (0x1A)
#define BAR_ARCTAN_STATUS (0x12)
#define BAR_COMP_CORR_I_INT1_W0 (0x58)
#define BAR_COMP_CORR_I_INT1_W1 (0x59)
#define BAR_COMP_CORR_I_INT2_W0 (0x5A)
#define BAR_COMP_CORR_I_INT2_W1 (0x5B)
#define BAR_COMP_CORR_I_INT3_W0 (0x5C)
#define BAR_COMP_CORR_I_INT3_W1 (0x5D)
#define BAR_COMP_CORR_I_INT4_W0 (0x5E)
#define BAR_COMP_CORR_I_INT4_W1 (0x5F)
#define BAR_COMP_CORR_Q_INT1_W0 (0x62)
#define BAR_COMP_CORR_Q_INT1_W1 (0x63)
#define BAR_COMP_CORR_Q_INT2_W0 (0x64)
#define BAR_COMP_CORR_Q_INT2_W1 (0x65)
#define BAR_COMP_CORR_Q_INT3_W0 (0x66)
#define BAR_COMP_CORR_Q_INT3_W1 (0x67)
#define BAR_COMP_CORR_Q_INT4_W0 (0x68)
#define BAR_COMP_CORR_Q_INT4_W1 (0x69)
#define BAR_COMP_NRJ_INT1_W0 (0x44)
#define BAR_COMP_NRJ_INT1_W1 (0x45)
#define BAR_COMP_NRJ_INT1_W2 (0x46)
#define BAR_COMP_NRJ_INT1_W3 (0x47)
#define BAR_COMP_NRJ_INT2_W0 (0x48)
#define BAR_COMP_NRJ_INT2_W1 (0x49)
#define BAR_COMP_NRJ_INT2_W2 (0x4A)
#define BAR_COMP_NRJ_INT2_W3 (0x4B)
#define BAR_COMP_NRJ_INT3_W0 (0x4C)
#define BAR_COMP_NRJ_INT3_W1 (0x4D)
#define BAR_COMP_NRJ_INT3_W2 (0x4E)
#define BAR_COMP_NRJ_INT3_W3 (0x4F)
#define BAR_COMP_NRJ_INT4_W0 (0x50)
#define BAR_COMP_NRJ_INT4_W1 (0x51)
#define BAR_COMP_NRJ_INT4_W2 (0x52)
#define BAR_COMP_NRJ_INT4_W3 (0x53)
#define BAR_COMP_STATUS (0x07)
#define BAR_DLL_RNG_NRJ_M4DLL_W0 (0x1B)
#define BAR_DLL_RNG_NRJ_M4DLL_W1 (0x1C)
#define BAR_DLL_RNG_NRJ_M4DLL_W2 (0x1D)
#define BAR_DLL_RNG_NRJ_M4DLL_W3 (0x1E)
#define BAR_DLL_RNG_NRJ_P0DLL_W0 (0x23)
#define BAR_DLL_RNG_NRJ_P0DLL_W1 (0x24)
#define BAR_DLL_RNG_NRJ_P0DLL_W2 (0x25)
#define BAR_DLL_RNG_NRJ_P0DLL_W3 (0x26)
#define BAR_DLL_RNG_NRJ_P4DLL_W0 (0x1F)
#define BAR_DLL_RNG_NRJ_P4DLL_W1 (0x20)
#define BAR_DLL_RNG_NRJ_P4DLL_W2 (0x21)
#define BAR_DLL_RNG_NRJ_P4DLL_W3 (0x22)
#define BAR_DYNA_DLL_DRIFT_W0 (0x2B)
#define BAR_DYNA_DLL_DRIFT_W1 (0x2C)
#define BAR_DYNA_DLL_DRIFT_W2 (0x2D)
#define BAR_DYNA_DLL_DRIFT_W3 (0x2E)
#define BAR_DYNA_DLL_MSYMB_CNT_W0 (0x41)
#define BAR_DYNA_DLL_MSYMB_CNT_W1 (0x42)
#define BAR_DYNA_DLL_MSYMB_CNT_W2 (0x43)
#define BAR_DYNA_DLL_REQ_W0 (0x3B)
#define BAR_DYNA_DLL_REQ_W1 (0x3C)
#define BAR_DYNA_DLL_REQ_W2 (0x3D)
#define BAR_DYNA_DLL_REQ_W3 (0x3E)
#define BAR_FEC_NB_BITS_W0 (0xA8)
#define BAR_FEC_NB_BITS_W1 (0xA9)
#define BAR_FEC_NB_BLOCKS_W0 (0xA4)
#define BAR_FEC_NB_BLOCKS_W1 (0xA5)
#define BAR_FEC_NB_ERROR_BITS_W0 (0xA6)
#define BAR_FEC_NB_ERROR_BITS_W1 (0xA7)
#define BAR_FEC_NB_ERROR_BLOCKS_W0 (0xA2)
#define BAR_FEC_NB_ERROR_BLOCKS_W1 (0xA3)
#define BAR_FNGR1_POS_W0 (0x08)
#define BAR_FNGR1_POS_W1 (0x09)
#define BAR_FNGR2_POS_W0 (0x0A)
#define BAR_FNGR2_POS_W1 (0x0B)
#define BAR_FNGR3_POS_W0 (0x0C)
#define BAR_FNGR3_POS_W1 (0x0D)
#define BAR_FNGR4_POS_W0 (0x0E)
#define BAR_FNGR4_POS_W1 (0x0F)
#define BAR_GLOB_DLL_DRIFT_W0 (0x27)
#define BAR_GLOB_DLL_DRIFT_W1 (0x28)
#define BAR_GLOB_DLL_DRIFT_W2 (0x29)
#define BAR_GLOB_DLL_DRIFT_W3 (0x2A)
#define BAR_GLOB_DLL_REQ_W0 (0x37)
#define BAR_GLOB_DLL_REQ_W1 (0x38)
#define BAR_GLOB_DLL_REQ_W2 (0x39)
#define BAR_GLOB_DLL_REQ_W3 (0x3A)
#define BAR_IR_WR_FLAG_W0 (0xAA)
#define BAR_IR_WR_FLAG_W1 (0xAB)
#define BAR_IR_WR_FLAG_W2 (0xAC)
#define BAR_IR_WR_FLAG_W3 (0xAD)
#define BAR_IR_WR_FLAG_W4 (0xAE)
#define BAR_IR_WR_FLAG_W5 (0xAF)
#define BAR_IR_WR_FLAG_W6 (0xB0)
#define BAR_IR_WR_FLAG_W7 (0xB1)
#define BAR_LEAD_EDGE_CORR_I_W0 (0x60)
#define BAR_LEAD_EDGE_CORR_I_W1 (0x61)
#define BAR_LEAD_EDGE_CORR_Q_W0 (0x6A)
#define BAR_LEAD_EDGE_CORR_Q_W1 (0x6B)
#define BAR_LEAD_EDGE_NRJ_W0 (0x54)
#define BAR_LEAD_EDGE_NRJ_W1 (0x55)
#define BAR_LEAD_EDGE_NRJ_W2 (0x56)
#define BAR_LEAD_EDGE_NRJ_W3 (0x57)
#define BAR_LEAD_EDGE_POS_W0 (0x10)
#define BAR_LEAD_EDGE_POS_W1 (0x11)
#define BAR_MX_DLY_DEN_W0 (0x96)
#define BAR_MX_DLY_DEN_W1 (0x97)
#define BAR_MX_DLY_DEN_W2 (0x98)
#define BAR_MX_DLY_DEN_W3 (0x99)
#define BAR_MX_DLY_DEN_W4 (0x9A)
#define BAR_MX_DLY_NUM_W0 (0x90)
#define BAR_MX_DLY_NUM_W1 (0x91)
#define BAR_MX_DLY_NUM_W2 (0x92)
#define BAR_MX_DLY_NUM_W3 (0x93)
#define BAR_MX_DLY_NUM_W4 (0x94)
#define BAR_MX_DLY_NUM_W5 (0x95)
#define BAR_PHY_CTRL_STATUS_W0 (0x00)
#define BAR_PHY_CTRL_STATUS_W1 (0x01)
#define BAR_RMS_DS_NUM_W0 (0x9B)
#define BAR_RMS_DS_NUM_W1 (0x9C)
#define BAR_RMS_DS_NUM_W2 (0x9D)
#define BAR_RMS_DS_NUM_W3 (0x9E)
#define BAR_RMS_DS_NUM_W4 (0x9F)
#define BAR_RMS_DS_NUM_W5 (0xA0)
#define BAR_RMS_DS_NUM_W6 (0xA1)
#define BAR_RNG_COARSE_RX_W0 (0x2F)
#define BAR_RNG_COARSE_RX_W1 (0x30)
#define BAR_RNG_COARSE_RX_W2 (0x31)
#define BAR_RNG_COARSE_RX_W3 (0x32)
#define BAR_RNG_COARSE_TX_W0 (0x33)
#define BAR_RNG_COARSE_TX_W1 (0x34)
#define BAR_RNG_COARSE_TX_W2 (0x35)
#define BAR_RNG_COARSE_TX_W3 (0x36)
#define BAR_RX_ACC_ALIGN_EP (0x3F)
#define BAR_RX_ACC_ALIGN_PRP (0x40)
#define BAR_TIMER_CLKTRK_START_W0 (0x8C)
#define BAR_TIMER_CLKTRK_START_W1 (0x8D)
#define BAR_TIMER_CLKTRK_START_W2 (0x8E)
#define BAR_TIMER_CLKTRK_START_W3 (0x8F)
#define BAR_TIMER_RX_DONE_W0 (0x7C)
#define BAR_TIMER_RX_DONE_W1 (0x7D)
#define BAR_TIMER_RX_DONE_W2 (0x7E)
#define BAR_TIMER_RX_DONE_W3 (0x7F)
#define BAR_TIMER_RX_PREAMBLE_W0 (0x74)
#define BAR_TIMER_RX_PREAMBLE_W1 (0x75)
#define BAR_TIMER_RX_PREAMBLE_W2 (0x76)
#define BAR_TIMER_RX_PREAMBLE_W3 (0x77)
#define BAR_TIMER_RX_SFD_W0 (0x78)
#define BAR_TIMER_RX_SFD_W1 (0x79)
#define BAR_TIMER_RX_SFD_W2 (0x7A)
#define BAR_TIMER_RX_SFD_W3 (0x7B)
#define BAR_TIMER_RX_START_W0 (0x70)
#define BAR_TIMER_RX_START_W1 (0x71)
#define BAR_TIMER_RX_START_W2 (0x72)
#define BAR_TIMER_RX_START_W3 (0x73)
#define BAR_TIMER_TX_DONE_W0 (0x88)
#define BAR_TIMER_TX_DONE_W1 (0x89)
#define BAR_TIMER_TX_DONE_W2 (0x8A)
#define BAR_TIMER_TX_DONE_W3 (0x8B)
#define BAR_TIMER_TX_PREAMBLE_W0 (0x84)
#define BAR_TIMER_TX_PREAMBLE_W1 (0x85)
#define BAR_TIMER_TX_PREAMBLE_W2 (0x86)
#define BAR_TIMER_TX_PREAMBLE_W3 (0x87)
#define BAR_TIMER_TX_START_W0 (0x80)
#define BAR_TIMER_TX_START_W1 (0x81)
#define BAR_TIMER_TX_START_W2 (0x82)
#define BAR_TIMER_TX_START_W3 (0x83)

// BAR_CTRL_MSQ registers definition
#define BAR_MSQ_EOS_W0 (0x02)
#define BAR_MSQ_EOS_W1 (0x03)
#define BAR_MSQ_PMEM_IDX_W0 (0x00)
#define BAR_MSQ_PMEM_IDX_W1 (0x01)
#define BAR_MSQ_TIMER_W0 (0x04)
#define BAR_MSQ_TIMER_W1 (0x05)
#define BAR_TRIG_VECT0_W0 (0x12)
#define BAR_TRIG_VECT0_W1 (0x13)
#define BAR_TRIG_VECT1_W0 (0x10)
#define BAR_TRIG_VECT1_W1 (0x11)
#define BAR_TRIG_VECT2_W0 (0x14)
#define BAR_TRIG_VECT2_W1 (0x15)
#define BAR_TRIG_VECT3_W0 (0x16)
#define BAR_TRIG_VECT3_W1 (0x17)
#define BAR_TRIG_VECT4_W0 (0x18)
#define BAR_TRIG_VECT4_W1 (0x19)

// BAR_CTRL_SYSTEM registers definition
#define BAR_AFE_STATUS (0x1F)
#define BAR_BLD_REV (0x02)
#define BAR_CCAL_N_HCLK_ACCU_W0 (0x16)
#define BAR_CCAL_N_HCLK_ACCU_W1 (0x17)
#define BAR_CCAL_N_HCLK_ACCU_W2 (0x18)
#define BAR_CCAL_N_HCLK_ACCU_W3 (0x19)
#define BAR_CCAL_N_HCLK_W0 (0x10)
#define BAR_CCAL_N_HCLK_W1 (0x11)
#define BAR_CCAL_N_HCLK_W2 (0x12)
#define BAR_CCAL_N_HCLK_W3 (0x13)
#define BAR_CCAL_N_LCLK_ACCU_W0 (0x1A)
#define BAR_CCAL_N_LCLK_ACCU_W1 (0x1B)
#define BAR_CCAL_N_LCLK_ACCU_W2 (0x1C)
#define BAR_CCAL_N_LCLK_ACCU_W3 (0x1D)
#define BAR_COUNT_FREQM_W0 (0x0E)
#define BAR_COUNT_FREQM_W1 (0x0F)
#define BAR_INTR_VECT0_W0 (0x05)
#define BAR_INTR_VECT0_W1 (0x06)
#define BAR_INTR_VECT1_W0 (0x03)
#define BAR_INTR_VECT1_W1 (0x04)
#define BAR_INTR_VECT2_W0 (0x07)
#define BAR_INTR_VECT2_W1 (0x08)
#define BAR_INTR_VECT3_W0 (0x09)
#define BAR_INTR_VECT3_W1 (0x0A)
#define BAR_MAJ_REV (0x00)
#define BAR_MIN_REV (0x01)
#define BAR_STATUS_FREQM (0x0D)

// BAR_FIFO_TXRX registers definition
#define BAR_FIFO_RX_CLEAR (0x08)
#define BAR_FIFO_RX_DATA (0x06)
#define BAR_FIFO_RX_STATUS (0x04)
#define BAR_FIFO_RX_UW (0x05)
#define BAR_FIFO_TX_CLEAR (0x07)
#define BAR_FIFO_TX_DATA (0x02)
#define BAR_FIFO_TX_STATUS (0x00)
#define BAR_FIFO_TX_UW (0x01)

// BAR_MEM_ADC_LOOP registers definition
#define BAR_MEM_ADC_LOOP_II (0x00)
#define BAR_MEM_ADC_LOOP_IQ (0x40)
#define BAR_MEM_ADC_LOOP_QI (0x80)
#define BAR_MEM_ADC_LOOP_QQ (0xC0)

// BAR_MEM_ESTIM_I registers definition

// BAR_MEM_ESTIM_PRP registers definition

// BAR_MEM_ESTIM_Q registers definition

// BAR_MEM_NRJ registers definition

// BAR_STAT_TABL registers definition
#define BAR_STAT_TABL_W00 (0x00)
#define BAR_STAT_TABL_W01 (0x01)
#define BAR_STAT_TABL_W02 (0x02)
#define BAR_STAT_TABL_W03 (0x03)
#define BAR_STAT_TABL_W04 (0x04)
#define BAR_STAT_TABL_W05 (0x05)
#define BAR_STAT_TABL_W06 (0x06)
#define BAR_STAT_TABL_W07 (0x07)
#define BAR_STAT_TABL_W08 (0x08)
#define BAR_STAT_TABL_W09 (0x09)
#define BAR_STAT_TABL_W10 (0x0A)
#define BAR_STAT_TABL_W11 (0x0B)
#define BAR_STAT_TABL_W12 (0x0C)
#define BAR_STAT_TABL_W13 (0x0D)
#define BAR_STAT_TABL_W14 (0x0E)
#define BAR_STAT_TABL_W15 (0x0F)
#define BAR_STAT_TABL_W16 (0x10)
#define BAR_STAT_TABL_W17 (0x11)
#define BAR_STAT_TABL_W18 (0x12)
#define BAR_STAT_TABL_W19 (0x13)
#define BAR_STAT_TABL_W20 (0x14)
#define BAR_STAT_TABL_W21 (0x15)
#define BAR_STAT_TABL_W22 (0x16)
#define BAR_STAT_TABL_W23 (0x17)
#define BAR_STAT_TABL_W24 (0x18)
#define BAR_STAT_TABL_W25 (0x19)
#define BAR_STAT_TABL_W26 (0x1A)
#define BAR_STAT_TABL_W27 (0x1B)
#define BAR_STAT_TABL_W28 (0x1C)
#define BAR_STAT_TABL_W29 (0x1D)
#define BAR_STAT_TABL_W30 (0x1E)
#define BAR_STAT_TABL_W31 (0x1F)
#define BAR_STAT_TABL_W32 (0x20)
#define BAR_STAT_TABL_W33 (0x21)
#define BAR_STAT_TABL_W34 (0x22)
#define BAR_STAT_TABL_W35 (0x23)
#define BAR_STAT_TABL_W36 (0x24)
#define BAR_STAT_TABL_W37 (0x25)
#define BAR_STAT_TABL_W38 (0x26)
#define BAR_STAT_TABL_W39 (0x27)
#define BAR_STAT_TABL_W40 (0x28)
#define BAR_STAT_TABL_W41 (0x29)
#define BAR_STAT_TABL_W42 (0x2A)
#define BAR_STAT_TABL_W43 (0x2B)
#define BAR_STAT_TABL_W44 (0x2C)
#define BAR_STAT_TABL_W45 (0x2D)
#define BAR_STAT_TABL_W46 (0x2E)
#define BAR_STAT_TABL_W47 (0x2F)
#define BAR_STAT_TABL_W48 (0x30)
#define BAR_STAT_TABL_W49 (0x31)
#define BAR_STAT_TABL_W50 (0x32)
#define BAR_STAT_TABL_W51 (0x33)
#define BAR_STAT_TABL_W52 (0x34)
#define BAR_STAT_TABL_W53 (0x35)
#define BAR_STAT_TABL_W54 (0x36)
#define BAR_STAT_TABL_W55 (0x37)
#define BAR_STAT_TABL_W56 (0x38)
#define BAR_STAT_TABL_W57 (0x39)
#define BAR_STAT_TABL_W58 (0x3A)
#define BAR_STAT_TABL_W59 (0x3B)
#define BAR_STAT_TABL_W60 (0x3C)
#define BAR_STAT_TABL_W61 (0x3D)
#define BAR_STAT_TABL_W62 (0x3E)
#define BAR_STAT_TABL_W63 (0x3F)

// BAR_TRIG_TABL registers definition
#define BAR_TRIG_TABL_W00 (0x00)
#define BAR_TRIG_TABL_W01 (0x01)
#define BAR_TRIG_TABL_W02 (0x02)
#define BAR_TRIG_TABL_W03 (0x03)
#define BAR_TRIG_TABL_W04 (0x04)
#define BAR_TRIG_TABL_W05 (0x05)
#define BAR_TRIG_TABL_W06 (0x06)
#define BAR_TRIG_TABL_W07 (0x07)
#define BAR_TRIG_TABL_W08 (0x08)
#define BAR_TRIG_TABL_W09 (0x09)
#define BAR_TRIG_TABL_W10 (0x0A)
#define BAR_TRIG_TABL_W11 (0x0B)
#define BAR_TRIG_TABL_W12 (0x0C)
#define BAR_TRIG_TABL_W13 (0x0D)
#define BAR_TRIG_TABL_W14 (0x0E)
#define BAR_TRIG_TABL_W15 (0x0F)
#define BAR_TRIG_TABL_W16 (0x10)
#define BAR_TRIG_TABL_W17 (0x11)
#define BAR_TRIG_TABL_W18 (0x12)
#define BAR_TRIG_TABL_W19 (0x13)
#define BAR_TRIG_TABL_W20 (0x14)
#define BAR_TRIG_TABL_W21 (0x15)
#define BAR_TRIG_TABL_W22 (0x16)
#define BAR_TRIG_TABL_W23 (0x17)
#define BAR_TRIG_TABL_W24 (0x18)
#define BAR_TRIG_TABL_W25 (0x19)
#define BAR_TRIG_TABL_W26 (0x1A)
#define BAR_TRIG_TABL_W27 (0x1B)
#define BAR_TRIG_TABL_W28 (0x1C)
#define BAR_TRIG_TABL_W29 (0x1D)
#define BAR_TRIG_TABL_W30 (0x1E)
#define BAR_TRIG_TABL_W31 (0x1F)
#define BAR_TRIG_TABL_W32 (0x20)
#define BAR_TRIG_TABL_W33 (0x21)
#define BAR_TRIG_TABL_W34 (0x22)
#define BAR_TRIG_TABL_W35 (0x23)
#define BAR_TRIG_TABL_W36 (0x24)
#define BAR_TRIG_TABL_W37 (0x25)
#define BAR_TRIG_TABL_W38 (0x26)
#define BAR_TRIG_TABL_W39 (0x27)
#define BAR_TRIG_TABL_W40 (0x28)
#define BAR_TRIG_TABL_W41 (0x29)
#define BAR_TRIG_TABL_W42 (0x2A)
#define BAR_TRIG_TABL_W43 (0x2B)
#define BAR_TRIG_TABL_W44 (0x2C)
#define BAR_TRIG_TABL_W45 (0x2D)
#define BAR_TRIG_TABL_W46 (0x2E)
#define BAR_TRIG_TABL_W47 (0x2F)
#define BAR_TRIG_TABL_W48 (0x30)
#define BAR_TRIG_TABL_W49 (0x31)
#define BAR_TRIG_TABL_W50 (0x32)
#define BAR_TRIG_TABL_W51 (0x33)
#define BAR_TRIG_TABL_W52 (0x34)
#define BAR_TRIG_TABL_W53 (0x35)
#define BAR_TRIG_TABL_W54 (0x36)
#define BAR_TRIG_TABL_W55 (0x37)
#define BAR_TRIG_TABL_W56 (0x38)
#define BAR_TRIG_TABL_W57 (0x39)
#define BAR_TRIG_TABL_W58 (0x3A)
#define BAR_TRIG_TABL_W59 (0x3B)
#define BAR_TRIG_TABL_W60 (0x3C)
#define BAR_TRIG_TABL_W61 (0x3D)
#define BAR_TRIG_TABL_W62 (0x3E)
#define BAR_TRIG_TABL_W63 (0x3F)



// INTR_VECT0_MSK Register Description
#define RD_TX_DONE (0x0001)
#define RD_SYNCHRO_ESTIMATION_RDY (0x0002)
#define RD_SFD_DETECTED (0x0004)
#define RD_RECEIVED_PHR_VALID (0x0008)
#define RD_RX_DONE (0x0010)
#define RD_SFD_TIME_OUT (0x0020)
#define RD_TX_ACTIVE (0x0040)
#define RD_RX_ACTIVE (0x0080)
#define RD_LCLK_CALIBRATION_FINISHED (0x0100)
#define RD_AFC_CALIBRATION_FINISHED (0x0200)
#define RD_PREAMB_TIME_OUT (0x0400)
#define RD_PDSU_CRC_OK (0x0800)
#define RD_IR_CONFIRMED (0x1000)
#define RD_ACTION_EVENT (0x2000)
#define RD_PHR_CRC_OK (0x4000)

// INTR_VECT2_MSK Register Description
#define RD_VDD2V5_READY (0x0001)
#define RD_PLL_8G_LOCKED (0x0002)
#define RD_PLL_2G_LOCKED (0x0004)
#define RD_DLL_RXTX_LOCKED (0x0008)
#define RD_DLL_TX_LOCKED (0x0010)
#define RD_EP_CLOCK_READY (0x0020)
#define RD_VCO_POWERED_ON (0x0040)
#define RD_VCO_POWERED_OFF (0x0080)
#define RD_TIMER_32K_PERIOD (0x0100)
#define RD_TIMER_32K_ACTION (0x0200)
#define RD_FR_START_EVENT (0x0400)
#define RD_TS_DELAY_EVENT (0x0800)


#endif //PINPOINTER_REGS_H
