Generated by Fabric Compiler ( version 2020.3 <build 62942> ) at Thu Jul 21 21:36:24 2022

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20} -waveform {0.000 10.000}
create_clock -name {coms_pclk} [get_ports {cmos_pclk}] -period {10.000} -waveform {0.000 5.000}

Inferred clocks commands :
-------------------------------------------------------
create_generated_clock  -name {sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred}  -master_clock {sys_clk}  -source [get_ports {sys_clk}]  -edges {1 2 3}  -edge_shift {0.000000 -2.307692 -4.615385}  [get_pins {video_pll_m0/u_pll_e1.CLKOUT0}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.DQS_CLK_REGIONAL[0]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.DQS_CLK_REGIONAL[1]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.DQS_CLK_REGIONAL[2]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.DQS_CLK_REGIONAL[3]}]  -add
create_generated_clock  -name {sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred}  -master_clock {sys_clk}  -source [get_ports {sys_clk}]  -edges {1 2 3}  -edge_shift {0.000000 -5.000000 -10.000000}  [get_pins {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1.CLKOUT3}]  -add
create_generated_clock  -name {sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred}  -master_clock {sys_clk}  -source [get_ports {sys_clk}]  -edges {1 2 3}  -edge_shift {0.000000 0.000000 0.000000}  [get_pins {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1.CLKOUT1}]  -add
create_generated_clock  -name {sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred}  -master_clock {sys_clk}  -source [get_ports {sys_clk}]  -edges {1 2 3}  -edge_shift {0.000000 -8.750000 -17.500000}  [get_pins {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1.CLKOUT0}]  -add
create_generated_clock  -name {sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred}  -master_clock {sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred}  -source [get_pins {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1.CLKOUT0}]  -edges {1 2 3}  -edge_shift {0.000000 1.250000 2.500000}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut.CLKDIVOUT}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.DQS_CLK_REGIONAL[4]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[3]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut.DQSI_DELAY}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[4]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[5]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[6]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[7]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[10]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[11]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[12]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[27]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut.DQSI_DELAY}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[28]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[29]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[32]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[33]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[34]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[35]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[36]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut.RCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[2]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut.WCLK_DELAY}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[9]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut.WCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut.RCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[17]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut.WCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[18]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[19]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[20]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[21]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[22]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[23]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[24]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[25]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut.RCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut.WCLK_DELAY}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[31]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut.WCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[37]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut.RCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[40]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut.WCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[41]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[42]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[43]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[44]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[45]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[46]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[47]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[48]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[49]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[51]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[52]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut.RCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[55]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut.WCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[56]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[57]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[58]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy.IOL_CLK_SYS[59]}]  -add


Logical Constraint:
+------------------------------------------------------------------------------+
| Object                                      | Attribute     | Value         
+------------------------------------------------------------------------------+
| u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1     | PAP_LOC       | PLL_82_71     
+------------------------------------------------------------------------------+

IO Constraint :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                   | DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | BUS_KEEPER     | SLEW     | DRIVE     | OFF_CHIP_TERMINATION     | PMOS_FINGER     | NMOS_FINGER     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | DIFF_DRV_STRENGTH     | DIFFOUT_EN0     | DIFFOUT_EN1     | CP_IN_MAG     | CP_HYS     | CP_DYN_TERM     | DIFF_DriveStr_0     | DIFF_DriveStr_1     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| cmos_scl               | inout         | J14     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_sda               | inout         | J15     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[0]          | inout         | T8      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[1]          | inout         | T6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[2]          | inout         | R6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[3]          | inout         | R9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[4]          | inout         | T9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[5]          | inout         | N4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[6]          | inout         | N5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[7]          | inout         | P6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[8]          | inout         | T4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[9]          | inout         | V9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[10]         | inout         | U9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[11]         | inout         | V7      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[12]         | inout         | U7      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[13]         | inout         | V6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[14]         | inout         | U6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[15]         | inout         | V5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dqs_ch0[0]         | inout         | N6      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dqs_ch0[1]         | inout         | U8      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dqsn_ch0[0]        | inout         | N7      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dqsn_ch0[1]        | inout         | V8      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_xclk              | output        | H13     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[0]        | output        | M4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[1]        | output        | M3      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[2]        | output        | P2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[3]        | output        | P1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[4]        | output        | L5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[5]        | output        | M5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[6]        | output        | N2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[7]        | output        | N1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[8]        | output        | K4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[9]        | output        | M1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[10]       | output        | M6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[11]       | output        | L1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[12]       | output        | K2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[13]       | output        | K1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[14]       | output        | J2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[15]       | output        | J1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_ba_ch0[0]          | output        | U2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_ba_ch0[1]          | output        | U1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_ba_ch0[2]          | output        | T2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_casn_ch0           | output        | T1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_cke_ch0            | output        | L4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_csn_ch0            | output        | R1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_ddr_clk_w          | output        | U3      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_ddr_clkn_w         | output        | V3      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dm_rdqs_ch0[0]     | output        | R8      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dm_rdqs_ch0[1]     | output        | U5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_loop_out           | output        | P8      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_loop_out_h         | output        | U4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_odt_ch0            | output        | V2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_rasn_ch0           | output        | R2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_rstn_ch0           | output        | M2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_wen_ch0            | output        | V1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_clk_n             | output        | A16     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_clk_p             | output        | B16     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_data_n[0]         | output        | A14     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_data_n[1]         | output        | A11     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_data_n[2]         | output        | A10     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_data_p[0]         | output        | B14     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_data_p[1]         | output        | B11     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_data_p[2]         | output        | B10     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| uart_tx                | output        | C10     | 3.3       | LVCMOS33       | PULLUP         | SLOW     | 4         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_db[0]             | input         | E18     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_db[1]             | input         | D18     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_db[2]             | input         | F14     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_db[3]             | input         | F13     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_db[4]             | input         | E17     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_db[5]             | input         | D17     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_db[6]             | input         | G14     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_db[7]             | input         | G13     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_href              | input         | H14     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_pclk              | input         | J17     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_vsync             | input         | J18     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_loop_in            | input         | P7      | 1.5       | SSTL15_I       | UNUSED         |          |           |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_loop_in_h          | input         | V4      | 1.5       | SSTL15_I       | UNUSED         |          |           |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| rst_n                  | input         | U12     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| sys_clk                | input         | B5      | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                             | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------------------------------+
| CLKOUT3             | u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1     | clkbufg_0         | ntclkbufg_0     | 55         
| CLKOUT1             | u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1     | clkbufg_1         | ntclkbufg_1     | 180        
+-----------------------------------------------------------------------------------------------------------------------+


Reset Signal:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                                        | Rst_Source_Inst                                                                                                 | Fanout     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| N20_0                                                                                                           | N20_0                                                                                                           | 31         
| _$$_GND_$$_                                                                                                     | _$$_GND_$$_                                                                                                     | 47         
| ISP/HVcount/N0_0                                                                                                | ISP/HVcount/N0_0                                                                                                | 4495       
| ISP/uart_test/N3789                                                                                             | ISP/uart_test/N3679_2                                                                                           | 23         
| ISP/HVcount/N0                                                                                                  | ISP/HVcount/N0                                                                                                  | 1          
| i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N0                                               | i2c_config_m0/i2c_master_top_m0/byte_controller/N12                                                             | 95         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0                                              | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0                                              | 138        
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_rst_dll                                                             | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_rst_dll                                    | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_rst_dll                                            | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy                                              | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [0]                                        | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy                                              | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [1]                                        | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy                                              | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [2]                                        | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy                                              | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [3]                                        | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy                                              | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [4]                                        | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy                                              | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rstn                                                            | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [3]                                        | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[3].inv_dut                                    | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [4]                                        | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[4].inv_dut                                    | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [5]                                        | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[5].inv_dut                                    | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [6]                                        | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[6].inv_dut                                    | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [7]                                        | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[7].inv_dut                                    | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [10]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[10].inv_dut                                   | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [11]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[11].inv_dut                                   | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [12]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[12].inv_dut                                   | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [27]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[27].inv_dut                                   | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [28]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[28].inv_dut                                   | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [29]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[29].inv_dut                                   | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [32]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[32].inv_dut                                   | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [33]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[33].inv_dut                                   | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [34]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[34].inv_dut                                   | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [35]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[35].inv_dut                                   | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [36]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[36].inv_dut                                   | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [2]                                        | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[2].inv_dut                                    | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [9]                                        | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[9].inv_dut                                    | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [17]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[17].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [18]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[18].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [19]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[19].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [20]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[20].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [21]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[21].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [22]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[22].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [23]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[23].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [24]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[24].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [25]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[25].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [31]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[31].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [37]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[37].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [40]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[40].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [41]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[41].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [42]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[42].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [43]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[43].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [44]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[44].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [45]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[45].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [46]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[46].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [47]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[47].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [48]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[48].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [49]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[49].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [51]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[51].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [52]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[52].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [55]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[55].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [56]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[56].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [57]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[57].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [58]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[58].inv_dut                                   | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [59]                                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[59].inv_dut                                   | 1          
| frame_read_write_m0/read_fifo_aclr                                                                              | frame_read_write_m0/frame_fifo_read_m0/fifo_aclr                                                                | 51         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0                        | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0                        | 10         
| ISP/Pretreatment_inst/Bit_Dilation_Detector_x3_inst/Matrixe_3X3_m0/line_Shift_m0/N9                             | ISP/Pretreatment_inst/Bit_Dilation_Detector_x3_inst/Matrixe_3X3_m0/line_Shift_m0/N9                             | 10         
| ISP/Pretreatment_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/N9                               | ISP/Pretreatment_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/N9                               | 10         
| ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/N9                               | ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/N9                               | 10         
| ISP/judge_single0_inst/handle_inst/area_0_inst/Bit_Dilation_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/N9     | ISP/judge_single0_inst/handle_inst/area_0_inst/Bit_Dilation_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/N9     | 10         
| ISP/judge_single0_inst/handle_inst/area_0_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/N9      | ISP/judge_single0_inst/handle_inst/area_0_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/N9      | 10         
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


CE Signal:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                       | CE_Source_Inst                                                                                           | Fanout     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| i2c_config_m0/_N6                                                                              | i2c_config_m0/N67_1                                                                                      | 10         
| i2c_config_m0/N67                                                                              | i2c_config_m0/N67_7                                                                                      | 4          
| nt_rst_n                                                                                       | rst_n_ibuf                                                                                               | 3          
| ISP/HVcount/N31                                                                                | ISP/HVcount/N31_12                                                                                       | 12         
| ISP/U_Vertical_Projection8/N642                                                                | ISP/U_Vertical_Projection8/N642                                                                          | 3          
| ISP/U_Vertical_Projection8/N656                                                                | ISP/U_Vertical_Projection8/N656_5                                                                        | 22         
| ISP/U_Vertical_Projection8/N633                                                                | ISP/U_Vertical_Projection8/N633                                                                          | 4          
| ISP/U_Vertical_Projection8/N782                                                                | ISP/U_Vertical_Projection8/N782                                                                          | 4          
| ISP/U_Vertical_Projection8/N666                                                                | ISP/U_Vertical_Projection8/N666                                                                          | 12         
| ISP/U_Vertical_Projection8/N704                                                                | ISP/U_Vertical_Projection8/N704                                                                          | 12         
| ISP/U_Vertical_Projection8/N718                                                                | ISP/U_Vertical_Projection8/N718                                                                          | 12         
| ISP/U_Vertical_Projection8/N734                                                                | ISP/U_Vertical_Projection8/N734                                                                          | 12         
| ISP/U_Vertical_Projection8/N752                                                                | ISP/U_Vertical_Projection8/N752                                                                          | 12         
| ISP/U_Vertical_Projection8/N710                                                                | ISP/U_Vertical_Projection8/N710                                                                          | 12         
| ISP/U_Vertical_Projection8/N725                                                                | ISP/U_Vertical_Projection8/N725                                                                          | 12         
| ISP/U_Vertical_Projection8/N742                                                                | ISP/U_Vertical_Projection8/N742                                                                          | 12         
| ISP/U_Vertical_Projection8/N761                                                                | ISP/U_Vertical_Projection8/N761                                                                          | 12         
| ISP/U_Vertical_Projection8/N698                                                                | ISP/U_Vertical_Projection8/N698                                                                          | 12         
| ISP/U_Vertical_Projection8/N650                                                                | ISP/U_Vertical_Projection8/N650_7                                                                        | 5          
| ISP/U_Vertical_Projection8/N664                                                                | ISP/U_Vertical_Projection8/N631_1                                                                        | 4          
| ISP/U_Vertical_Projection8/N647                                                                | ISP/U_Vertical_Projection8/N647                                                                          | 4          
| ISP/U_Vertical_Projection8/N638                                                                | ISP/U_Vertical_Projection8/N638                                                                          | 4          
| ISP/U_Vertical_Projection8/N767                                                                | ISP/U_Vertical_Projection8/N767                                                                          | 12         
| ISP/U_Vertical_Projection8/N773                                                                | ISP/U_Vertical_Projection8/N773                                                                          | 12         
| ISP/judge_inst/N508                                                                            | ISP/judge_inst/N419_16                                                                                   | 22         
| ISP/uart_test/N3646                                                                            | ISP/uart_test/N3646_7                                                                                    | 3          
| ISP/uart_test/N3673                                                                            | ISP/uart_test/N3673                                                                                      | 2          
| ISP/uart_test/N3691                                                                            | ISP/uart_test/N3691                                                                                      | 5          
| ISP/uart_test/N3711                                                                            | ISP/uart_test/N3711                                                                                      | 3          
| ISP/uart_test/N3733                                                                            | ISP/uart_test/N3733                                                                                      | 5          
| ISP/uart_test/N3757                                                                            | ISP/uart_test/N3757                                                                                      | 3          
| ISP/uart_test/N3783                                                                            | ISP/uart_test/N3783_3                                                                                    | 5          
| ISP/uart_test/N3653                                                                            | ISP/uart_test/N3650                                                                                      | 8          
| ISP/uart_test/state_1                                                                          | ISP/uart_test/state_1                                                                                    | 8          
| ISP/uart_test/N3638                                                                            | ISP/uart_test/N119_1                                                                                     | 32         
| frame_read_write_m0/frame_fifo_read_m0/N163                                                    | frame_read_write_m0/frame_fifo_read_m0/N163_4_5                                                          | 5          
| frame_read_write_m0/frame_fifo_read_m0/N211                                                    | frame_read_write_m0/frame_fifo_read_m0/N211                                                              | 16         
| video_timing_data_m0/color_bar_m0/N140                                                         | video_timing_data_m0/color_bar_m0/N140_2                                                                 | 12         
| _$$_VCC_$$_                                                                                    | _$$_VCC_$$_                                                                                              | 58         
| ISP/judge_single0_inst/HVcount/N59                                                             | ISP/judge_single0_inst/HVcount/N59_12                                                                    | 12         
| ISP/judge_single0_inst/Vertical_Projection_inst/N324                                           | ISP/judge_single0_inst/Vertical_Projection_inst/N324                                                     | 3          
| ISP/judge_single0_inst/Vertical_Projection_inst/N334                                           | ISP/judge_single0_inst/Vertical_Projection_inst/N334_5                                                   | 22         
| ISP/judge_single0_inst/Vertical_Projection_inst/N410                                           | ISP/judge_single0_inst/Vertical_Projection_inst/N410                                                     | 4          
| ISP/judge_single0_inst/Vertical_Projection_inst/N405                                           | ISP/judge_single0_inst/Vertical_Projection_inst/N405                                                     | 4          
| ISP/judge_single0_inst/Vertical_Projection_inst/N344                                           | ISP/judge_single0_inst/Vertical_Projection_inst/N344                                                     | 12         
| ISP/judge_single0_inst/Vertical_Projection_inst/N382                                           | ISP/judge_single0_inst/Vertical_Projection_inst/N382                                                     | 12         
| ISP/judge_single0_inst/Vertical_Projection_inst/N388                                           | ISP/judge_single0_inst/Vertical_Projection_inst/N388                                                     | 12         
| ISP/judge_single0_inst/Vertical_Projection_inst/N376                                           | ISP/judge_single0_inst/Vertical_Projection_inst/N376                                                     | 12         
| ISP/judge_single0_inst/Vertical_Projection_inst/N328                                           | ISP/judge_single0_inst/Vertical_Projection_inst/N328_7                                                   | 5          
| ISP/judge_single0_inst/Vertical_Projection_inst/N318                                           | ISP/judge_single0_inst/Vertical_Projection_inst/N318                                                     | 4          
| ISP/judge_single0_inst/Vertical_Projection_inst/N313                                           | ISP/judge_single0_inst/Vertical_Projection_inst/N313                                                     | 4          
| ISP/judge_single0_inst/Vertical_Projection_inst/N394                                           | ISP/judge_single0_inst/Vertical_Projection_inst/N394                                                     | 12         
| ISP/judge_single0_inst/Vertical_Projection_inst/N400                                           | ISP/judge_single0_inst/Vertical_Projection_inst/N400                                                     | 12         
| ISP/judge_single2_inst/feature_inst/TFT_VS_fall                                                | ISP/judge_single0_inst/Vertical_Projection_inst/N279_1                                                   | 69         
| ISP/judge_single0_inst/feature_inst/N65                                                        | ISP/judge_single0_inst/feature_inst/N65                                                                  | 23         
| ISP/judge_single0_inst/feature_inst/N60                                                        | ISP/judge_single0_inst/feature_inst/N60                                                                  | 23         
| ISP/judge_single0_inst/feature_inst/N31                                                        | ISP/judge_single0_inst/feature_inst/N31_mux22                                                            | 8          
| ISP/judge_single0_inst/judge_features/N228                                                     | ISP/judge_single0_inst/judge_features/N228_3_5                                                           | 4          
| ISP/judge_single1_inst/Vertical_Projection_inst/N324                                           | ISP/judge_single1_inst/Vertical_Projection_inst/N324                                                     | 3          
| ISP/judge_single1_inst/Vertical_Projection_inst/N334                                           | ISP/judge_single1_inst/Vertical_Projection_inst/N334_5                                                   | 22         
| ISP/judge_single1_inst/Vertical_Projection_inst/N410                                           | ISP/judge_single1_inst/Vertical_Projection_inst/N410                                                     | 4          
| ISP/judge_single1_inst/Vertical_Projection_inst/N405                                           | ISP/judge_single1_inst/Vertical_Projection_inst/N405                                                     | 4          
| ISP/judge_single1_inst/Vertical_Projection_inst/N344                                           | ISP/judge_single1_inst/Vertical_Projection_inst/N344                                                     | 12         
| ISP/judge_single1_inst/Vertical_Projection_inst/N382                                           | ISP/judge_single1_inst/Vertical_Projection_inst/N382                                                     | 12         
| ISP/judge_single1_inst/Vertical_Projection_inst/N388                                           | ISP/judge_single1_inst/Vertical_Projection_inst/N388                                                     | 12         
| ISP/judge_single1_inst/Vertical_Projection_inst/N376                                           | ISP/judge_single1_inst/Vertical_Projection_inst/N376                                                     | 12         
| ISP/judge_single1_inst/Vertical_Projection_inst/N328                                           | ISP/judge_single1_inst/Vertical_Projection_inst/N328_7                                                   | 5          
| ISP/judge_single1_inst/Vertical_Projection_inst/N318                                           | ISP/judge_single1_inst/Vertical_Projection_inst/N318                                                     | 4          
| ISP/judge_single1_inst/Vertical_Projection_inst/N313                                           | ISP/judge_single1_inst/Vertical_Projection_inst/N313                                                     | 4          
| ISP/judge_single1_inst/Vertical_Projection_inst/N394                                           | ISP/judge_single1_inst/Vertical_Projection_inst/N394                                                     | 12         
| ISP/judge_single1_inst/Vertical_Projection_inst/N400                                           | ISP/judge_single1_inst/Vertical_Projection_inst/N400                                                     | 12         
| ISP/judge_single1_inst/feature_inst/N65                                                        | ISP/judge_single1_inst/feature_inst/N65                                                                  | 23         
| ISP/judge_single1_inst/feature_inst/N60                                                        | ISP/judge_single1_inst/feature_inst/N60                                                                  | 23         
| ISP/judge_single1_inst/feature_inst/N31                                                        | ISP/judge_single1_inst/feature_inst/N31_mux22                                                            | 8          
| ISP/judge_single1_inst/judge_features/N228                                                     | ISP/judge_single1_inst/judge_features/N228_3_5                                                           | 4          
| ISP/judge_single2_inst/Vertical_Projection_inst/N324                                           | ISP/judge_single2_inst/Vertical_Projection_inst/N324                                                     | 3          
| ISP/judge_single2_inst/Vertical_Projection_inst/N334                                           | ISP/judge_single2_inst/Vertical_Projection_inst/N334_5                                                   | 22         
| ISP/judge_single2_inst/Vertical_Projection_inst/N410                                           | ISP/judge_single2_inst/Vertical_Projection_inst/N410                                                     | 4          
| ISP/judge_single2_inst/Vertical_Projection_inst/N405                                           | ISP/judge_single2_inst/Vertical_Projection_inst/N405                                                     | 4          
| ISP/judge_single2_inst/Vertical_Projection_inst/N344                                           | ISP/judge_single2_inst/Vertical_Projection_inst/N344                                                     | 12         
| ISP/judge_single2_inst/Vertical_Projection_inst/N382                                           | ISP/judge_single2_inst/Vertical_Projection_inst/N382                                                     | 12         
| ISP/judge_single2_inst/Vertical_Projection_inst/N388                                           | ISP/judge_single2_inst/Vertical_Projection_inst/N388                                                     | 12         
| ISP/judge_single2_inst/Vertical_Projection_inst/N376                                           | ISP/judge_single2_inst/Vertical_Projection_inst/N376                                                     | 12         
| ISP/judge_single2_inst/Vertical_Projection_inst/N328                                           | ISP/judge_single2_inst/Vertical_Projection_inst/N328_7                                                   | 5          
| ISP/judge_single2_inst/Vertical_Projection_inst/N318                                           | ISP/judge_single2_inst/Vertical_Projection_inst/N318                                                     | 4          
| ISP/judge_single2_inst/Vertical_Projection_inst/N313                                           | ISP/judge_single2_inst/Vertical_Projection_inst/N313                                                     | 4          
| ISP/judge_single2_inst/Vertical_Projection_inst/N394                                           | ISP/judge_single2_inst/Vertical_Projection_inst/N394                                                     | 12         
| ISP/judge_single2_inst/Vertical_Projection_inst/N400                                           | ISP/judge_single2_inst/Vertical_Projection_inst/N400                                                     | 12         
| ISP/judge_single2_inst/feature_inst/N65                                                        | ISP/judge_single2_inst/feature_inst/N65                                                                  | 23         
| ISP/judge_single2_inst/feature_inst/N60                                                        | ISP/judge_single2_inst/feature_inst/N60                                                                  | 23         
| ISP/judge_single2_inst/feature_inst/N31                                                        | ISP/judge_single2_inst/feature_inst/N31_mux22                                                            | 8          
| ISP/judge_single2_inst/judge_features/N228                                                     | ISP/judge_single2_inst/judge_features/N228_4_6                                                           | 4          
| ISP/judge_single3_inst/HVcount/N59                                                             | ISP/judge_single3_inst/HVcount/N59_12                                                                    | 12         
| ISP/judge_single3_inst/Vertical_Projection_inst/N324                                           | ISP/judge_single3_inst/Vertical_Projection_inst/N324                                                     | 3          
| ISP/judge_single3_inst/Vertical_Projection_inst/N334                                           | ISP/judge_single3_inst/Vertical_Projection_inst/N334_5                                                   | 22         
| ISP/judge_single3_inst/Vertical_Projection_inst/N410                                           | ISP/judge_single3_inst/Vertical_Projection_inst/N410                                                     | 4          
| ISP/judge_single3_inst/Vertical_Projection_inst/N405                                           | ISP/judge_single3_inst/Vertical_Projection_inst/N405                                                     | 4          
| ISP/judge_single3_inst/Vertical_Projection_inst/N344                                           | ISP/judge_single3_inst/Vertical_Projection_inst/N344                                                     | 12         
| ISP/judge_single3_inst/Vertical_Projection_inst/N382                                           | ISP/judge_single3_inst/Vertical_Projection_inst/N382                                                     | 12         
| ISP/judge_single3_inst/Vertical_Projection_inst/N388                                           | ISP/judge_single3_inst/Vertical_Projection_inst/N388                                                     | 12         
| ISP/judge_single3_inst/Vertical_Projection_inst/N376                                           | ISP/judge_single3_inst/Vertical_Projection_inst/N376                                                     | 12         
| ISP/judge_single3_inst/Vertical_Projection_inst/N328                                           | ISP/judge_single3_inst/Vertical_Projection_inst/N328_7                                                   | 5          
| ISP/judge_single3_inst/Vertical_Projection_inst/N318                                           | ISP/judge_single3_inst/Vertical_Projection_inst/N318                                                     | 4          
| ISP/judge_single3_inst/Vertical_Projection_inst/N313                                           | ISP/judge_single3_inst/Vertical_Projection_inst/N313                                                     | 4          
| ISP/judge_single3_inst/Vertical_Projection_inst/N394                                           | ISP/judge_single3_inst/Vertical_Projection_inst/N394                                                     | 12         
| ISP/judge_single3_inst/Vertical_Projection_inst/N400                                           | ISP/judge_single3_inst/Vertical_Projection_inst/N400                                                     | 12         
| ISP/judge_single3_inst/judge_features/N144                                                     | ISP/judge_single3_inst/judge_features/N144_3_6                                                           | 4          
| ISP/uart_test/uart_tx_inst/N163                                                                | ISP/uart_test/uart_tx_inst/N163                                                                          | 3          
| ISP/uart_test/uart_tx_inst/N70                                                                 | ISP/uart_test/uart_tx_inst/N70                                                                           | 8          
| i2c_config_m0/i2c_master_top_m0/byte_controller/N163                                           | i2c_config_m0/i2c_master_top_m0/byte_controller/N163_12                                                  | 9          
| i2c_config_m0/i2c_master_top_m0/byte_controller/N149                                           | i2c_config_m0/i2c_master_top_m0/byte_controller/N149_1                                                   | 11         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_done                 | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/ddrc_init_done     | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N110                           | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N110_5                                   | 5          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N104                           | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N104_5                                   | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N3                             | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N3_mux3_4                                | 5          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8                              | 4          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N236                          | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N236_1_6                                | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N190                          | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N190                                    | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N244                          | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N101_2                                  | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N226                          | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N226_15                                 | 11         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N23                        | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N23                                  | 3          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N395 [0]                     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N385                                   | 4          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N394                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N385_1                                 | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N355                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N355_3                                 | 16         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N358                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N358_1                                 | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N374                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N374                                   | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N403                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N403                                   | 4          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N316                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N316_8                                 | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N368                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N368                                   | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N310                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N310_8                                 | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_pos               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N272                                   | 8          
| ISP/judge_single3_inst/handle_inst/area_colour_11_inst/TFT_VS_fall                             | ISP/judge_single0_inst/handle_inst/area_colour_1_inst/N1                                                 | 744        
| ISP/judge_single0_inst/handle_inst/area_colour_1_inst/N26                                      | ISP/judge_single0_inst/handle_inst/area_colour_1_inst/N26                                                | 24         
| ISP/judge_single0_inst/handle_inst/area_colour_1_inst/N29                                      | ISP/judge_single0_inst/handle_inst/area_colour_1_inst/N29                                                | 24         
| ISP/judge_single0_inst/handle_inst/area_colour_3_inst/N26                                      | ISP/judge_single0_inst/handle_inst/area_colour_3_inst/N26                                                | 24         
| ISP/judge_single0_inst/handle_inst/area_colour_3_inst/N29                                      | ISP/judge_single0_inst/handle_inst/area_colour_3_inst/N29                                                | 24         
| ISP/judge_single0_inst/handle_inst/area_colour_4_inst/N26                                      | ISP/judge_single0_inst/handle_inst/area_colour_4_inst/N26                                                | 24         
| ISP/judge_single0_inst/handle_inst/area_colour_4_inst/N29                                      | ISP/judge_single0_inst/handle_inst/area_colour_4_inst/N29                                                | 24         
| ISP/judge_single0_inst/handle_inst/area_colour_6_inst/N26                                      | ISP/judge_single0_inst/handle_inst/area_colour_6_inst/N26                                                | 24         
| ISP/judge_single0_inst/handle_inst/area_colour_6_inst/N29                                      | ISP/judge_single0_inst/handle_inst/area_colour_6_inst/N29                                                | 24         
| ISP/judge_single0_inst/handle_inst/area_colour_7_inst/N26                                      | ISP/judge_single0_inst/handle_inst/area_colour_7_inst/N26                                                | 24         
| ISP/judge_single0_inst/handle_inst/area_colour_7_inst/N29                                      | ISP/judge_single0_inst/handle_inst/area_colour_7_inst/N29                                                | 24         
| ISP/judge_single0_inst/handle_inst/area_colour_8_inst/N26                                      | ISP/judge_single0_inst/handle_inst/area_colour_8_inst/N26                                                | 24         
| ISP/judge_single0_inst/handle_inst/area_colour_8_inst/N29                                      | ISP/judge_single0_inst/handle_inst/area_colour_8_inst/N29                                                | 24         
| ISP/judge_single0_inst/handle_inst/area_colour_10_inst/N26                                     | ISP/judge_single0_inst/handle_inst/area_colour_10_inst/N26                                               | 24         
| ISP/judge_single0_inst/handle_inst/area_colour_10_inst/N29                                     | ISP/judge_single0_inst/handle_inst/area_colour_10_inst/N29                                               | 24         
| ISP/judge_single0_inst/handle_inst/area_colour_11_inst/N26                                     | ISP/judge_single0_inst/handle_inst/area_colour_11_inst/N26                                               | 24         
| ISP/judge_single0_inst/handle_inst/area_colour_11_inst/N29                                     | ISP/judge_single0_inst/handle_inst/area_colour_11_inst/N29                                               | 24         
| ISP/judge_single1_inst/handle_inst/area_colour_1_inst/N26                                      | ISP/judge_single1_inst/handle_inst/area_colour_1_inst/N26                                                | 24         
| ISP/judge_single1_inst/handle_inst/area_colour_1_inst/N29                                      | ISP/judge_single1_inst/handle_inst/area_colour_1_inst/N29                                                | 24         
| ISP/judge_single1_inst/handle_inst/area_colour_3_inst/N26                                      | ISP/judge_single1_inst/handle_inst/area_colour_3_inst/N26                                                | 24         
| ISP/judge_single1_inst/handle_inst/area_colour_3_inst/N29                                      | ISP/judge_single1_inst/handle_inst/area_colour_3_inst/N29                                                | 24         
| ISP/judge_single1_inst/handle_inst/area_colour_4_inst/N26                                      | ISP/judge_single1_inst/handle_inst/area_colour_4_inst/N26                                                | 24         
| ISP/judge_single1_inst/handle_inst/area_colour_4_inst/N29                                      | ISP/judge_single1_inst/handle_inst/area_colour_4_inst/N29                                                | 24         
| ISP/judge_single1_inst/handle_inst/area_colour_6_inst/N26                                      | ISP/judge_single1_inst/handle_inst/area_colour_6_inst/N26                                                | 24         
| ISP/judge_single1_inst/handle_inst/area_colour_6_inst/N29                                      | ISP/judge_single1_inst/handle_inst/area_colour_6_inst/N29                                                | 24         
| ISP/judge_single1_inst/handle_inst/area_colour_7_inst/N26                                      | ISP/judge_single1_inst/handle_inst/area_colour_7_inst/N26                                                | 24         
| ISP/judge_single1_inst/handle_inst/area_colour_7_inst/N29                                      | ISP/judge_single1_inst/handle_inst/area_colour_7_inst/N29                                                | 24         
| ISP/judge_single1_inst/handle_inst/area_colour_8_inst/N26                                      | ISP/judge_single1_inst/handle_inst/area_colour_8_inst/N26                                                | 24         
| ISP/judge_single1_inst/handle_inst/area_colour_8_inst/N29                                      | ISP/judge_single1_inst/handle_inst/area_colour_8_inst/N29                                                | 24         
| ISP/judge_single1_inst/handle_inst/area_colour_10_inst/N26                                     | ISP/judge_single1_inst/handle_inst/area_colour_10_inst/N26                                               | 24         
| ISP/judge_single1_inst/handle_inst/area_colour_10_inst/N29                                     | ISP/judge_single1_inst/handle_inst/area_colour_10_inst/N29                                               | 24         
| ISP/judge_single1_inst/handle_inst/area_colour_11_inst/N26                                     | ISP/judge_single1_inst/handle_inst/area_colour_11_inst/N26                                               | 24         
| ISP/judge_single1_inst/handle_inst/area_colour_11_inst/N29                                     | ISP/judge_single1_inst/handle_inst/area_colour_11_inst/N29                                               | 24         
| ISP/judge_single2_inst/handle_inst/area_colour_1_inst/N26                                      | ISP/judge_single2_inst/handle_inst/area_colour_1_inst/N26                                                | 24         
| ISP/judge_single2_inst/handle_inst/area_colour_1_inst/N29                                      | ISP/judge_single2_inst/handle_inst/area_colour_1_inst/N29                                                | 24         
| ISP/judge_single2_inst/handle_inst/area_colour_3_inst/N26                                      | ISP/judge_single2_inst/handle_inst/area_colour_3_inst/N26                                                | 24         
| ISP/judge_single2_inst/handle_inst/area_colour_3_inst/N29                                      | ISP/judge_single2_inst/handle_inst/area_colour_3_inst/N29                                                | 24         
| ISP/judge_single2_inst/handle_inst/area_colour_4_inst/N26                                      | ISP/judge_single2_inst/handle_inst/area_colour_4_inst/N26                                                | 24         
| ISP/judge_single2_inst/handle_inst/area_colour_4_inst/N29                                      | ISP/judge_single2_inst/handle_inst/area_colour_4_inst/N29                                                | 24         
| ISP/judge_single2_inst/handle_inst/area_colour_6_inst/N26                                      | ISP/judge_single2_inst/handle_inst/area_colour_6_inst/N26                                                | 24         
| ISP/judge_single2_inst/handle_inst/area_colour_6_inst/N29                                      | ISP/judge_single2_inst/handle_inst/area_colour_6_inst/N29                                                | 24         
| ISP/judge_single2_inst/handle_inst/area_colour_7_inst/N26                                      | ISP/judge_single2_inst/handle_inst/area_colour_7_inst/N26                                                | 24         
| ISP/judge_single2_inst/handle_inst/area_colour_7_inst/N29                                      | ISP/judge_single2_inst/handle_inst/area_colour_7_inst/N29                                                | 24         
| ISP/judge_single2_inst/handle_inst/area_colour_8_inst/N26                                      | ISP/judge_single2_inst/handle_inst/area_colour_8_inst/N26                                                | 24         
| ISP/judge_single2_inst/handle_inst/area_colour_8_inst/N29                                      | ISP/judge_single2_inst/handle_inst/area_colour_8_inst/N29                                                | 24         
| ISP/judge_single2_inst/handle_inst/area_colour_10_inst/N26                                     | ISP/judge_single2_inst/handle_inst/area_colour_10_inst/N26                                               | 24         
| ISP/judge_single2_inst/handle_inst/area_colour_10_inst/N29                                     | ISP/judge_single2_inst/handle_inst/area_colour_10_inst/N29                                               | 24         
| ISP/judge_single2_inst/handle_inst/area_colour_11_inst/N26                                     | ISP/judge_single2_inst/handle_inst/area_colour_11_inst/N26                                               | 24         
| ISP/judge_single2_inst/handle_inst/area_colour_11_inst/N29                                     | ISP/judge_single2_inst/handle_inst/area_colour_11_inst/N29                                               | 24         
| ISP/judge_single3_inst/handle_inst/area_colour_1_inst/N26                                      | ISP/judge_single3_inst/handle_inst/area_colour_1_inst/N26                                                | 24         
| ISP/judge_single3_inst/handle_inst/area_colour_1_inst/N29                                      | ISP/judge_single3_inst/handle_inst/area_colour_1_inst/N29                                                | 24         
| ISP/judge_single3_inst/handle_inst/area_colour_3_inst/N26                                      | ISP/judge_single3_inst/handle_inst/area_colour_3_inst/N26                                                | 24         
| ISP/judge_single3_inst/handle_inst/area_colour_3_inst/N29                                      | ISP/judge_single3_inst/handle_inst/area_colour_3_inst/N29                                                | 24         
| ISP/judge_single3_inst/handle_inst/area_colour_4_inst/N26                                      | ISP/judge_single3_inst/handle_inst/area_colour_4_inst/N26                                                | 24         
| ISP/judge_single3_inst/handle_inst/area_colour_4_inst/N29                                      | ISP/judge_single3_inst/handle_inst/area_colour_4_inst/N29                                                | 24         
| ISP/judge_single3_inst/handle_inst/area_colour_6_inst/N26                                      | ISP/judge_single3_inst/handle_inst/area_colour_6_inst/N26                                                | 24         
| ISP/judge_single3_inst/handle_inst/area_colour_6_inst/N29                                      | ISP/judge_single3_inst/handle_inst/area_colour_6_inst/N29                                                | 24         
| ISP/judge_single3_inst/handle_inst/area_colour_7_inst/N26                                      | ISP/judge_single3_inst/handle_inst/area_colour_7_inst/N26                                                | 24         
| ISP/judge_single3_inst/handle_inst/area_colour_7_inst/N29                                      | ISP/judge_single3_inst/handle_inst/area_colour_7_inst/N29                                                | 24         
| ISP/judge_single3_inst/handle_inst/area_colour_8_inst/N26                                      | ISP/judge_single3_inst/handle_inst/area_colour_8_inst/N26                                                | 24         
| ISP/judge_single3_inst/handle_inst/area_colour_8_inst/N29                                      | ISP/judge_single3_inst/handle_inst/area_colour_8_inst/N29                                                | 24         
| ISP/judge_single3_inst/handle_inst/area_colour_11_inst/N26                                     | ISP/judge_single3_inst/handle_inst/area_colour_11_inst/N26                                               | 24         
| ISP/judge_single3_inst/handle_inst/area_colour_11_inst/N29                                     | ISP/judge_single3_inst/handle_inst/area_colour_11_inst/N29                                               | 24         
| frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N77_1              | frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N77_1                        | 11         
| read_en                                                                                        | video_timing_data_m0/color_bar_m0/video_active_d0                                                        | 2          
| i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N276                            | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N276                                      | 18         
| i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251                            | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251                                      | 16         
| i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N259                            | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N38inv                                    | 6          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N383     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N383               | 7          
| ISP/Pretreatment_inst/post01_frame_clken                                                       | ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/per_frame_clken_r[7]                                   | 10         
| ISP/o_de_0                                                                                     | ISP/threshold_binary_0_inst/de_r                                                                         | 10         
| ISP/Pretreatment_inst/post0_frame_clken                                                        | ISP/Pretreatment_inst/Bit_Erosion_Detector_x0inst/per_frame_clken_r[7]                                   | 10         
| ISP/judge_single2_inst/handle_inst/area_0_inst/post0_frame_clken                               | ISP/judge_single0_inst/handle_inst/area_0_inst/Bit_Erosion_Detector_x0inst/per_frame_clken_r[7]          | 13         
| ISP/judge_single3_inst/o_de_1                                                                  | ISP/judge_single0_inst/threshold_binary0/de_r                                                            | 13         
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                          | Driver                                                                                           | Fanout     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| video_clk                                                                                         | video_clkbufg                                                                                    | 5765       
| sys_clk_g                                                                                         | sys_clkbufg                                                                                      | 239        
| ntclkbufg_1                                                                                       | clkbufg_1                                                                                        | 180        
| ISP/judge_single1_inst/feature_inst/b [15]                                                        | ISP/judge_single1_inst/feature_inst/N17[12]                                                      | 120        
| ISP/judge_single2_inst/feature_inst/b [15]                                                        | ISP/judge_single2_inst/feature_inst/N17[12]                                                      | 120        
| ISP/judge_single0_inst/feature_inst/b [15]                                                        | ISP/judge_single0_inst/feature_inst/N17[12]                                                      | 120        
| ISP/uart_test/tx_cnt6 [0]                                                                         | ISP/uart_test/tx_cnt6[0]                                                                         | 85         
| ISP/uart_test/tx_cnt4 [0]                                                                         | ISP/uart_test/tx_cnt4[0]                                                                         | 85         
| ISP/uart_test/tx_cnt4 [1]                                                                         | ISP/uart_test/tx_cnt4[1]                                                                         | 84         
| ISP/uart_test/tx_cnt6 [1]                                                                         | ISP/uart_test/tx_cnt6[1]                                                                         | 84         
| ISP/uart_test/tx_cnt4 [2]                                                                         | ISP/uart_test/tx_cnt4[2]                                                                         | 83         
| ISP/uart_test/tx_cnt6 [2]                                                                         | ISP/uart_test/tx_cnt6[2]                                                                         | 83         
| ISP/uart_test/tx_cnt6 [3]                                                                         | ISP/uart_test/tx_cnt6[3]                                                                         | 82         
| ISP/uart_test/tx_cnt4 [3]                                                                         | ISP/uart_test/tx_cnt4[3]                                                                         | 82         
| ISP/uart_test/tx_cnt4 [4]                                                                         | ISP/uart_test/tx_cnt4[4]                                                                         | 81         
| ISP/uart_test/tx_cnt2 [0]                                                                         | ISP/uart_test/tx_cnt2[0]                                                                         | 81         
| ISP/uart_test/tx_cnt6 [4]                                                                         | ISP/uart_test/tx_cnt6[4]                                                                         | 81         
| ISP/uart_test/tx_cnt2 [1]                                                                         | ISP/uart_test/tx_cnt2[1]                                                                         | 80         
| ISP/uart_test/tx_cnt2 [2]                                                                         | ISP/uart_test/tx_cnt2[2]                                                                         | 79         
| ISP/uart_test/tx_cnt2 [3]                                                                         | ISP/uart_test/tx_cnt2[3]                                                                         | 78         
| ISP/uart_test/tx_cnt2 [4]                                                                         | ISP/uart_test/tx_cnt2[4]                                                                         | 77         
| ISP/judge_single0_inst/feature_inst/N14                                                           | ISP/judge_single0_inst/feature_inst/N14.lt_7                                                     | 70         
| ISP/judge_single1_inst/feature_inst/N14                                                           | ISP/judge_single1_inst/feature_inst/N14.lt_7                                                     | 70         
| ISP/judge_single2_inst/feature_inst/N14                                                           | ISP/judge_single2_inst/feature_inst/N14.lt_7                                                     | 70         
| ISP/HV_o_de                                                                                       | ISP/HVcount/VGA_DE_r                                                                             | 66         
| ISP/judge_single0_inst/feature_inst/_N1686                                                        | ISP/judge_single0_inst/feature_inst/s0[0]                                                        | 59         
| ISP/judge_single1_inst/feature_inst/_N1686                                                        | ISP/judge_single1_inst/feature_inst/s0[0]                                                        | 59         
| ISP/judge_single2_inst/feature_inst/_N1686                                                        | ISP/judge_single2_inst/feature_inst/s0[0]                                                        | 59         
| ntclkbufg_0                                                                                       | clkbufg_0                                                                                        | 55         
| ISP/judge_single3_inst/Vertical_Projection_inst/N291                                              | ISP/judge_single3_inst/Vertical_Projection_inst/N291_2                                           | 49         
| ISP/judge_single2_inst/Vertical_Projection_inst/N291                                              | ISP/judge_single2_inst/Vertical_Projection_inst/N291_2                                           | 49         
| ISP/judge_single0_inst/Vertical_Projection_inst/N291                                              | ISP/judge_single0_inst/Vertical_Projection_inst/N291_2                                           | 49         
| ISP/judge_single0_inst/feature_inst/_N1587                                                        | ISP/judge_single0_inst/feature_inst/N34_lt3.lt_11                                                | 48         
| ISP/judge_single1_inst/feature_inst/_N1587                                                        | ISP/judge_single1_inst/feature_inst/N34_lt3.lt_11                                                | 48         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6]     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]     | 48         
| ISP/judge_single2_inst/feature_inst/_N1587                                                        | ISP/judge_single2_inst/feature_inst/N34_lt3.lt_11                                                | 48         
| ISP/judge_single2_inst/feature_inst/s0 [9]                                                        | ISP/judge_single2_inst/feature_inst/s0[9]                                                        | 47         
| ISP/judge_single2_inst/feature_inst/s0 [8]                                                        | ISP/judge_single2_inst/feature_inst/s0[8]                                                        | 47         
| ISP/judge_single2_inst/feature_inst/s0 [7]                                                        | ISP/judge_single2_inst/feature_inst/s0[7]                                                        | 47         
| ISP/judge_single2_inst/feature_inst/s0 [6]                                                        | ISP/judge_single2_inst/feature_inst/s0[6]                                                        | 47         
| ISP/judge_single2_inst/feature_inst/s0 [5]                                                        | ISP/judge_single2_inst/feature_inst/s0[5]                                                        | 47         
| ISP/judge_single2_inst/feature_inst/s0 [4]                                                        | ISP/judge_single2_inst/feature_inst/s0[4]                                                        | 47         
| ISP/judge_single2_inst/feature_inst/s0 [3]                                                        | ISP/judge_single2_inst/feature_inst/s0[3]                                                        | 47         
| ISP/judge_single2_inst/feature_inst/s0 [2]                                                        | ISP/judge_single2_inst/feature_inst/s0[2]                                                        | 47         
| ISP/judge_single2_inst/feature_inst/s0 [1]                                                        | ISP/judge_single2_inst/feature_inst/s0[1]                                                        | 47         
| ISP/judge_single2_inst/feature_inst/s0 [17]                                                       | ISP/judge_single2_inst/feature_inst/s0[17]                                                       | 47         
| ISP/judge_single2_inst/feature_inst/s0 [18]                                                       | ISP/judge_single2_inst/feature_inst/s0[18]                                                       | 47         
| ISP/judge_single2_inst/feature_inst/s0 [16]                                                       | ISP/judge_single2_inst/feature_inst/s0[16]                                                       | 47         
| ISP/judge_single2_inst/feature_inst/s0 [10]                                                       | ISP/judge_single2_inst/feature_inst/s0[10]                                                       | 47         
| ISP/judge_single2_inst/feature_inst/s0 [19]                                                       | ISP/judge_single2_inst/feature_inst/s0[19]                                                       | 47         
| ISP/judge_single2_inst/feature_inst/s0 [20]                                                       | ISP/judge_single2_inst/feature_inst/s0[20]                                                       | 47         
| ISP/judge_single2_inst/feature_inst/s0 [11]                                                       | ISP/judge_single2_inst/feature_inst/s0[11]                                                       | 47         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2]     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[2]     | 47         
| ISP/judge_single1_inst/feature_inst/s0 [22]                                                       | ISP/judge_single1_inst/feature_inst/s0[22]                                                       | 47         
| ISP/judge_single2_inst/feature_inst/s0 [12]                                                       | ISP/judge_single2_inst/feature_inst/s0[12]                                                       | 47         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1]     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]     | 47         
| ISP/judge_single1_inst/feature_inst/s0 [20]                                                       | ISP/judge_single1_inst/feature_inst/s0[20]                                                       | 47         
| ISP/judge_single1_inst/feature_inst/s0 [19]                                                       | ISP/judge_single1_inst/feature_inst/s0[19]                                                       | 47         
| ISP/judge_single1_inst/feature_inst/s0 [18]                                                       | ISP/judge_single1_inst/feature_inst/s0[18]                                                       | 47         
| ISP/judge_single2_inst/feature_inst/s0 [13]                                                       | ISP/judge_single2_inst/feature_inst/s0[13]                                                       | 47         
| ISP/judge_single1_inst/feature_inst/s0 [17]                                                       | ISP/judge_single1_inst/feature_inst/s0[17]                                                       | 47         
| ISP/judge_single1_inst/feature_inst/s0 [16]                                                       | ISP/judge_single1_inst/feature_inst/s0[16]                                                       | 47         
| ISP/judge_single1_inst/feature_inst/s0 [15]                                                       | ISP/judge_single1_inst/feature_inst/s0[15]                                                       | 47         
| ISP/judge_single2_inst/feature_inst/s0 [21]                                                       | ISP/judge_single2_inst/feature_inst/s0[21]                                                       | 47         
| ISP/judge_single1_inst/feature_inst/s0 [13]                                                       | ISP/judge_single1_inst/feature_inst/s0[13]                                                       | 47         
| ISP/judge_single1_inst/feature_inst/s0 [12]                                                       | ISP/judge_single1_inst/feature_inst/s0[12]                                                       | 47         
| ISP/judge_single1_inst/feature_inst/s0 [11]                                                       | ISP/judge_single1_inst/feature_inst/s0[11]                                                       | 47         
| ISP/judge_single1_inst/feature_inst/s0 [10]                                                       | ISP/judge_single1_inst/feature_inst/s0[10]                                                       | 47         
| ISP/judge_single1_inst/feature_inst/s0 [9]                                                        | ISP/judge_single1_inst/feature_inst/s0[9]                                                        | 47         
| ISP/judge_single1_inst/feature_inst/s0 [8]                                                        | ISP/judge_single1_inst/feature_inst/s0[8]                                                        | 47         
| ISP/judge_single1_inst/feature_inst/s0 [7]                                                        | ISP/judge_single1_inst/feature_inst/s0[7]                                                        | 47         
| ISP/judge_single1_inst/feature_inst/s0 [6]                                                        | ISP/judge_single1_inst/feature_inst/s0[6]                                                        | 47         
| ISP/judge_single1_inst/feature_inst/s0 [5]                                                        | ISP/judge_single1_inst/feature_inst/s0[5]                                                        | 47         
| ISP/judge_single1_inst/feature_inst/s0 [4]                                                        | ISP/judge_single1_inst/feature_inst/s0[4]                                                        | 47         
| ISP/judge_single1_inst/feature_inst/s0 [3]                                                        | ISP/judge_single1_inst/feature_inst/s0[3]                                                        | 47         
| ISP/judge_single1_inst/feature_inst/s0 [2]                                                        | ISP/judge_single1_inst/feature_inst/s0[2]                                                        | 47         
| ISP/judge_single1_inst/feature_inst/s0 [1]                                                        | ISP/judge_single1_inst/feature_inst/s0[1]                                                        | 47         
| ISP/judge_single2_inst/feature_inst/s0 [22]                                                       | ISP/judge_single2_inst/feature_inst/s0[22]                                                       | 47         
| ISP/judge_single2_inst/feature_inst/s0 [14]                                                       | ISP/judge_single2_inst/feature_inst/s0[14]                                                       | 47         
| ISP/judge_single1_inst/feature_inst/s0 [21]                                                       | ISP/judge_single1_inst/feature_inst/s0[21]                                                       | 47         
| ISP/judge_single0_inst/feature_inst/s0 [1]                                                        | ISP/judge_single0_inst/feature_inst/s0[1]                                                        | 47         
| ISP/judge_single1_inst/feature_inst/s0 [14]                                                       | ISP/judge_single1_inst/feature_inst/s0[14]                                                       | 47         
| ISP/judge_single2_inst/feature_inst/s0 [15]                                                       | ISP/judge_single2_inst/feature_inst/s0[15]                                                       | 47         
| ISP/judge_single0_inst/feature_inst/s0 [2]                                                        | ISP/judge_single0_inst/feature_inst/s0[2]                                                        | 47         
| ISP/judge_single0_inst/feature_inst/s0 [22]                                                       | ISP/judge_single0_inst/feature_inst/s0[22]                                                       | 47         
| ISP/judge_single0_inst/feature_inst/s0 [21]                                                       | ISP/judge_single0_inst/feature_inst/s0[21]                                                       | 47         
| ISP/judge_single0_inst/feature_inst/s0 [20]                                                       | ISP/judge_single0_inst/feature_inst/s0[20]                                                       | 47         
| ISP/judge_single0_inst/feature_inst/s0 [19]                                                       | ISP/judge_single0_inst/feature_inst/s0[19]                                                       | 47         
| ISP/judge_single0_inst/feature_inst/s0 [18]                                                       | ISP/judge_single0_inst/feature_inst/s0[18]                                                       | 47         
| ISP/judge_single0_inst/feature_inst/s0 [17]                                                       | ISP/judge_single0_inst/feature_inst/s0[17]                                                       | 47         
| ISP/judge_single0_inst/feature_inst/s0 [16]                                                       | ISP/judge_single0_inst/feature_inst/s0[16]                                                       | 47         
| ISP/judge_single0_inst/feature_inst/s0 [15]                                                       | ISP/judge_single0_inst/feature_inst/s0[15]                                                       | 47         
| ISP/judge_single0_inst/feature_inst/s0 [14]                                                       | ISP/judge_single0_inst/feature_inst/s0[14]                                                       | 47         
| ISP/judge_single0_inst/feature_inst/s0 [13]                                                       | ISP/judge_single0_inst/feature_inst/s0[13]                                                       | 47         
| ISP/judge_single0_inst/feature_inst/s0 [12]                                                       | ISP/judge_single0_inst/feature_inst/s0[12]                                                       | 47         
| ISP/judge_single0_inst/feature_inst/s0 [11]                                                       | ISP/judge_single0_inst/feature_inst/s0[11]                                                       | 47         
| ISP/judge_single0_inst/feature_inst/s0 [10]                                                       | ISP/judge_single0_inst/feature_inst/s0[10]                                                       | 47         
| ISP/judge_single0_inst/feature_inst/s0 [9]                                                        | ISP/judge_single0_inst/feature_inst/s0[9]                                                        | 47         
| ISP/judge_single0_inst/feature_inst/s0 [8]                                                        | ISP/judge_single0_inst/feature_inst/s0[8]                                                        | 47         
| ISP/judge_single0_inst/feature_inst/s0 [7]                                                        | ISP/judge_single0_inst/feature_inst/s0[7]                                                        | 47         
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 3.109375 sec.

Device Utilization Summary:
+--------------------------------------------------------------------------+
| Logic Utilization     | Used      | Available     | Utilization(%)     
+--------------------------------------------------------------------------+
| APM                   | 23.5      | 30            | 79                  
| IOCKDLY               | 0         | 24            | 0                   
| FF                    | 6174      | 26304         | 24                  
| LUT                   | 11381     | 17536         | 65                  
| Distributed RAM       | 0         | 4440          | 0                   
| DLL                   | 2         | 6             | 34                  
| DQSL                  | 5         | 18            | 28                  
| DRM                   | 16        | 48            | 34                  
| FUSECODE              | 0         | 1             | 0                   
| IO                    | 71        | 240           | 30                  
| IOCKDIV               | 1         | 12            | 9                   
| IOCKGATE              | 2         | 12            | 17                  
| IPAL                  | 0         | 1             | 0                   
| PLL                   | 2         | 6             | 34                  
| RCKB                  | 0         | 24            | 0                   
| SCANCHAIN             | 0         | 4             | 0                   
| START                 | 0         | 1             | 0                   
| USCM                  | 5         | 20            | 25                  
| HMEMC                 | 1         | 2             | 50                  
| OSC                   | 0         | 1             | 0                   
| ADC                   | 0         | 1             | 0                   
| CRYSTAL               | 0         | 6             | 0                   
| FLSIF                 | 0         | 1             | 0                   
| RESCAL                | 0         | 6             | 0                   
| UDID                  | 0         | 1             | 0                   
+--------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                 
+-------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/PDS/PGL22G/CD_20210223/CD_20210223/demo/zhenjiuzhe_ddr3_ov5640_hdmi - 5 - 3/synthesize/top_syn.adf     
| Output     | E:/PDS/PGL22G/CD_20210223/CD_20210223/demo/zhenjiuzhe_ddr3_ov5640_hdmi - 5 - 3/device_map/top_map.adf     
|            | E:/PDS/PGL22G/CD_20210223/CD_20210223/demo/zhenjiuzhe_ddr3_ov5640_hdmi - 5 - 3/device_map/top_dmr.prt     
|            | E:/PDS/PGL22G/CD_20210223/CD_20210223/demo/zhenjiuzhe_ddr3_ov5640_hdmi - 5 - 3/device_map/top.dmr         
+-------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 326,144,000 bytes
Total CPU  time to dev_map completion : 6.359 sec
Total real time to dev_map completion : 7.000 sec
