// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_0_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_833_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgRB_dout,
        imgRB_empty_n,
        imgRB_read,
        imgRgb_din,
        imgRgb_full_n,
        imgRgb_write,
        pixBuf_val_V_2_11_03157_i,
        pixBuf_val_V_2_10_03156_i,
        pixBuf_val_V_2_9_03155_i,
        pixBuf_val_V_2_8_03154_i,
        pixBuf_val_V_2_7_03153_i,
        pixBuf_val_V_2_6_03152_i,
        pixBuf_val_V_2_5_03151_i,
        pixBuf_val_V_2_4_03150_i,
        pixBuf_val_V_2_3_03149_i,
        pixBuf_val_V_2_2_03148_i,
        pixBuf_val_V_2_1_03147_i,
        pixBuf_val_V_2_0_03146_i,
        pixBuf_val_V_1_11_03145_i,
        pixBuf_val_V_1_10_03144_i,
        pixBuf_val_V_1_9_03143_i,
        pixBuf_val_V_1_8_03142_i,
        pixBuf_val_V_1_7_03141_i,
        pixBuf_val_V_1_6_03140_i,
        pixBuf_val_V_1_5_03139_i,
        pixBuf_val_V_1_4_03138_i,
        pixBuf_val_V_1_3_03137_i,
        pixBuf_val_V_1_2_03136_i,
        pixBuf_val_V_1_1_03135_i,
        pixBuf_val_V_1_0_03134_i,
        pixBuf_val_V_0_11_0_i,
        pixBuf_val_V_0_10_0_i,
        pixBuf_val_V_0_9_0_i,
        pixBuf_val_V_0_8_0_i,
        pixBuf_val_V_0_7_0_i,
        pixBuf_val_V_0_6_0_i,
        pixBuf_val_V_0_5_0_i,
        pixBuf_val_V_0_4_0_i,
        pixBuf_val_V_0_3_0_i,
        pixBuf_val_V_0_2_0_i,
        pixBuf_val_V_0_1_0_i,
        pixBuf_val_V_0_0_0_i,
        pixWindow_val_val_V_2_8_2_0_i,
        pixWindow_val_val_V_2_8_1_0_i,
        pixWindow_val_val_V_2_8_0_0_i,
        pixWindow_val_val_V_2_7_2_0_i,
        pixWindow_val_val_V_2_7_1_0_i,
        pixWindow_val_val_V_2_7_0_0_i,
        pixWindow_val_val_V_2_6_2_0_i,
        pixWindow_val_val_V_2_6_1_0_i,
        pixWindow_val_val_V_2_6_0_0_i,
        pixWindow_val_val_V_2_5_2_0_i,
        pixWindow_val_val_V_2_5_1_0_i,
        pixWindow_val_val_V_2_5_0_0_i,
        pixWindow_val_val_V_1_8_2_0_i,
        pixWindow_val_val_V_1_8_1_0_i,
        pixWindow_val_val_V_1_8_0_0_i,
        pixWindow_val_val_V_1_7_2_0_i,
        pixWindow_val_val_V_1_7_1_0_i,
        pixWindow_val_val_V_1_7_0_0_i,
        pixWindow_val_val_V_1_6_2_0_i,
        pixWindow_val_val_V_1_6_1_0_i,
        pixWindow_val_val_V_1_6_0_0_i,
        pixWindow_val_val_V_1_5_2_0_i,
        pixWindow_val_val_V_1_5_1_0_i,
        pixWindow_val_val_V_1_5_0_0_i,
        pixWindow_val_val_V_1_4_2_0_i,
        pixWindow_val_val_V_1_4_1_0_i,
        pixWindow_val_val_V_1_4_0_0_i,
        pixWindow_val_val_V_0_8_2_0_i,
        pixWindow_val_val_V_0_8_1_0_i,
        pixWindow_val_val_V_0_8_0_0_i,
        pixWindow_val_val_V_0_7_2_0_i,
        pixWindow_val_val_V_0_7_1_0_i,
        pixWindow_val_val_V_0_7_0_0_i,
        pixWindow_val_val_V_0_6_2_0_i,
        pixWindow_val_val_V_0_6_1_0_i,
        pixWindow_val_val_V_0_6_0_0_i,
        pixWindow_val_val_V_0_5_2_0_i,
        pixWindow_val_val_V_0_5_1_0_i,
        pixWindow_val_val_V_0_5_0_0_i,
        add_ln830_1_i,
        icmp_ln966_i,
        xor_ln966_1_i,
        icmp_ln966_1_i,
        xor_ln966_2_i,
        out_y_i,
        width_cast,
        lineBuffer_val_V_0_i_address0,
        lineBuffer_val_V_0_i_ce0,
        lineBuffer_val_V_0_i_we0,
        lineBuffer_val_V_0_i_d0,
        lineBuffer_val_V_0_i_address1,
        lineBuffer_val_V_0_i_ce1,
        lineBuffer_val_V_0_i_q1,
        lineBuffer_val_V_1_i_address0,
        lineBuffer_val_V_1_i_ce0,
        lineBuffer_val_V_1_i_we0,
        lineBuffer_val_V_1_i_d0,
        lineBuffer_val_V_1_i_address1,
        lineBuffer_val_V_1_i_ce1,
        lineBuffer_val_V_1_i_q1,
        cmp37_i,
        cmp140_i,
        pixBuf_val_V_2_11_1_i_out,
        pixBuf_val_V_2_11_1_i_out_ap_vld,
        pixBuf_val_V_2_10_1_i_out,
        pixBuf_val_V_2_10_1_i_out_ap_vld,
        pixBuf_val_V_2_9_1_i_out,
        pixBuf_val_V_2_9_1_i_out_ap_vld,
        pixBuf_val_V_2_8_1_i_out,
        pixBuf_val_V_2_8_1_i_out_ap_vld,
        pixBuf_val_V_2_7_1_i_out,
        pixBuf_val_V_2_7_1_i_out_ap_vld,
        pixBuf_val_V_2_6_1_i_out,
        pixBuf_val_V_2_6_1_i_out_ap_vld,
        pixBuf_val_V_2_5_1_i_out,
        pixBuf_val_V_2_5_1_i_out_ap_vld,
        pixBuf_val_V_2_4_1_i_out,
        pixBuf_val_V_2_4_1_i_out_ap_vld,
        pixBuf_val_V_2_3_1_i_out,
        pixBuf_val_V_2_3_1_i_out_ap_vld,
        pixBuf_val_V_2_2_1_i_out,
        pixBuf_val_V_2_2_1_i_out_ap_vld,
        pixBuf_val_V_2_1_1_i_out,
        pixBuf_val_V_2_1_1_i_out_ap_vld,
        pixBuf_val_V_2_0_1_i_out,
        pixBuf_val_V_2_0_1_i_out_ap_vld,
        pixBuf_val_V_1_11_1_i_out,
        pixBuf_val_V_1_11_1_i_out_ap_vld,
        pixBuf_val_V_1_10_1_i_out,
        pixBuf_val_V_1_10_1_i_out_ap_vld,
        pixBuf_val_V_1_9_1_i_out,
        pixBuf_val_V_1_9_1_i_out_ap_vld,
        pixBuf_val_V_1_8_1_i_out,
        pixBuf_val_V_1_8_1_i_out_ap_vld,
        pixBuf_val_V_1_7_1_i_out,
        pixBuf_val_V_1_7_1_i_out_ap_vld,
        pixBuf_val_V_1_6_1_i_out,
        pixBuf_val_V_1_6_1_i_out_ap_vld,
        pixBuf_val_V_1_5_1_i_out,
        pixBuf_val_V_1_5_1_i_out_ap_vld,
        pixBuf_val_V_1_4_1_i_out,
        pixBuf_val_V_1_4_1_i_out_ap_vld,
        pixBuf_val_V_1_3_1_i_out,
        pixBuf_val_V_1_3_1_i_out_ap_vld,
        pixBuf_val_V_1_2_1_i_out,
        pixBuf_val_V_1_2_1_i_out_ap_vld,
        pixBuf_val_V_1_1_1_i_out,
        pixBuf_val_V_1_1_1_i_out_ap_vld,
        pixBuf_val_V_1_0_1_i_out,
        pixBuf_val_V_1_0_1_i_out_ap_vld,
        pixBuf_val_V_0_11_1_i_out,
        pixBuf_val_V_0_11_1_i_out_ap_vld,
        pixBuf_val_V_0_10_1_i_out,
        pixBuf_val_V_0_10_1_i_out_ap_vld,
        pixBuf_val_V_0_9_1_i_out,
        pixBuf_val_V_0_9_1_i_out_ap_vld,
        pixBuf_val_V_0_8_1_i_out,
        pixBuf_val_V_0_8_1_i_out_ap_vld,
        pixBuf_val_V_0_7_1_i_out,
        pixBuf_val_V_0_7_1_i_out_ap_vld,
        pixBuf_val_V_0_6_1_i_out,
        pixBuf_val_V_0_6_1_i_out_ap_vld,
        pixBuf_val_V_0_5_1_i_out,
        pixBuf_val_V_0_5_1_i_out_ap_vld,
        pixBuf_val_V_0_4_1_i_out,
        pixBuf_val_V_0_4_1_i_out_ap_vld,
        pixBuf_val_V_0_3_1_i_out,
        pixBuf_val_V_0_3_1_i_out_ap_vld,
        pixBuf_val_V_0_2_1_i_out,
        pixBuf_val_V_0_2_1_i_out_ap_vld,
        pixBuf_val_V_0_1_1_i_out,
        pixBuf_val_V_0_1_1_i_out_ap_vld,
        pixBuf_val_V_0_0_1_i_out,
        pixBuf_val_V_0_0_1_i_out_ap_vld,
        pixWindow_val_val_V_2_4_2_2_i_out,
        pixWindow_val_val_V_2_4_2_2_i_out_ap_vld,
        pixWindow_val_val_V_2_4_1_2_i_out,
        pixWindow_val_val_V_2_4_1_2_i_out_ap_vld,
        pixWindow_val_val_V_2_4_0_2_i_out,
        pixWindow_val_val_V_2_4_0_2_i_out_ap_vld,
        pixWindow_val_val_V_2_3_2_i_out,
        pixWindow_val_val_V_2_3_2_i_out_ap_vld,
        pixWindow_val_val_V_2_3_1_i_out,
        pixWindow_val_val_V_2_3_1_i_out_ap_vld,
        pixWindow_val_val_V_2_3_0_i_out,
        pixWindow_val_val_V_2_3_0_i_out_ap_vld,
        pixWindow_val_val_V_2_2_2_i_out,
        pixWindow_val_val_V_2_2_2_i_out_ap_vld,
        pixWindow_val_val_V_2_2_1_i_out,
        pixWindow_val_val_V_2_2_1_i_out_ap_vld,
        pixWindow_val_val_V_2_2_0_i_out,
        pixWindow_val_val_V_2_2_0_i_out_ap_vld,
        pixWindow_val_val_V_2_1_2_i_out,
        pixWindow_val_val_V_2_1_2_i_out_ap_vld,
        pixWindow_val_val_V_2_1_1_i_out,
        pixWindow_val_val_V_2_1_1_i_out_ap_vld,
        pixWindow_val_val_V_2_1_0_i_out,
        pixWindow_val_val_V_2_1_0_i_out_ap_vld,
        pixWindow_val_val_V_1_4_2_2_i_out,
        pixWindow_val_val_V_1_4_2_2_i_out_ap_vld,
        pixWindow_val_val_V_1_4_1_2_i_out,
        pixWindow_val_val_V_1_4_1_2_i_out_ap_vld,
        pixWindow_val_val_V_1_4_0_2_i_out,
        pixWindow_val_val_V_1_4_0_2_i_out_ap_vld,
        pixWindow_val_val_V_1_3_2_i_out,
        pixWindow_val_val_V_1_3_2_i_out_ap_vld,
        pixWindow_val_val_V_1_3_1_i_out,
        pixWindow_val_val_V_1_3_1_i_out_ap_vld,
        pixWindow_val_val_V_1_3_0_i_out,
        pixWindow_val_val_V_1_3_0_i_out_ap_vld,
        pixWindow_val_val_V_1_2_2_i_out,
        pixWindow_val_val_V_1_2_2_i_out_ap_vld,
        pixWindow_val_val_V_1_2_1_i_out,
        pixWindow_val_val_V_1_2_1_i_out_ap_vld,
        pixWindow_val_val_V_1_2_0_i_out,
        pixWindow_val_val_V_1_2_0_i_out_ap_vld,
        pixWindow_val_val_V_1_1_2_i_out,
        pixWindow_val_val_V_1_1_2_i_out_ap_vld,
        pixWindow_val_val_V_1_1_1_i_out,
        pixWindow_val_val_V_1_1_1_i_out_ap_vld,
        pixWindow_val_val_V_1_1_0_i_out,
        pixWindow_val_val_V_1_1_0_i_out_ap_vld,
        pixWindow_val_val_V_1_0_2_i_out,
        pixWindow_val_val_V_1_0_2_i_out_ap_vld,
        pixWindow_val_val_V_1_0_1_i_out,
        pixWindow_val_val_V_1_0_1_i_out_ap_vld,
        pixWindow_val_val_V_1_0_0_i_out,
        pixWindow_val_val_V_1_0_0_i_out_ap_vld,
        pixWindow_val_val_V_0_4_2_2_i_out,
        pixWindow_val_val_V_0_4_2_2_i_out_ap_vld,
        pixWindow_val_val_V_0_4_1_2_i_out,
        pixWindow_val_val_V_0_4_1_2_i_out_ap_vld,
        pixWindow_val_val_V_0_4_0_2_i_out,
        pixWindow_val_val_V_0_4_0_2_i_out_ap_vld,
        pixWindow_val_val_V_0_3_2_i_out,
        pixWindow_val_val_V_0_3_2_i_out_ap_vld,
        pixWindow_val_val_V_0_3_1_i_out,
        pixWindow_val_val_V_0_3_1_i_out_ap_vld,
        pixWindow_val_val_V_0_3_0_i_out,
        pixWindow_val_val_V_0_3_0_i_out_ap_vld,
        pixWindow_val_val_V_0_2_2_i_out,
        pixWindow_val_val_V_0_2_2_i_out_ap_vld,
        pixWindow_val_val_V_0_2_1_i_out,
        pixWindow_val_val_V_0_2_1_i_out_ap_vld,
        pixWindow_val_val_V_0_2_0_i_out,
        pixWindow_val_val_V_0_2_0_i_out_ap_vld,
        pixWindow_val_val_V_0_1_2_i_out,
        pixWindow_val_val_V_0_1_2_i_out_ap_vld,
        pixWindow_val_val_V_0_1_1_i_out,
        pixWindow_val_val_V_0_1_1_i_out_ap_vld,
        pixWindow_val_val_V_0_1_0_i_out,
        pixWindow_val_val_V_0_1_0_i_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [95:0] imgRB_dout;
input   imgRB_empty_n;
output   imgRB_read;
output  [95:0] imgRgb_din;
input   imgRgb_full_n;
output   imgRgb_write;
input  [7:0] pixBuf_val_V_2_11_03157_i;
input  [7:0] pixBuf_val_V_2_10_03156_i;
input  [7:0] pixBuf_val_V_2_9_03155_i;
input  [7:0] pixBuf_val_V_2_8_03154_i;
input  [7:0] pixBuf_val_V_2_7_03153_i;
input  [7:0] pixBuf_val_V_2_6_03152_i;
input  [7:0] pixBuf_val_V_2_5_03151_i;
input  [7:0] pixBuf_val_V_2_4_03150_i;
input  [7:0] pixBuf_val_V_2_3_03149_i;
input  [7:0] pixBuf_val_V_2_2_03148_i;
input  [7:0] pixBuf_val_V_2_1_03147_i;
input  [7:0] pixBuf_val_V_2_0_03146_i;
input  [7:0] pixBuf_val_V_1_11_03145_i;
input  [7:0] pixBuf_val_V_1_10_03144_i;
input  [7:0] pixBuf_val_V_1_9_03143_i;
input  [7:0] pixBuf_val_V_1_8_03142_i;
input  [7:0] pixBuf_val_V_1_7_03141_i;
input  [7:0] pixBuf_val_V_1_6_03140_i;
input  [7:0] pixBuf_val_V_1_5_03139_i;
input  [7:0] pixBuf_val_V_1_4_03138_i;
input  [7:0] pixBuf_val_V_1_3_03137_i;
input  [7:0] pixBuf_val_V_1_2_03136_i;
input  [7:0] pixBuf_val_V_1_1_03135_i;
input  [7:0] pixBuf_val_V_1_0_03134_i;
input  [7:0] pixBuf_val_V_0_11_0_i;
input  [7:0] pixBuf_val_V_0_10_0_i;
input  [7:0] pixBuf_val_V_0_9_0_i;
input  [7:0] pixBuf_val_V_0_8_0_i;
input  [7:0] pixBuf_val_V_0_7_0_i;
input  [7:0] pixBuf_val_V_0_6_0_i;
input  [7:0] pixBuf_val_V_0_5_0_i;
input  [7:0] pixBuf_val_V_0_4_0_i;
input  [7:0] pixBuf_val_V_0_3_0_i;
input  [7:0] pixBuf_val_V_0_2_0_i;
input  [7:0] pixBuf_val_V_0_1_0_i;
input  [7:0] pixBuf_val_V_0_0_0_i;
input  [7:0] pixWindow_val_val_V_2_8_2_0_i;
input  [7:0] pixWindow_val_val_V_2_8_1_0_i;
input  [7:0] pixWindow_val_val_V_2_8_0_0_i;
input  [7:0] pixWindow_val_val_V_2_7_2_0_i;
input  [7:0] pixWindow_val_val_V_2_7_1_0_i;
input  [7:0] pixWindow_val_val_V_2_7_0_0_i;
input  [7:0] pixWindow_val_val_V_2_6_2_0_i;
input  [7:0] pixWindow_val_val_V_2_6_1_0_i;
input  [7:0] pixWindow_val_val_V_2_6_0_0_i;
input  [7:0] pixWindow_val_val_V_2_5_2_0_i;
input  [7:0] pixWindow_val_val_V_2_5_1_0_i;
input  [7:0] pixWindow_val_val_V_2_5_0_0_i;
input  [7:0] pixWindow_val_val_V_1_8_2_0_i;
input  [7:0] pixWindow_val_val_V_1_8_1_0_i;
input  [7:0] pixWindow_val_val_V_1_8_0_0_i;
input  [7:0] pixWindow_val_val_V_1_7_2_0_i;
input  [7:0] pixWindow_val_val_V_1_7_1_0_i;
input  [7:0] pixWindow_val_val_V_1_7_0_0_i;
input  [7:0] pixWindow_val_val_V_1_6_2_0_i;
input  [7:0] pixWindow_val_val_V_1_6_1_0_i;
input  [7:0] pixWindow_val_val_V_1_6_0_0_i;
input  [7:0] pixWindow_val_val_V_1_5_2_0_i;
input  [7:0] pixWindow_val_val_V_1_5_1_0_i;
input  [7:0] pixWindow_val_val_V_1_5_0_0_i;
input  [7:0] pixWindow_val_val_V_1_4_2_0_i;
input  [7:0] pixWindow_val_val_V_1_4_1_0_i;
input  [7:0] pixWindow_val_val_V_1_4_0_0_i;
input  [7:0] pixWindow_val_val_V_0_8_2_0_i;
input  [7:0] pixWindow_val_val_V_0_8_1_0_i;
input  [7:0] pixWindow_val_val_V_0_8_0_0_i;
input  [7:0] pixWindow_val_val_V_0_7_2_0_i;
input  [7:0] pixWindow_val_val_V_0_7_1_0_i;
input  [7:0] pixWindow_val_val_V_0_7_0_0_i;
input  [7:0] pixWindow_val_val_V_0_6_2_0_i;
input  [7:0] pixWindow_val_val_V_0_6_1_0_i;
input  [7:0] pixWindow_val_val_V_0_6_0_0_i;
input  [7:0] pixWindow_val_val_V_0_5_2_0_i;
input  [7:0] pixWindow_val_val_V_0_5_1_0_i;
input  [7:0] pixWindow_val_val_V_0_5_0_0_i;
input  [9:0] add_ln830_1_i;
input  [0:0] icmp_ln966_i;
input  [0:0] xor_ln966_1_i;
input  [0:0] icmp_ln966_1_i;
input  [0:0] xor_ln966_2_i;
input  [12:0] out_y_i;
input  [11:0] width_cast;
output  [9:0] lineBuffer_val_V_0_i_address0;
output   lineBuffer_val_V_0_i_ce0;
output   lineBuffer_val_V_0_i_we0;
output  [95:0] lineBuffer_val_V_0_i_d0;
output  [9:0] lineBuffer_val_V_0_i_address1;
output   lineBuffer_val_V_0_i_ce1;
input  [95:0] lineBuffer_val_V_0_i_q1;
output  [9:0] lineBuffer_val_V_1_i_address0;
output   lineBuffer_val_V_1_i_ce0;
output   lineBuffer_val_V_1_i_we0;
output  [95:0] lineBuffer_val_V_1_i_d0;
output  [9:0] lineBuffer_val_V_1_i_address1;
output   lineBuffer_val_V_1_i_ce1;
input  [95:0] lineBuffer_val_V_1_i_q1;
input  [0:0] cmp37_i;
input  [0:0] cmp140_i;
output  [7:0] pixBuf_val_V_2_11_1_i_out;
output   pixBuf_val_V_2_11_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_10_1_i_out;
output   pixBuf_val_V_2_10_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_9_1_i_out;
output   pixBuf_val_V_2_9_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_8_1_i_out;
output   pixBuf_val_V_2_8_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_7_1_i_out;
output   pixBuf_val_V_2_7_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_6_1_i_out;
output   pixBuf_val_V_2_6_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_5_1_i_out;
output   pixBuf_val_V_2_5_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_4_1_i_out;
output   pixBuf_val_V_2_4_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_3_1_i_out;
output   pixBuf_val_V_2_3_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_2_1_i_out;
output   pixBuf_val_V_2_2_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_1_1_i_out;
output   pixBuf_val_V_2_1_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_0_1_i_out;
output   pixBuf_val_V_2_0_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_11_1_i_out;
output   pixBuf_val_V_1_11_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_10_1_i_out;
output   pixBuf_val_V_1_10_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_9_1_i_out;
output   pixBuf_val_V_1_9_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_8_1_i_out;
output   pixBuf_val_V_1_8_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_7_1_i_out;
output   pixBuf_val_V_1_7_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_6_1_i_out;
output   pixBuf_val_V_1_6_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_5_1_i_out;
output   pixBuf_val_V_1_5_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_4_1_i_out;
output   pixBuf_val_V_1_4_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_3_1_i_out;
output   pixBuf_val_V_1_3_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_2_1_i_out;
output   pixBuf_val_V_1_2_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_1_1_i_out;
output   pixBuf_val_V_1_1_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_0_1_i_out;
output   pixBuf_val_V_1_0_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_11_1_i_out;
output   pixBuf_val_V_0_11_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_10_1_i_out;
output   pixBuf_val_V_0_10_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_9_1_i_out;
output   pixBuf_val_V_0_9_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_8_1_i_out;
output   pixBuf_val_V_0_8_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_7_1_i_out;
output   pixBuf_val_V_0_7_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_6_1_i_out;
output   pixBuf_val_V_0_6_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_5_1_i_out;
output   pixBuf_val_V_0_5_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_4_1_i_out;
output   pixBuf_val_V_0_4_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_3_1_i_out;
output   pixBuf_val_V_0_3_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_2_1_i_out;
output   pixBuf_val_V_0_2_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_1_1_i_out;
output   pixBuf_val_V_0_1_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_0_1_i_out;
output   pixBuf_val_V_0_0_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_4_2_2_i_out;
output   pixWindow_val_val_V_2_4_2_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_4_1_2_i_out;
output   pixWindow_val_val_V_2_4_1_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_4_0_2_i_out;
output   pixWindow_val_val_V_2_4_0_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_3_2_i_out;
output   pixWindow_val_val_V_2_3_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_3_1_i_out;
output   pixWindow_val_val_V_2_3_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_3_0_i_out;
output   pixWindow_val_val_V_2_3_0_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_2_2_i_out;
output   pixWindow_val_val_V_2_2_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_2_1_i_out;
output   pixWindow_val_val_V_2_2_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_2_0_i_out;
output   pixWindow_val_val_V_2_2_0_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_1_2_i_out;
output   pixWindow_val_val_V_2_1_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_1_1_i_out;
output   pixWindow_val_val_V_2_1_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_1_0_i_out;
output   pixWindow_val_val_V_2_1_0_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_4_2_2_i_out;
output   pixWindow_val_val_V_1_4_2_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_4_1_2_i_out;
output   pixWindow_val_val_V_1_4_1_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_4_0_2_i_out;
output   pixWindow_val_val_V_1_4_0_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_3_2_i_out;
output   pixWindow_val_val_V_1_3_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_3_1_i_out;
output   pixWindow_val_val_V_1_3_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_3_0_i_out;
output   pixWindow_val_val_V_1_3_0_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_2_2_i_out;
output   pixWindow_val_val_V_1_2_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_2_1_i_out;
output   pixWindow_val_val_V_1_2_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_2_0_i_out;
output   pixWindow_val_val_V_1_2_0_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_1_2_i_out;
output   pixWindow_val_val_V_1_1_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_1_1_i_out;
output   pixWindow_val_val_V_1_1_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_1_0_i_out;
output   pixWindow_val_val_V_1_1_0_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_0_2_i_out;
output   pixWindow_val_val_V_1_0_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_0_1_i_out;
output   pixWindow_val_val_V_1_0_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_0_0_i_out;
output   pixWindow_val_val_V_1_0_0_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_4_2_2_i_out;
output   pixWindow_val_val_V_0_4_2_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_4_1_2_i_out;
output   pixWindow_val_val_V_0_4_1_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_4_0_2_i_out;
output   pixWindow_val_val_V_0_4_0_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_3_2_i_out;
output   pixWindow_val_val_V_0_3_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_3_1_i_out;
output   pixWindow_val_val_V_0_3_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_3_0_i_out;
output   pixWindow_val_val_V_0_3_0_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_2_2_i_out;
output   pixWindow_val_val_V_0_2_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_2_1_i_out;
output   pixWindow_val_val_V_0_2_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_2_0_i_out;
output   pixWindow_val_val_V_0_2_0_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_1_2_i_out;
output   pixWindow_val_val_V_0_1_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_1_1_i_out;
output   pixWindow_val_val_V_0_1_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_1_0_i_out;
output   pixWindow_val_val_V_0_1_0_i_out_ap_vld;

reg ap_idle;
reg imgRB_read;
reg imgRgb_write;
reg lineBuffer_val_V_0_i_ce0;
reg lineBuffer_val_V_0_i_we0;
reg lineBuffer_val_V_0_i_ce1;
reg lineBuffer_val_V_1_i_ce0;
reg lineBuffer_val_V_1_i_we0;
reg lineBuffer_val_V_1_i_ce1;
reg pixBuf_val_V_2_11_1_i_out_ap_vld;
reg pixBuf_val_V_2_10_1_i_out_ap_vld;
reg pixBuf_val_V_2_9_1_i_out_ap_vld;
reg pixBuf_val_V_2_8_1_i_out_ap_vld;
reg pixBuf_val_V_2_7_1_i_out_ap_vld;
reg pixBuf_val_V_2_6_1_i_out_ap_vld;
reg pixBuf_val_V_2_5_1_i_out_ap_vld;
reg pixBuf_val_V_2_4_1_i_out_ap_vld;
reg pixBuf_val_V_2_3_1_i_out_ap_vld;
reg pixBuf_val_V_2_2_1_i_out_ap_vld;
reg pixBuf_val_V_2_1_1_i_out_ap_vld;
reg pixBuf_val_V_2_0_1_i_out_ap_vld;
reg pixBuf_val_V_1_11_1_i_out_ap_vld;
reg pixBuf_val_V_1_10_1_i_out_ap_vld;
reg pixBuf_val_V_1_9_1_i_out_ap_vld;
reg pixBuf_val_V_1_8_1_i_out_ap_vld;
reg pixBuf_val_V_1_7_1_i_out_ap_vld;
reg pixBuf_val_V_1_6_1_i_out_ap_vld;
reg pixBuf_val_V_1_5_1_i_out_ap_vld;
reg pixBuf_val_V_1_4_1_i_out_ap_vld;
reg pixBuf_val_V_1_3_1_i_out_ap_vld;
reg pixBuf_val_V_1_2_1_i_out_ap_vld;
reg pixBuf_val_V_1_1_1_i_out_ap_vld;
reg pixBuf_val_V_1_0_1_i_out_ap_vld;
reg pixBuf_val_V_0_11_1_i_out_ap_vld;
reg pixBuf_val_V_0_10_1_i_out_ap_vld;
reg pixBuf_val_V_0_9_1_i_out_ap_vld;
reg pixBuf_val_V_0_8_1_i_out_ap_vld;
reg pixBuf_val_V_0_7_1_i_out_ap_vld;
reg pixBuf_val_V_0_6_1_i_out_ap_vld;
reg pixBuf_val_V_0_5_1_i_out_ap_vld;
reg pixBuf_val_V_0_4_1_i_out_ap_vld;
reg pixBuf_val_V_0_3_1_i_out_ap_vld;
reg pixBuf_val_V_0_2_1_i_out_ap_vld;
reg pixBuf_val_V_0_1_1_i_out_ap_vld;
reg pixBuf_val_V_0_0_1_i_out_ap_vld;
reg pixWindow_val_val_V_2_4_2_2_i_out_ap_vld;
reg pixWindow_val_val_V_2_4_1_2_i_out_ap_vld;
reg pixWindow_val_val_V_2_4_0_2_i_out_ap_vld;
reg pixWindow_val_val_V_2_3_2_i_out_ap_vld;
reg pixWindow_val_val_V_2_3_1_i_out_ap_vld;
reg pixWindow_val_val_V_2_3_0_i_out_ap_vld;
reg pixWindow_val_val_V_2_2_2_i_out_ap_vld;
reg pixWindow_val_val_V_2_2_1_i_out_ap_vld;
reg pixWindow_val_val_V_2_2_0_i_out_ap_vld;
reg pixWindow_val_val_V_2_1_2_i_out_ap_vld;
reg pixWindow_val_val_V_2_1_1_i_out_ap_vld;
reg pixWindow_val_val_V_2_1_0_i_out_ap_vld;
reg pixWindow_val_val_V_1_4_2_2_i_out_ap_vld;
reg pixWindow_val_val_V_1_4_1_2_i_out_ap_vld;
reg pixWindow_val_val_V_1_4_0_2_i_out_ap_vld;
reg pixWindow_val_val_V_1_3_2_i_out_ap_vld;
reg pixWindow_val_val_V_1_3_1_i_out_ap_vld;
reg pixWindow_val_val_V_1_3_0_i_out_ap_vld;
reg pixWindow_val_val_V_1_2_2_i_out_ap_vld;
reg pixWindow_val_val_V_1_2_1_i_out_ap_vld;
reg pixWindow_val_val_V_1_2_0_i_out_ap_vld;
reg pixWindow_val_val_V_1_1_2_i_out_ap_vld;
reg pixWindow_val_val_V_1_1_1_i_out_ap_vld;
reg pixWindow_val_val_V_1_1_0_i_out_ap_vld;
reg pixWindow_val_val_V_1_0_2_i_out_ap_vld;
reg pixWindow_val_val_V_1_0_1_i_out_ap_vld;
reg pixWindow_val_val_V_1_0_0_i_out_ap_vld;
reg pixWindow_val_val_V_0_4_2_2_i_out_ap_vld;
reg pixWindow_val_val_V_0_4_1_2_i_out_ap_vld;
reg pixWindow_val_val_V_0_4_0_2_i_out_ap_vld;
reg pixWindow_val_val_V_0_3_2_i_out_ap_vld;
reg pixWindow_val_val_V_0_3_1_i_out_ap_vld;
reg pixWindow_val_val_V_0_3_0_i_out_ap_vld;
reg pixWindow_val_val_V_0_2_2_i_out_ap_vld;
reg pixWindow_val_val_V_0_2_1_i_out_ap_vld;
reg pixWindow_val_val_V_0_2_0_i_out_ap_vld;
reg pixWindow_val_val_V_0_1_2_i_out_ap_vld;
reg pixWindow_val_val_V_0_1_1_i_out_ap_vld;
reg pixWindow_val_val_V_0_1_0_i_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln833_reg_8436;
reg   [0:0] icmp_ln843_reg_8445;
wire   [0:0] cmp37_i_read_reg_8404;
reg    ap_predicate_op338_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] tmp_94_reg_8503;
reg   [0:0] tmp_94_reg_8503_pp0_iter3_reg;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln833_fu_2839_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    imgRB_blk_n;
wire    ap_block_pp0_stage0;
reg    imgRgb_blk_n;
reg   [7:0] pixWindow_val_val_V_1_4_2_3_i_reg_2115;
reg   [7:0] pixWindow_val_val_V_1_4_2_3_i_reg_2115_pp0_iter3_reg;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] pixWindow_val_val_V_1_4_1_3_i_reg_2125;
reg   [7:0] pixWindow_val_val_V_1_4_1_3_i_reg_2125_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_4_0_3_i_reg_2135;
reg   [7:0] pixWindow_val_val_V_1_4_0_3_i_reg_2135_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_3_2_1_i_reg_2145;
reg   [7:0] pixWindow_val_val_V_1_3_2_1_i_reg_2145_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_3_1_1_i_reg_2155;
reg   [7:0] pixWindow_val_val_V_1_3_1_1_i_reg_2155_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_3_0_1_i_reg_2165;
reg   [7:0] pixWindow_val_val_V_1_3_0_1_i_reg_2165_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_2_2_1_i_reg_2175;
reg   [7:0] pixWindow_val_val_V_1_2_2_1_i_reg_2175_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_2_1_1_i_reg_2185;
reg   [7:0] pixWindow_val_val_V_1_2_1_1_i_reg_2185_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_2_0_1_i_reg_2195;
reg   [7:0] pixWindow_val_val_V_1_2_0_1_i_reg_2195_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_1_2_1_i_reg_2205;
reg   [7:0] pixWindow_val_val_V_1_1_2_1_i_reg_2205_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_1_1_1_i_reg_2215;
reg   [7:0] pixWindow_val_val_V_1_1_1_1_i_reg_2215_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_1_0_1_i_reg_2225;
reg   [7:0] pixWindow_val_val_V_1_1_0_1_i_reg_2225_pp0_iter3_reg;
reg   [0:0] icmp_ln833_reg_8436_pp0_iter1_reg;
reg   [0:0] icmp_ln833_reg_8436_pp0_iter2_reg;
wire   [63:0] zext_ln811_fu_2854_p1;
reg   [63:0] zext_ln811_reg_8440;
reg   [63:0] zext_ln811_reg_8440_pp0_iter1_reg;
wire   [0:0] icmp_ln843_fu_2870_p2;
reg   [0:0] icmp_ln843_reg_8445_pp0_iter1_reg;
reg   [9:0] lineBuffer_val_V_0_i_addr_reg_8449;
wire   [0:0] cmp110_i_fu_2879_p2;
reg   [0:0] cmp110_i_reg_8460;
reg   [0:0] cmp110_i_reg_8460_pp0_iter1_reg;
reg   [0:0] tmp_94_reg_8503_pp0_iter1_reg;
reg   [0:0] tmp_94_reg_8503_pp0_iter2_reg;
reg   [7:0] pixWindow_val_val_V_0_1_0_4_reg_8507;
reg   [7:0] pixWindow_val_val_V_0_1_1_4_reg_8512;
reg   [7:0] pixWindow_val_val_V_0_1_2_4_reg_8517;
reg   [7:0] pixWindow_val_val_V_0_2_0_4_reg_8522;
reg   [7:0] pixWindow_val_val_V_0_2_1_4_reg_8527;
reg   [7:0] pixWindow_val_val_V_0_2_2_4_reg_8532;
reg   [7:0] pixWindow_val_val_V_0_3_0_4_reg_8537;
reg   [7:0] pixWindow_val_val_V_0_3_1_4_reg_8542;
reg   [7:0] pixWindow_val_val_V_0_3_2_4_reg_8547;
reg   [7:0] pixWindow_val_val_V_0_4_0_4_reg_8552;
reg   [7:0] pixWindow_val_val_V_0_4_1_4_reg_8557;
reg   [7:0] pixWindow_val_val_V_0_4_2_4_reg_8562;
reg   [7:0] pixWindow_val_val_V_1_0_0_2_reg_8567;
reg   [7:0] pixWindow_val_val_V_1_0_1_2_reg_8572;
reg   [7:0] pixWindow_val_val_V_1_0_2_2_reg_8577;
reg   [7:0] pixWindow_val_val_V_1_1_0_5_reg_8582;
reg   [7:0] pixWindow_val_val_V_1_1_1_5_reg_8587;
reg   [7:0] pixWindow_val_val_V_1_1_2_5_reg_8592;
reg   [7:0] pixWindow_val_val_V_1_2_0_4_reg_8597;
reg   [7:0] pixWindow_val_val_V_1_2_1_4_reg_8602;
reg   [7:0] pixWindow_val_val_V_1_2_2_4_reg_8607;
reg   [7:0] pixWindow_val_val_V_1_3_0_4_reg_8612;
reg   [7:0] pixWindow_val_val_V_1_3_1_4_reg_8617;
reg   [7:0] pixWindow_val_val_V_1_3_2_4_reg_8622;
reg   [7:0] pixWindow_val_val_V_1_4_0_4_reg_8627;
reg   [7:0] pixWindow_val_val_V_1_4_1_4_reg_8632;
reg   [7:0] pixWindow_val_val_V_1_4_2_4_reg_8637;
reg   [7:0] pixWindow_val_val_V_2_1_0_4_reg_8642;
reg   [7:0] pixWindow_val_val_V_2_1_1_4_reg_8647;
reg   [7:0] pixWindow_val_val_V_2_1_2_4_reg_8652;
reg   [7:0] pixWindow_val_val_V_2_2_0_4_reg_8657;
reg   [7:0] pixWindow_val_val_V_2_2_1_4_reg_8662;
reg   [7:0] pixWindow_val_val_V_2_2_2_4_reg_8667;
reg   [7:0] pixWindow_val_val_V_2_3_0_4_reg_8672;
reg   [7:0] pixWindow_val_val_V_2_3_1_4_reg_8677;
reg   [7:0] pixWindow_val_val_V_2_3_2_4_reg_8682;
reg   [7:0] pixWindow_val_val_V_2_4_0_4_reg_8687;
reg   [7:0] pixWindow_val_val_V_2_4_1_4_reg_8692;
reg   [7:0] pixWindow_val_val_V_2_4_2_4_reg_8697;
wire   [8:0] sub_ln1526_35_fu_4411_p2;
reg   [8:0] sub_ln1526_35_reg_8702;
wire   [7:0] trunc_ln180_19_fu_4417_p1;
reg   [7:0] trunc_ln180_19_reg_8707;
wire   [8:0] sub_ln1526_36_fu_4429_p2;
reg   [8:0] sub_ln1526_36_reg_8713;
wire   [7:0] trunc_ln180_20_fu_4435_p1;
reg   [7:0] trunc_ln180_20_reg_8718;
wire   [8:0] add_ln1525_fu_4447_p2;
reg   [8:0] add_ln1525_reg_8724;
wire   [8:0] add_ln1525_28_fu_4461_p2;
reg   [8:0] add_ln1525_28_reg_8729;
wire   [8:0] sub_ln1526_37_fu_4467_p2;
reg   [8:0] sub_ln1526_37_reg_8734;
wire   [8:0] sub_ln1526_38_fu_4473_p2;
reg   [8:0] sub_ln1526_38_reg_8739;
wire   [8:0] sub_ln1526_39_fu_4479_p2;
reg   [8:0] sub_ln1526_39_reg_8744;
wire   [8:0] sub_ln1526_40_fu_4485_p2;
reg   [8:0] sub_ln1526_40_reg_8749;
wire   [8:0] sub_ln1526_41_fu_4491_p2;
reg   [8:0] sub_ln1526_41_reg_8754;
wire   [8:0] sub_ln1526_42_fu_4497_p2;
reg   [8:0] sub_ln1526_42_reg_8759;
wire   [8:0] sub_ln1526_43_fu_4503_p2;
reg   [8:0] sub_ln1526_43_reg_8764;
wire   [8:0] sub_ln1526_44_fu_4509_p2;
reg   [8:0] sub_ln1526_44_reg_8769;
wire   [8:0] sub_ln1526_49_fu_4683_p2;
reg   [8:0] sub_ln1526_49_reg_8774;
wire   [7:0] trunc_ln180_25_fu_4689_p1;
reg   [7:0] trunc_ln180_25_reg_8779;
wire   [8:0] sub_ln1526_50_fu_4701_p2;
reg   [8:0] sub_ln1526_50_reg_8785;
wire   [7:0] trunc_ln180_26_fu_4707_p1;
reg   [7:0] trunc_ln180_26_reg_8790;
wire   [8:0] add_ln1525_34_fu_4719_p2;
reg   [8:0] add_ln1525_34_reg_8796;
wire   [8:0] add_ln1525_36_fu_4733_p2;
reg   [8:0] add_ln1525_36_reg_8801;
wire   [8:0] sub_ln1526_51_fu_4739_p2;
reg   [8:0] sub_ln1526_51_reg_8806;
wire   [8:0] sub_ln1526_52_fu_4745_p2;
reg   [8:0] sub_ln1526_52_reg_8811;
wire   [8:0] sub_ln1526_53_fu_4751_p2;
reg   [8:0] sub_ln1526_53_reg_8816;
wire   [8:0] sub_ln1526_54_fu_4757_p2;
reg   [8:0] sub_ln1526_54_reg_8821;
wire   [8:0] sub_ln1526_55_fu_4763_p2;
reg   [8:0] sub_ln1526_55_reg_8826;
wire   [8:0] sub_ln1526_56_fu_4769_p2;
reg   [8:0] sub_ln1526_56_reg_8831;
wire   [8:0] sub_ln1526_57_fu_4775_p2;
reg   [8:0] sub_ln1526_57_reg_8836;
wire   [8:0] sub_ln1526_58_fu_4781_p2;
reg   [8:0] sub_ln1526_58_reg_8841;
wire   [8:0] sub_ln1526_63_fu_4943_p2;
reg   [8:0] sub_ln1526_63_reg_8846;
wire   [7:0] trunc_ln180_31_fu_4949_p1;
reg   [7:0] trunc_ln180_31_reg_8851;
wire   [8:0] sub_ln1526_64_fu_4961_p2;
reg   [8:0] sub_ln1526_64_reg_8857;
wire   [7:0] trunc_ln180_32_fu_4967_p1;
reg   [7:0] trunc_ln180_32_reg_8862;
wire   [8:0] add_ln1525_42_fu_4979_p2;
reg   [8:0] add_ln1525_42_reg_8868;
wire   [8:0] add_ln1525_44_fu_4993_p2;
reg   [8:0] add_ln1525_44_reg_8873;
wire   [8:0] sub_ln1526_65_fu_4999_p2;
reg   [8:0] sub_ln1526_65_reg_8878;
wire   [8:0] sub_ln1526_66_fu_5005_p2;
reg   [8:0] sub_ln1526_66_reg_8883;
wire   [8:0] sub_ln1526_67_fu_5011_p2;
reg   [8:0] sub_ln1526_67_reg_8888;
wire   [8:0] sub_ln1526_68_fu_5017_p2;
reg   [8:0] sub_ln1526_68_reg_8893;
wire   [8:0] sub_ln1526_69_fu_5023_p2;
reg   [8:0] sub_ln1526_69_reg_8898;
wire   [8:0] sub_ln1526_70_fu_5029_p2;
reg   [8:0] sub_ln1526_70_reg_8903;
wire   [8:0] sub_ln1526_75_fu_5191_p2;
reg   [8:0] sub_ln1526_75_reg_8908;
wire   [7:0] trunc_ln180_37_fu_5197_p1;
reg   [7:0] trunc_ln180_37_reg_8913;
wire   [8:0] sub_ln1526_76_fu_5209_p2;
reg   [8:0] sub_ln1526_76_reg_8919;
wire   [7:0] trunc_ln180_38_fu_5215_p1;
reg   [7:0] trunc_ln180_38_reg_8924;
wire   [8:0] add_ln1525_50_fu_5227_p2;
reg   [8:0] add_ln1525_50_reg_8930;
wire   [8:0] add_ln1525_52_fu_5241_p2;
reg   [8:0] add_ln1525_52_reg_8935;
wire   [8:0] sub_ln1526_77_fu_5247_p2;
reg   [8:0] sub_ln1526_77_reg_8940;
wire   [8:0] sub_ln1526_78_fu_5253_p2;
reg   [8:0] sub_ln1526_78_reg_8945;
wire   [8:0] sub_ln1526_79_fu_5259_p2;
reg   [8:0] sub_ln1526_79_reg_8950;
wire   [8:0] sub_ln1526_80_fu_5265_p2;
reg   [8:0] sub_ln1526_80_reg_8955;
wire   [8:0] sub_ln1526_81_fu_5271_p2;
reg   [8:0] sub_ln1526_81_reg_8960;
wire   [8:0] sub_ln1526_82_fu_5277_p2;
reg   [8:0] sub_ln1526_82_reg_8965;
wire   [11:0] sub_ln1057_fu_5868_p2;
reg   [11:0] sub_ln1057_reg_8970;
wire   [11:0] sub_ln1057_1_fu_5886_p2;
reg   [11:0] sub_ln1057_1_reg_8975;
reg   [0:0] tmp_48_reg_8980;
reg   [3:0] tmp_49_reg_8986;
reg   [0:0] tmp_50_reg_8991;
reg   [3:0] tmp_51_reg_8996;
wire   [11:0] sub_ln1057_2_fu_6318_p2;
reg   [11:0] sub_ln1057_2_reg_9001;
wire   [11:0] sub_ln1057_3_fu_6336_p2;
reg   [11:0] sub_ln1057_3_reg_9006;
reg   [0:0] tmp_62_reg_9011;
reg   [3:0] tmp_63_reg_9017;
reg   [0:0] tmp_64_reg_9022;
reg   [3:0] tmp_65_reg_9027;
wire   [11:0] sub_ln1057_4_fu_6762_p2;
reg   [11:0] sub_ln1057_4_reg_9032;
wire   [11:0] sub_ln1057_5_fu_6780_p2;
reg   [11:0] sub_ln1057_5_reg_9037;
reg   [0:0] tmp_76_reg_9042;
reg   [3:0] tmp_77_reg_9048;
reg   [0:0] tmp_78_reg_9053;
reg   [3:0] tmp_79_reg_9058;
wire   [11:0] sub_ln1057_6_fu_7206_p2;
reg   [11:0] sub_ln1057_6_reg_9063;
wire   [11:0] sub_ln1057_7_fu_7224_p2;
reg   [11:0] sub_ln1057_7_reg_9068;
reg   [0:0] tmp_90_reg_9073;
reg   [3:0] tmp_91_reg_9079;
reg   [0:0] tmp_92_reg_9084;
reg   [3:0] tmp_93_reg_9089;
reg    ap_condition_exit_pp0_iter2_stage0;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_7_2_2_i_phi_fu_1848_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_2_2_i_reg_1845;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_7_1_2_i_phi_fu_1857_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_1_2_i_reg_1854;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_7_0_2_i_phi_fu_1866_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_0_2_i_reg_1863;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_6_2_2_i_phi_fu_1875_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_2_2_i_reg_1872;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_6_1_2_i_phi_fu_1884_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_1_2_i_reg_1881;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_6_0_2_i_phi_fu_1893_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_0_2_i_reg_1890;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_5_2_2_i_phi_fu_1902_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_5_2_2_i_reg_1899;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_5_1_2_i_phi_fu_1911_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_5_1_2_i_reg_1908;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_5_0_2_i_phi_fu_1920_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_5_0_2_i_reg_1917;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_4_2_1_i_phi_fu_1929_p4;
wire   [7:0] select_ln909_27_fu_4034_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_4_2_1_i_reg_1926;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_4_1_1_i_phi_fu_1938_p4;
wire   [7:0] select_ln909_28_fu_4042_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_4_1_1_i_reg_1935;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_4_0_1_i_phi_fu_1947_p4;
wire   [7:0] select_ln909_29_fu_4050_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_4_0_1_i_reg_1944;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_3_2_1_i_phi_fu_1956_p4;
wire   [7:0] select_ln909_30_fu_4058_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_3_2_1_i_reg_1953;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_3_1_1_i_phi_fu_1965_p4;
wire   [7:0] select_ln909_31_fu_4066_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_3_1_1_i_reg_1962;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_3_0_1_i_phi_fu_1974_p4;
wire   [7:0] select_ln909_32_fu_4074_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_3_0_1_i_reg_1971;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_2_2_1_i_phi_fu_1983_p4;
wire   [7:0] select_ln909_33_fu_4082_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_2_2_1_i_reg_1980;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_2_1_1_i_phi_fu_1992_p4;
wire   [7:0] select_ln909_34_fu_4090_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_2_1_1_i_reg_1989;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_2_0_1_i_phi_fu_2001_p4;
wire   [7:0] select_ln909_35_fu_4098_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_2_0_1_i_reg_1998;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_1_2_1_i_phi_fu_2010_p4;
wire   [7:0] select_ln909_36_fu_4106_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_2_1_i_reg_2007;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_1_1_1_i_phi_fu_2019_p4;
wire   [7:0] select_ln909_37_fu_4114_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_1_1_i_reg_2016;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_1_0_1_i_phi_fu_2028_p4;
wire   [7:0] select_ln909_38_fu_4122_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_0_1_i_reg_2025;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_7_2_2_i_phi_fu_2037_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_2_2_i_reg_2034;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_7_1_2_i_phi_fu_2046_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_1_2_i_reg_2043;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_7_0_2_i_phi_fu_2055_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_0_2_i_reg_2052;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_6_2_2_i_phi_fu_2064_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_2_2_i_reg_2061;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_6_1_2_i_phi_fu_2073_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_1_2_i_reg_2070;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_6_0_2_i_phi_fu_2082_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_0_2_i_reg_2079;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_5_2_2_i_phi_fu_2091_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_2_2_i_reg_2088;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_5_1_2_i_phi_fu_2100_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_1_2_i_reg_2097;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_5_0_2_i_phi_fu_2109_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_0_2_i_reg_2106;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_4_2_3_i_phi_fu_2118_p4;
wire   [7:0] select_ln909_12_fu_3914_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_4_2_3_i_reg_2115;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_4_1_3_i_phi_fu_2128_p4;
wire   [7:0] select_ln909_13_fu_3922_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_4_1_3_i_reg_2125;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_4_0_3_i_phi_fu_2138_p4;
wire   [7:0] select_ln909_14_fu_3930_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_4_0_3_i_reg_2135;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_3_2_1_i_phi_fu_2148_p4;
wire   [7:0] select_ln909_15_fu_3938_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_3_2_1_i_reg_2145;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_3_1_1_i_phi_fu_2158_p4;
wire   [7:0] select_ln909_16_fu_3946_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_3_1_1_i_reg_2155;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_3_0_1_i_phi_fu_2168_p4;
wire   [7:0] select_ln909_17_fu_3954_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_3_0_1_i_reg_2165;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_2_2_1_i_phi_fu_2178_p4;
wire   [7:0] select_ln909_18_fu_3962_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_2_2_1_i_reg_2175;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_2_1_1_i_phi_fu_2188_p4;
wire   [7:0] select_ln909_19_fu_3970_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_2_1_1_i_reg_2185;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_2_0_1_i_phi_fu_2198_p4;
wire   [7:0] select_ln909_20_fu_3978_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_2_0_1_i_reg_2195;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_1_2_1_i_phi_fu_2208_p4;
wire   [7:0] select_ln909_21_fu_3986_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_1_2_1_i_reg_2205;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_1_1_1_i_phi_fu_2218_p4;
wire   [7:0] select_ln909_22_fu_3994_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_1_1_1_i_reg_2215;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_1_0_1_i_phi_fu_2228_p4;
wire   [7:0] select_ln909_23_fu_4002_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_1_0_1_i_reg_2225;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_0_2_1_i_phi_fu_2238_p4;
wire   [7:0] select_ln909_24_fu_4010_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_0_2_1_i_reg_2235;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_0_1_1_i_phi_fu_2247_p4;
wire   [7:0] select_ln909_25_fu_4018_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_0_1_1_i_reg_2244;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_0_0_1_i_phi_fu_2256_p4;
wire   [7:0] select_ln909_26_fu_4026_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_0_0_1_i_reg_2253;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_7_2_2_i_phi_fu_2265_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_2_2_i_reg_2262;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_7_1_2_i_phi_fu_2274_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_1_2_i_reg_2271;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_7_0_2_i_phi_fu_2283_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_0_2_i_reg_2280;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_6_2_2_i_phi_fu_2292_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_2_2_i_reg_2289;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_6_1_2_i_phi_fu_2301_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_1_2_i_reg_2298;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_6_0_2_i_phi_fu_2310_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_0_2_i_reg_2307;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_5_2_2_i_phi_fu_2319_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_5_2_2_i_reg_2316;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_5_1_2_i_phi_fu_2328_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_5_1_2_i_reg_2325;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_5_0_2_i_phi_fu_2337_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_5_0_2_i_reg_2334;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_4_2_1_i_phi_fu_2346_p4;
wire   [7:0] select_ln909_fu_3818_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_4_2_1_i_reg_2343;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_4_1_1_i_phi_fu_2355_p4;
wire   [7:0] select_ln909_1_fu_3826_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_4_1_1_i_reg_2352;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_4_0_1_i_phi_fu_2364_p4;
wire   [7:0] select_ln909_2_fu_3834_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_4_0_1_i_reg_2361;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_3_2_1_i_phi_fu_2373_p4;
wire   [7:0] select_ln909_3_fu_3842_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_3_2_1_i_reg_2370;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_3_1_1_i_phi_fu_2382_p4;
wire   [7:0] select_ln909_4_fu_3850_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_3_1_1_i_reg_2379;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_3_0_1_i_phi_fu_2391_p4;
wire   [7:0] select_ln909_5_fu_3858_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_3_0_1_i_reg_2388;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_2_2_1_i_phi_fu_2400_p4;
wire   [7:0] select_ln909_6_fu_3866_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_2_2_1_i_reg_2397;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_2_1_1_i_phi_fu_2409_p4;
wire   [7:0] select_ln909_7_fu_3874_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_2_1_1_i_reg_2406;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_2_0_1_i_phi_fu_2418_p4;
wire   [7:0] select_ln909_8_fu_3882_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_2_0_1_i_reg_2415;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_1_2_1_i_phi_fu_2427_p4;
wire   [7:0] select_ln909_9_fu_3890_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_2_1_i_reg_2424;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_1_1_1_i_phi_fu_2436_p4;
wire   [7:0] select_ln909_10_fu_3898_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_1_1_i_reg_2433;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_1_0_1_i_phi_fu_2445_p4;
wire   [7:0] select_ln909_11_fu_3906_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_0_1_i_reg_2442;
reg   [11:0] x_fu_452;
wire    ap_loop_init;
reg   [11:0] ap_sig_allocacmp_x_load;
reg   [11:0] ap_sig_allocacmp_x_load_3;
reg   [11:0] ap_sig_allocacmp_x_load_4;
wire   [11:0] x_5_fu_2902_p2;
reg   [9:0] z_fu_456;
reg   [9:0] ap_sig_allocacmp_z_2;
wire   [9:0] add_ln838_fu_2845_p2;
reg   [7:0] pixWindow_val_val_V_0_1_0_fu_460;
reg   [7:0] pixWindow_val_val_V_0_1_1_fu_464;
reg   [7:0] pixWindow_val_val_V_0_1_2_fu_468;
reg   [7:0] pixWindow_val_val_V_0_2_0_fu_472;
reg   [7:0] pixWindow_val_val_V_0_2_1_fu_476;
reg   [7:0] pixWindow_val_val_V_0_2_2_fu_480;
reg   [7:0] pixWindow_val_val_V_0_3_0_fu_484;
reg   [7:0] pixWindow_val_val_V_0_3_1_fu_488;
reg   [7:0] pixWindow_val_val_V_0_3_2_fu_492;
reg   [7:0] pixWindow_val_val_V_0_4_0_fu_496;
reg   [7:0] pixWindow_val_val_V_0_4_1_fu_500;
reg   [7:0] pixWindow_val_val_V_0_4_2_fu_504;
reg   [7:0] pixWindow_val_val_V_1_0_0_fu_508;
reg   [7:0] pixWindow_val_val_V_1_0_1_fu_512;
reg   [7:0] pixWindow_val_val_V_1_0_2_fu_516;
reg   [7:0] pixWindow_val_val_V_1_1_0_fu_520;
reg   [7:0] pixWindow_val_val_V_1_1_1_fu_524;
reg   [7:0] pixWindow_val_val_V_1_1_2_fu_528;
reg   [7:0] pixWindow_val_val_V_1_2_0_fu_532;
reg   [7:0] pixWindow_val_val_V_1_2_1_fu_536;
reg   [7:0] pixWindow_val_val_V_1_2_2_fu_540;
reg   [7:0] pixWindow_val_val_V_1_3_0_fu_544;
reg   [7:0] pixWindow_val_val_V_1_3_1_fu_548;
reg   [7:0] pixWindow_val_val_V_1_3_2_fu_552;
reg   [7:0] pixWindow_val_val_V_1_4_0_fu_556;
reg   [7:0] pixWindow_val_val_V_1_4_1_fu_560;
reg   [7:0] pixWindow_val_val_V_1_4_2_fu_564;
reg   [7:0] pixWindow_val_val_V_2_1_0_fu_568;
reg   [7:0] pixWindow_val_val_V_2_1_1_fu_572;
reg   [7:0] pixWindow_val_val_V_2_1_2_fu_576;
reg   [7:0] pixWindow_val_val_V_2_2_0_fu_580;
reg   [7:0] pixWindow_val_val_V_2_2_1_fu_584;
reg   [7:0] pixWindow_val_val_V_2_2_2_fu_588;
reg   [7:0] pixWindow_val_val_V_2_3_0_fu_592;
reg   [7:0] pixWindow_val_val_V_2_3_1_fu_596;
reg   [7:0] pixWindow_val_val_V_2_3_2_fu_600;
reg   [7:0] pixWindow_val_val_V_2_4_0_fu_604;
reg   [7:0] pixWindow_val_val_V_2_4_1_fu_608;
reg   [7:0] pixWindow_val_val_V_2_4_2_fu_612;
reg   [7:0] pixWindow_val_val_V_2_5_0_fu_616;
wire   [7:0] pixBuf_val_V_0_0_2_fu_2918_p1;
wire   [7:0] pixBuf_val_V_0_0_fu_3326_p1;
reg   [7:0] pixWindow_val_val_V_2_5_1_fu_620;
reg   [7:0] pixWindow_val_val_V_2_5_2_fu_624;
reg   [7:0] pixWindow_val_val_V_2_6_0_fu_628;
reg   [7:0] pixWindow_val_val_V_2_6_1_fu_632;
reg   [7:0] pixWindow_val_val_V_2_6_2_fu_636;
reg   [7:0] pixWindow_val_val_V_2_7_0_fu_640;
reg   [7:0] pixWindow_val_val_V_2_7_1_fu_644;
reg   [7:0] pixWindow_val_val_V_2_7_2_fu_648;
reg   [7:0] pixWindow_val_val_V_2_8_0_fu_652;
reg   [7:0] pixWindow_val_val_V_2_8_1_fu_656;
reg   [7:0] pixWindow_val_val_V_2_8_2_fu_660;
reg   [7:0] pixWindow_val_val_V_1_5_0_fu_664;
reg   [7:0] pixWindow_val_val_V_1_5_1_fu_668;
reg   [7:0] pixWindow_val_val_V_1_5_2_fu_672;
reg   [7:0] pixWindow_val_val_V_1_6_0_fu_676;
reg   [7:0] pixWindow_val_val_V_1_6_1_fu_680;
reg   [7:0] pixWindow_val_val_V_1_6_2_fu_684;
reg   [7:0] pixWindow_val_val_V_1_7_0_fu_688;
reg   [7:0] pixWindow_val_val_V_1_7_1_fu_692;
reg   [7:0] pixWindow_val_val_V_1_7_2_fu_696;
reg   [7:0] pixWindow_val_val_V_1_8_0_fu_700;
reg   [7:0] pixWindow_val_val_V_1_8_1_fu_704;
reg   [7:0] pixWindow_val_val_V_1_8_2_fu_708;
reg   [7:0] pixWindow_val_val_V_0_5_0_fu_712;
wire   [7:0] pixBuf_val_V_2_0_fu_3032_p1;
reg   [7:0] pixWindow_val_val_V_0_5_1_fu_716;
reg   [7:0] pixWindow_val_val_V_0_5_2_fu_720;
reg   [7:0] pixWindow_val_val_V_0_6_0_fu_724;
reg   [7:0] pixWindow_val_val_V_0_6_1_fu_728;
reg   [7:0] pixWindow_val_val_V_0_6_2_fu_732;
reg   [7:0] pixWindow_val_val_V_0_7_0_fu_736;
reg   [7:0] pixWindow_val_val_V_0_7_1_fu_740;
reg   [7:0] pixWindow_val_val_V_0_7_2_fu_744;
reg   [7:0] pixWindow_val_val_V_0_8_0_fu_748;
reg   [7:0] pixWindow_val_val_V_0_8_1_fu_752;
reg   [7:0] pixWindow_val_val_V_0_8_2_fu_756;
reg    ap_block_pp0_stage0_01001;
wire   [12:0] zext_ln833_fu_2860_p1;
wire   [12:0] out_x_fu_2864_p2;
wire   [12:0] or_ln1004_fu_2885_p2;
wire   [7:0] select_ln927_11_fu_4207_p3;
wire   [7:0] PixBufVal_val_V_10_fu_4200_p3;
wire   [7:0] PixBufVal_val_V_9_fu_4193_p3;
wire   [7:0] PixBufVal_val_V_8_fu_4186_p3;
wire   [7:0] PixBufVal_val_V_7_fu_4179_p3;
wire   [7:0] PixBufVal_val_V_6_fu_4172_p3;
wire   [7:0] PixBufVal_val_V_5_fu_4165_p3;
wire   [7:0] PixBufVal_val_V_4_fu_4158_p3;
wire   [7:0] PixBufVal_val_V_3_fu_4151_p3;
wire   [7:0] PixBufVal_val_V_2_fu_4144_p3;
wire   [7:0] PixBufVal_val_V_1_fu_4137_p3;
wire   [7:0] PixBufVal_val_V_0_fu_4130_p3;
wire   [8:0] zext_ln1526_fu_4243_p1;
wire   [8:0] zext_ln1526_40_fu_4247_p1;
wire   [8:0] sub_ln1526_fu_4251_p2;
wire   [7:0] trunc_ln180_fu_4257_p1;
wire   [0:0] tmp_fu_4267_p3;
wire   [7:0] sub_ln180_fu_4261_p2;
wire   [8:0] zext_ln1526_41_fu_4283_p1;
wire   [8:0] zext_ln1526_42_fu_4287_p1;
wire   [8:0] sub_ln1526_32_fu_4291_p2;
wire   [7:0] trunc_ln180_16_fu_4297_p1;
wire   [0:0] tmp_39_fu_4307_p3;
wire   [7:0] sub_ln180_16_fu_4301_p2;
wire   [8:0] zext_ln1526_43_fu_4323_p1;
wire   [8:0] zext_ln1526_44_fu_4327_p1;
wire   [8:0] sub_ln1526_33_fu_4331_p2;
wire   [7:0] trunc_ln180_17_fu_4337_p1;
wire   [0:0] tmp_40_fu_4347_p3;
wire   [7:0] sub_ln180_17_fu_4341_p2;
wire   [8:0] zext_ln1526_45_fu_4363_p1;
wire   [8:0] zext_ln1526_46_fu_4367_p1;
wire   [8:0] sub_ln1526_34_fu_4371_p2;
wire   [7:0] trunc_ln180_18_fu_4377_p1;
wire   [0:0] tmp_41_fu_4387_p3;
wire   [7:0] sub_ln180_18_fu_4381_p2;
wire   [8:0] zext_ln1526_47_fu_4403_p1;
wire   [8:0] zext_ln1526_48_fu_4407_p1;
wire   [8:0] zext_ln1526_49_fu_4421_p1;
wire   [8:0] zext_ln1526_50_fu_4425_p1;
wire   [7:0] select_ln180_fu_4275_p3;
wire   [7:0] select_ln180_17_fu_4355_p3;
wire   [8:0] zext_ln225_1_fu_4443_p1;
wire   [8:0] zext_ln225_fu_4439_p1;
wire   [7:0] select_ln180_16_fu_4315_p3;
wire   [7:0] select_ln180_18_fu_4395_p3;
wire   [8:0] zext_ln225_5_fu_4457_p1;
wire   [8:0] zext_ln225_4_fu_4453_p1;
wire   [8:0] zext_ln1526_52_fu_4515_p1;
wire   [8:0] zext_ln1526_53_fu_4519_p1;
wire   [8:0] sub_ln1526_45_fu_4523_p2;
wire   [7:0] trunc_ln180_21_fu_4529_p1;
wire   [0:0] tmp_52_fu_4539_p3;
wire   [7:0] sub_ln180_21_fu_4533_p2;
wire   [8:0] zext_ln1526_54_fu_4555_p1;
wire   [8:0] zext_ln1526_55_fu_4559_p1;
wire   [8:0] sub_ln1526_46_fu_4563_p2;
wire   [7:0] trunc_ln180_22_fu_4569_p1;
wire   [0:0] tmp_53_fu_4579_p3;
wire   [7:0] sub_ln180_22_fu_4573_p2;
wire   [8:0] zext_ln1526_56_fu_4595_p1;
wire   [8:0] zext_ln1526_57_fu_4599_p1;
wire   [8:0] sub_ln1526_47_fu_4603_p2;
wire   [7:0] trunc_ln180_23_fu_4609_p1;
wire   [0:0] tmp_54_fu_4619_p3;
wire   [7:0] sub_ln180_23_fu_4613_p2;
wire   [8:0] zext_ln1526_58_fu_4635_p1;
wire   [8:0] zext_ln1526_59_fu_4639_p1;
wire   [8:0] sub_ln1526_48_fu_4643_p2;
wire   [7:0] trunc_ln180_24_fu_4649_p1;
wire   [0:0] tmp_55_fu_4659_p3;
wire   [7:0] sub_ln180_24_fu_4653_p2;
wire   [8:0] zext_ln1526_60_fu_4675_p1;
wire   [8:0] zext_ln1526_61_fu_4679_p1;
wire   [8:0] zext_ln1526_62_fu_4693_p1;
wire   [8:0] zext_ln1526_63_fu_4697_p1;
wire   [7:0] select_ln180_21_fu_4547_p3;
wire   [7:0] select_ln180_23_fu_4627_p3;
wire   [8:0] zext_ln225_9_fu_4715_p1;
wire   [8:0] zext_ln225_8_fu_4711_p1;
wire   [7:0] select_ln180_22_fu_4587_p3;
wire   [7:0] select_ln180_24_fu_4667_p3;
wire   [8:0] zext_ln225_13_fu_4729_p1;
wire   [8:0] zext_ln225_12_fu_4725_p1;
wire   [8:0] zext_ln1526_65_fu_4787_p1;
wire   [8:0] sub_ln1526_59_fu_4791_p2;
wire   [7:0] trunc_ln180_27_fu_4797_p1;
wire   [0:0] tmp_66_fu_4807_p3;
wire   [7:0] sub_ln180_27_fu_4801_p2;
wire   [8:0] zext_ln1526_66_fu_4823_p1;
wire   [8:0] zext_ln1526_67_fu_4827_p1;
wire   [8:0] sub_ln1526_60_fu_4831_p2;
wire   [7:0] trunc_ln180_28_fu_4837_p1;
wire   [0:0] tmp_67_fu_4847_p3;
wire   [7:0] sub_ln180_28_fu_4841_p2;
wire   [8:0] zext_ln1526_68_fu_4863_p1;
wire   [8:0] sub_ln1526_61_fu_4867_p2;
wire   [7:0] trunc_ln180_29_fu_4873_p1;
wire   [0:0] tmp_68_fu_4883_p3;
wire   [7:0] sub_ln180_29_fu_4877_p2;
wire   [8:0] zext_ln1526_69_fu_4899_p1;
wire   [8:0] zext_ln1526_70_fu_4903_p1;
wire   [8:0] sub_ln1526_62_fu_4907_p2;
wire   [7:0] trunc_ln180_30_fu_4913_p1;
wire   [0:0] tmp_69_fu_4923_p3;
wire   [7:0] sub_ln180_30_fu_4917_p2;
wire   [8:0] zext_ln1526_71_fu_4939_p1;
wire   [8:0] zext_ln1526_72_fu_4953_p1;
wire   [8:0] zext_ln1526_73_fu_4957_p1;
wire   [7:0] select_ln180_27_fu_4815_p3;
wire   [7:0] select_ln180_29_fu_4891_p3;
wire   [8:0] zext_ln225_17_fu_4975_p1;
wire   [8:0] zext_ln225_16_fu_4971_p1;
wire   [7:0] select_ln180_28_fu_4855_p3;
wire   [7:0] select_ln180_30_fu_4931_p3;
wire   [8:0] zext_ln225_21_fu_4989_p1;
wire   [8:0] zext_ln225_20_fu_4985_p1;
wire   [8:0] zext_ln1526_75_fu_5035_p1;
wire   [8:0] sub_ln1526_71_fu_5039_p2;
wire   [7:0] trunc_ln180_33_fu_5045_p1;
wire   [0:0] tmp_80_fu_5055_p3;
wire   [7:0] sub_ln180_33_fu_5049_p2;
wire   [8:0] zext_ln1526_76_fu_5071_p1;
wire   [8:0] zext_ln1526_77_fu_5075_p1;
wire   [8:0] sub_ln1526_72_fu_5079_p2;
wire   [7:0] trunc_ln180_34_fu_5085_p1;
wire   [0:0] tmp_81_fu_5095_p3;
wire   [7:0] sub_ln180_34_fu_5089_p2;
wire   [8:0] zext_ln1526_78_fu_5111_p1;
wire   [8:0] sub_ln1526_73_fu_5115_p2;
wire   [7:0] trunc_ln180_35_fu_5121_p1;
wire   [0:0] tmp_82_fu_5131_p3;
wire   [7:0] sub_ln180_35_fu_5125_p2;
wire   [8:0] zext_ln1526_79_fu_5147_p1;
wire   [8:0] zext_ln1526_80_fu_5151_p1;
wire   [8:0] sub_ln1526_74_fu_5155_p2;
wire   [7:0] trunc_ln180_36_fu_5161_p1;
wire   [0:0] tmp_83_fu_5171_p3;
wire   [7:0] sub_ln180_36_fu_5165_p2;
wire   [8:0] zext_ln1526_81_fu_5187_p1;
wire   [8:0] zext_ln1526_82_fu_5201_p1;
wire   [8:0] zext_ln1526_83_fu_5205_p1;
wire   [7:0] select_ln180_33_fu_5063_p3;
wire   [7:0] select_ln180_35_fu_5139_p3;
wire   [8:0] zext_ln225_25_fu_5223_p1;
wire   [8:0] zext_ln225_24_fu_5219_p1;
wire   [7:0] select_ln180_34_fu_5103_p3;
wire   [7:0] select_ln180_36_fu_5179_p3;
wire   [8:0] zext_ln225_29_fu_5237_p1;
wire   [8:0] zext_ln225_28_fu_5233_p1;
wire   [0:0] tmp_42_fu_5483_p3;
wire   [7:0] sub_ln180_19_fu_5478_p2;
wire   [0:0] tmp_43_fu_5502_p3;
wire   [7:0] sub_ln180_20_fu_5497_p2;
wire   [7:0] select_ln180_19_fu_5490_p3;
wire   [9:0] zext_ln225_2_fu_5516_p1;
wire   [9:0] zext_ln225_3_fu_5519_p1;
wire   [7:0] select_ln180_20_fu_5509_p3;
wire   [9:0] zext_ln225_6_fu_5529_p1;
wire   [9:0] zext_ln225_7_fu_5532_p1;
wire   [9:0] add_ln1525_27_fu_5523_p2;
wire   [9:0] add_ln1525_29_fu_5536_p2;
wire  signed [9:0] sext_ln225_12_fu_5551_p1;
wire  signed [9:0] sext_ln225_fu_5548_p1;
wire   [9:0] add_ln1525_30_fu_5554_p2;
wire   [9:0] sub_ln1543_fu_5568_p2;
wire   [8:0] trunc_ln1543_i_fu_5574_p4;
wire  signed [9:0] sext_ln1543_fu_5584_p1;
wire   [10:0] zext_ln1543_fu_5588_p1;
wire   [8:0] trunc_ln1543_11_i_fu_5598_p4;
wire  signed [9:0] sext_ln1543_8_fu_5608_p1;
wire   [0:0] tmp_44_fu_5560_p3;
wire   [10:0] sub_ln1543_8_fu_5592_p2;
wire   [10:0] zext_ln1543_1_fu_5612_p1;
wire  signed [9:0] sext_ln225_14_fu_5631_p1;
wire  signed [9:0] sext_ln225_13_fu_5628_p1;
wire   [9:0] add_ln1525_31_fu_5634_p2;
wire   [9:0] sub_ln1543_9_fu_5648_p2;
wire   [8:0] trunc_ln1543_13_i_fu_5654_p4;
wire  signed [9:0] sext_ln1543_9_fu_5664_p1;
wire   [10:0] zext_ln1543_2_fu_5668_p1;
wire   [8:0] trunc_ln1543_14_i_fu_5678_p4;
wire  signed [9:0] sext_ln1543_10_fu_5688_p1;
wire   [0:0] tmp_45_fu_5640_p3;
wire   [10:0] sub_ln1543_10_fu_5672_p2;
wire   [10:0] zext_ln1543_3_fu_5692_p1;
wire  signed [9:0] sext_ln225_16_fu_5707_p1;
wire  signed [9:0] sext_ln225_15_fu_5704_p1;
wire   [9:0] add_ln1525_32_fu_5710_p2;
wire   [9:0] sub_ln1543_11_fu_5724_p2;
wire   [8:0] trunc_ln1543_43_i_fu_5730_p4;
wire  signed [9:0] sext_ln1543_11_fu_5740_p1;
wire   [10:0] zext_ln1543_4_fu_5744_p1;
wire   [8:0] trunc_ln1543_16_i_fu_5754_p4;
wire  signed [9:0] sext_ln1543_12_fu_5764_p1;
wire   [0:0] tmp_46_fu_5716_p3;
wire   [10:0] sub_ln1543_12_fu_5748_p2;
wire   [10:0] zext_ln1543_5_fu_5768_p1;
wire  signed [9:0] sext_ln225_18_fu_5783_p1;
wire  signed [9:0] sext_ln225_17_fu_5780_p1;
wire   [9:0] add_ln1525_33_fu_5786_p2;
wire   [9:0] sub_ln1543_13_fu_5800_p2;
wire   [8:0] trunc_ln1543_44_i_fu_5806_p4;
wire  signed [9:0] sext_ln1543_13_fu_5816_p1;
wire   [10:0] zext_ln1543_6_fu_5820_p1;
wire   [8:0] trunc_ln1543_18_i_fu_5830_p4;
wire  signed [9:0] sext_ln1543_14_fu_5840_p1;
wire   [0:0] tmp_47_fu_5792_p3;
wire   [10:0] sub_ln1543_14_fu_5824_p2;
wire   [10:0] zext_ln1543_7_fu_5844_p1;
wire   [0:0] icmp_ln1057_fu_5542_p2;
wire   [10:0] select_ln1543_fu_5616_p3;
wire   [10:0] select_ln1543_5_fu_5772_p3;
wire   [10:0] select_ln1057_fu_5856_p3;
wire   [11:0] zext_ln1526_51_fu_5624_p1;
wire  signed [11:0] sext_ln1057_fu_5864_p1;
wire   [10:0] select_ln1543_4_fu_5696_p3;
wire   [10:0] select_ln1543_6_fu_5848_p3;
wire   [10:0] select_ln1057_1_fu_5874_p3;
wire  signed [11:0] sext_ln1057_1_fu_5882_p1;
wire   [0:0] tmp_56_fu_5933_p3;
wire   [7:0] sub_ln180_25_fu_5928_p2;
wire   [0:0] tmp_57_fu_5952_p3;
wire   [7:0] sub_ln180_26_fu_5947_p2;
wire   [7:0] select_ln180_25_fu_5940_p3;
wire   [9:0] zext_ln225_10_fu_5966_p1;
wire   [9:0] zext_ln225_11_fu_5969_p1;
wire   [7:0] select_ln180_26_fu_5959_p3;
wire   [9:0] zext_ln225_14_fu_5979_p1;
wire   [9:0] zext_ln225_15_fu_5982_p1;
wire   [9:0] add_ln1525_35_fu_5973_p2;
wire   [9:0] add_ln1525_37_fu_5986_p2;
wire  signed [9:0] sext_ln225_20_fu_6001_p1;
wire  signed [9:0] sext_ln225_19_fu_5998_p1;
wire   [9:0] add_ln1525_38_fu_6004_p2;
wire   [9:0] sub_ln1543_15_fu_6018_p2;
wire   [8:0] trunc_ln1543_45_i_fu_6024_p4;
wire  signed [9:0] sext_ln1543_15_fu_6034_p1;
wire   [10:0] zext_ln1543_8_fu_6038_p1;
wire   [8:0] trunc_ln1543_20_i_fu_6048_p4;
wire  signed [9:0] sext_ln1543_16_fu_6058_p1;
wire   [0:0] tmp_58_fu_6010_p3;
wire   [10:0] sub_ln1543_16_fu_6042_p2;
wire   [10:0] zext_ln1543_9_fu_6062_p1;
wire  signed [9:0] sext_ln225_22_fu_6081_p1;
wire  signed [9:0] sext_ln225_21_fu_6078_p1;
wire   [9:0] add_ln1525_39_fu_6084_p2;
wire   [9:0] sub_ln1543_17_fu_6098_p2;
wire   [8:0] trunc_ln1543_46_i_fu_6104_p4;
wire  signed [9:0] sext_ln1543_17_fu_6114_p1;
wire   [10:0] zext_ln1543_10_fu_6118_p1;
wire   [8:0] trunc_ln1543_22_i_fu_6128_p4;
wire  signed [9:0] sext_ln1543_18_fu_6138_p1;
wire   [0:0] tmp_59_fu_6090_p3;
wire   [10:0] sub_ln1543_18_fu_6122_p2;
wire   [10:0] zext_ln1543_11_fu_6142_p1;
wire  signed [9:0] sext_ln225_24_fu_6157_p1;
wire  signed [9:0] sext_ln225_23_fu_6154_p1;
wire   [9:0] add_ln1525_40_fu_6160_p2;
wire   [9:0] sub_ln1543_19_fu_6174_p2;
wire   [8:0] trunc_ln1543_47_i_fu_6180_p4;
wire  signed [9:0] sext_ln1543_19_fu_6190_p1;
wire   [10:0] zext_ln1543_12_fu_6194_p1;
wire   [8:0] trunc_ln1543_24_i_fu_6204_p4;
wire  signed [9:0] sext_ln1543_20_fu_6214_p1;
wire   [0:0] tmp_60_fu_6166_p3;
wire   [10:0] sub_ln1543_20_fu_6198_p2;
wire   [10:0] zext_ln1543_13_fu_6218_p1;
wire  signed [9:0] sext_ln225_26_fu_6233_p1;
wire  signed [9:0] sext_ln225_25_fu_6230_p1;
wire   [9:0] add_ln1525_41_fu_6236_p2;
wire   [9:0] sub_ln1543_21_fu_6250_p2;
wire   [8:0] trunc_ln1543_48_i_fu_6256_p4;
wire  signed [9:0] sext_ln1543_21_fu_6266_p1;
wire   [10:0] zext_ln1543_14_fu_6270_p1;
wire   [8:0] trunc_ln1543_26_i_fu_6280_p4;
wire  signed [9:0] sext_ln1543_22_fu_6290_p1;
wire   [0:0] tmp_61_fu_6242_p3;
wire   [10:0] sub_ln1543_22_fu_6274_p2;
wire   [10:0] zext_ln1543_15_fu_6294_p1;
wire   [0:0] icmp_ln1057_25_fu_5992_p2;
wire   [10:0] select_ln1543_7_fu_6066_p3;
wire   [10:0] select_ln1543_9_fu_6222_p3;
wire   [10:0] select_ln1057_2_fu_6306_p3;
wire   [11:0] zext_ln1526_64_fu_6074_p1;
wire  signed [11:0] sext_ln1057_2_fu_6314_p1;
wire   [10:0] select_ln1543_8_fu_6146_p3;
wire   [10:0] select_ln1543_10_fu_6298_p3;
wire   [10:0] select_ln1057_3_fu_6324_p3;
wire  signed [11:0] sext_ln1057_3_fu_6332_p1;
wire   [0:0] tmp_70_fu_6383_p3;
wire   [7:0] sub_ln180_31_fu_6378_p2;
wire   [0:0] tmp_71_fu_6402_p3;
wire   [7:0] sub_ln180_32_fu_6397_p2;
wire   [7:0] select_ln180_31_fu_6390_p3;
wire   [9:0] zext_ln225_18_fu_6416_p1;
wire   [9:0] zext_ln225_19_fu_6419_p1;
wire   [7:0] select_ln180_32_fu_6409_p3;
wire   [9:0] zext_ln225_22_fu_6429_p1;
wire   [9:0] zext_ln225_23_fu_6432_p1;
wire   [9:0] add_ln1525_43_fu_6423_p2;
wire   [9:0] add_ln1525_45_fu_6436_p2;
wire  signed [9:0] sext_ln225_27_fu_6448_p1;
wire   [9:0] add_ln1525_46_fu_6451_p2;
wire   [9:0] sub_ln1543_23_fu_6465_p2;
wire   [8:0] trunc_ln1543_49_i_fu_6471_p4;
wire  signed [9:0] sext_ln1543_23_fu_6481_p1;
wire   [10:0] zext_ln1543_16_fu_6485_p1;
wire   [8:0] trunc_ln1543_28_i_fu_6495_p4;
wire  signed [9:0] sext_ln1543_24_fu_6505_p1;
wire   [0:0] tmp_72_fu_6457_p3;
wire   [10:0] sub_ln1543_24_fu_6489_p2;
wire   [10:0] zext_ln1543_17_fu_6509_p1;
wire  signed [9:0] sext_ln225_28_fu_6525_p1;
wire   [9:0] add_ln1525_47_fu_6528_p2;
wire   [9:0] sub_ln1543_25_fu_6542_p2;
wire   [8:0] trunc_ln1543_50_i_fu_6548_p4;
wire  signed [9:0] sext_ln1543_25_fu_6558_p1;
wire   [10:0] zext_ln1543_18_fu_6562_p1;
wire   [8:0] trunc_ln1543_30_i_fu_6572_p4;
wire  signed [9:0] sext_ln1543_26_fu_6582_p1;
wire   [0:0] tmp_73_fu_6534_p3;
wire   [10:0] sub_ln1543_26_fu_6566_p2;
wire   [10:0] zext_ln1543_19_fu_6586_p1;
wire  signed [9:0] sext_ln225_30_fu_6601_p1;
wire  signed [9:0] sext_ln225_29_fu_6598_p1;
wire   [9:0] add_ln1525_48_fu_6604_p2;
wire   [9:0] sub_ln1543_27_fu_6618_p2;
wire   [8:0] trunc_ln1543_51_i_fu_6624_p4;
wire  signed [9:0] sext_ln1543_27_fu_6634_p1;
wire   [10:0] zext_ln1543_20_fu_6638_p1;
wire   [8:0] trunc_ln1543_32_i_fu_6648_p4;
wire  signed [9:0] sext_ln1543_28_fu_6658_p1;
wire   [0:0] tmp_74_fu_6610_p3;
wire   [10:0] sub_ln1543_28_fu_6642_p2;
wire   [10:0] zext_ln1543_21_fu_6662_p1;
wire  signed [9:0] sext_ln225_32_fu_6677_p1;
wire  signed [9:0] sext_ln225_31_fu_6674_p1;
wire   [9:0] add_ln1525_49_fu_6680_p2;
wire   [9:0] sub_ln1543_29_fu_6694_p2;
wire   [8:0] trunc_ln1543_52_i_fu_6700_p4;
wire  signed [9:0] sext_ln1543_29_fu_6710_p1;
wire   [10:0] zext_ln1543_22_fu_6714_p1;
wire   [8:0] trunc_ln1543_34_i_fu_6724_p4;
wire  signed [9:0] sext_ln1543_30_fu_6734_p1;
wire   [0:0] tmp_75_fu_6686_p3;
wire   [10:0] sub_ln1543_30_fu_6718_p2;
wire   [10:0] zext_ln1543_23_fu_6738_p1;
wire   [0:0] icmp_ln1057_26_fu_6442_p2;
wire   [10:0] select_ln1543_11_fu_6513_p3;
wire   [10:0] select_ln1543_13_fu_6666_p3;
wire   [10:0] select_ln1057_4_fu_6750_p3;
wire   [11:0] zext_ln1526_74_fu_6521_p1;
wire  signed [11:0] sext_ln1057_4_fu_6758_p1;
wire   [10:0] select_ln1543_12_fu_6590_p3;
wire   [10:0] select_ln1543_14_fu_6742_p3;
wire   [10:0] select_ln1057_5_fu_6768_p3;
wire  signed [11:0] sext_ln1057_5_fu_6776_p1;
wire   [0:0] tmp_84_fu_6827_p3;
wire   [7:0] sub_ln180_37_fu_6822_p2;
wire   [0:0] tmp_85_fu_6846_p3;
wire   [7:0] sub_ln180_38_fu_6841_p2;
wire   [7:0] select_ln180_37_fu_6834_p3;
wire   [9:0] zext_ln225_26_fu_6860_p1;
wire   [9:0] zext_ln225_27_fu_6863_p1;
wire   [7:0] select_ln180_38_fu_6853_p3;
wire   [9:0] zext_ln225_30_fu_6873_p1;
wire   [9:0] zext_ln225_31_fu_6876_p1;
wire   [9:0] add_ln1525_51_fu_6867_p2;
wire   [9:0] add_ln1525_53_fu_6880_p2;
wire  signed [9:0] sext_ln225_33_fu_6892_p1;
wire   [9:0] add_ln1525_54_fu_6895_p2;
wire   [9:0] sub_ln1543_31_fu_6909_p2;
wire   [8:0] trunc_ln1543_53_i_fu_6915_p4;
wire  signed [9:0] sext_ln1543_31_fu_6925_p1;
wire   [10:0] zext_ln1543_24_fu_6929_p1;
wire   [8:0] trunc_ln1543_36_i_fu_6939_p4;
wire  signed [9:0] sext_ln1543_32_fu_6949_p1;
wire   [0:0] tmp_86_fu_6901_p3;
wire   [10:0] sub_ln1543_32_fu_6933_p2;
wire   [10:0] zext_ln1543_25_fu_6953_p1;
wire  signed [9:0] sext_ln225_34_fu_6969_p1;
wire   [9:0] add_ln1525_55_fu_6972_p2;
wire   [9:0] sub_ln1543_33_fu_6986_p2;
wire   [8:0] trunc_ln1543_54_i_fu_6992_p4;
wire  signed [9:0] sext_ln1543_33_fu_7002_p1;
wire   [10:0] zext_ln1543_26_fu_7006_p1;
wire   [8:0] trunc_ln1543_38_i_fu_7016_p4;
wire  signed [9:0] sext_ln1543_34_fu_7026_p1;
wire   [0:0] tmp_87_fu_6978_p3;
wire   [10:0] sub_ln1543_34_fu_7010_p2;
wire   [10:0] zext_ln1543_27_fu_7030_p1;
wire  signed [9:0] sext_ln225_36_fu_7045_p1;
wire  signed [9:0] sext_ln225_35_fu_7042_p1;
wire   [9:0] add_ln1525_56_fu_7048_p2;
wire   [9:0] sub_ln1543_35_fu_7062_p2;
wire   [8:0] trunc_ln1543_55_i_fu_7068_p4;
wire  signed [9:0] sext_ln1543_35_fu_7078_p1;
wire   [10:0] zext_ln1543_28_fu_7082_p1;
wire   [8:0] trunc_ln1543_40_i_fu_7092_p4;
wire  signed [9:0] sext_ln1543_36_fu_7102_p1;
wire   [0:0] tmp_88_fu_7054_p3;
wire   [10:0] sub_ln1543_36_fu_7086_p2;
wire   [10:0] zext_ln1543_29_fu_7106_p1;
wire  signed [9:0] sext_ln225_38_fu_7121_p1;
wire  signed [9:0] sext_ln225_37_fu_7118_p1;
wire   [9:0] add_ln1525_57_fu_7124_p2;
wire   [9:0] sub_ln1543_37_fu_7138_p2;
wire   [8:0] trunc_ln1543_56_i_fu_7144_p4;
wire  signed [9:0] sext_ln1543_37_fu_7154_p1;
wire   [10:0] zext_ln1543_30_fu_7158_p1;
wire   [8:0] trunc_ln1543_42_i_fu_7168_p4;
wire  signed [9:0] sext_ln1543_38_fu_7178_p1;
wire   [0:0] tmp_89_fu_7130_p3;
wire   [10:0] sub_ln1543_38_fu_7162_p2;
wire   [10:0] zext_ln1543_31_fu_7182_p1;
wire   [0:0] icmp_ln1057_27_fu_6886_p2;
wire   [10:0] select_ln1543_15_fu_6957_p3;
wire   [10:0] select_ln1543_17_fu_7110_p3;
wire   [10:0] select_ln1057_6_fu_7194_p3;
wire   [11:0] zext_ln1526_84_fu_6965_p1;
wire  signed [11:0] sext_ln1057_6_fu_7202_p1;
wire   [10:0] select_ln1543_16_fu_7034_p3;
wire   [10:0] select_ln1543_18_fu_7186_p3;
wire   [10:0] select_ln1057_7_fu_7212_p3;
wire  signed [11:0] sext_ln1057_7_fu_7220_p1;
wire   [0:0] xor_ln994_fu_7277_p2;
wire   [0:0] icmp_ln994_fu_7272_p2;
wire   [0:0] or_ln994_fu_7290_p2;
wire   [7:0] select_ln994_fu_7282_p3;
wire   [7:0] trunc_ln994_fu_7269_p1;
wire   [7:0] select_ln994_1_fu_7295_p3;
wire   [0:0] and_ln995_fu_7315_p2;
wire   [7:0] select_ln966_fu_7308_p3;
wire   [0:0] icmp_ln995_fu_7303_p2;
wire   [7:0] trunc_ln960_fu_7266_p1;
wire   [0:0] or_ln995_fu_7335_p2;
wire   [7:0] select_ln995_1_fu_7327_p3;
wire   [7:0] select_ln995_2_fu_7340_p3;
wire   [0:0] xor_ln994_1_fu_7367_p2;
wire   [0:0] icmp_ln994_1_fu_7362_p2;
wire   [0:0] or_ln994_1_fu_7380_p2;
wire   [7:0] select_ln994_2_fu_7372_p3;
wire   [7:0] trunc_ln994_1_fu_7359_p1;
wire   [7:0] select_ln994_3_fu_7385_p3;
wire   [0:0] and_ln995_1_fu_7405_p2;
wire   [7:0] select_ln966_1_fu_7398_p3;
wire   [0:0] icmp_ln995_1_fu_7393_p2;
wire   [7:0] trunc_ln960_1_fu_7356_p1;
wire   [0:0] or_ln995_1_fu_7425_p2;
wire   [7:0] select_ln995_5_fu_7417_p3;
wire   [7:0] select_ln995_6_fu_7430_p3;
wire   [0:0] xor_ln994_2_fu_7457_p2;
wire   [0:0] icmp_ln994_2_fu_7452_p2;
wire   [0:0] or_ln994_2_fu_7470_p2;
wire   [7:0] select_ln994_4_fu_7462_p3;
wire   [7:0] trunc_ln994_2_fu_7449_p1;
wire   [7:0] select_ln994_5_fu_7475_p3;
wire   [0:0] and_ln995_2_fu_7495_p2;
wire   [7:0] select_ln966_2_fu_7488_p3;
wire   [0:0] icmp_ln995_2_fu_7483_p2;
wire   [7:0] trunc_ln960_2_fu_7446_p1;
wire   [0:0] or_ln995_2_fu_7515_p2;
wire   [7:0] select_ln995_9_fu_7507_p3;
wire   [7:0] select_ln995_10_fu_7520_p3;
wire   [0:0] xor_ln994_3_fu_7547_p2;
wire   [0:0] icmp_ln994_3_fu_7542_p2;
wire   [0:0] or_ln994_3_fu_7560_p2;
wire   [7:0] select_ln994_6_fu_7552_p3;
wire   [7:0] trunc_ln994_3_fu_7539_p1;
wire   [7:0] select_ln994_7_fu_7565_p3;
wire   [0:0] and_ln995_3_fu_7585_p2;
wire   [7:0] select_ln966_3_fu_7578_p3;
wire   [0:0] icmp_ln995_3_fu_7573_p2;
wire   [7:0] trunc_ln960_3_fu_7536_p1;
wire   [0:0] or_ln995_3_fu_7605_p2;
wire   [7:0] select_ln995_13_fu_7597_p3;
wire   [7:0] select_ln995_14_fu_7610_p3;
wire   [7:0] select_ln995_12_fu_7589_p3;
wire   [7:0] select_ln995_15_fu_7618_p3;
wire   [7:0] select_ln995_8_fu_7499_p3;
wire   [7:0] select_ln995_11_fu_7528_p3;
wire   [7:0] select_ln995_4_fu_7409_p3;
wire   [7:0] select_ln995_7_fu_7438_p3;
wire   [7:0] select_ln995_fu_7319_p3;
wire   [7:0] select_ln995_3_fu_7348_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op262_load_state1;
reg    ap_enable_operation_262;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op275_load_state2;
reg    ap_enable_operation_275;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op351_store_state2;
reg    ap_enable_operation_351;
reg    ap_predicate_op264_load_state1;
reg    ap_enable_operation_264;
reg    ap_predicate_op288_load_state2;
reg    ap_enable_operation_288;
reg    ap_predicate_op495_store_state3;
reg    ap_enable_operation_495;
reg    ap_enable_state3_pp0_iter2_stage0;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_4297;
reg    ap_condition_4301;
reg    ap_condition_4305;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
end

design_0_v_demosaic_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_0_1_0_fu_460 <= pixWindow_val_val_V_0_5_0_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_1_0_fu_460 <= ap_phi_mux_pixWindow_val_val_V_0_5_0_2_i_phi_fu_2337_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_0_1_1_fu_464 <= pixWindow_val_val_V_0_5_1_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_1_1_fu_464 <= ap_phi_mux_pixWindow_val_val_V_0_5_1_2_i_phi_fu_2328_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_0_1_2_fu_468 <= pixWindow_val_val_V_0_5_2_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_1_2_fu_468 <= ap_phi_mux_pixWindow_val_val_V_0_5_2_2_i_phi_fu_2319_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_0_2_0_fu_472 <= pixWindow_val_val_V_0_6_0_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_2_0_fu_472 <= ap_phi_mux_pixWindow_val_val_V_0_6_0_2_i_phi_fu_2310_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_0_2_1_fu_476 <= pixWindow_val_val_V_0_6_1_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_2_1_fu_476 <= ap_phi_mux_pixWindow_val_val_V_0_6_1_2_i_phi_fu_2301_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_0_2_2_fu_480 <= pixWindow_val_val_V_0_6_2_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_2_2_fu_480 <= ap_phi_mux_pixWindow_val_val_V_0_6_2_2_i_phi_fu_2292_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_0_3_0_fu_484 <= pixWindow_val_val_V_0_7_0_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_3_0_fu_484 <= ap_phi_mux_pixWindow_val_val_V_0_7_0_2_i_phi_fu_2283_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_0_3_1_fu_488 <= pixWindow_val_val_V_0_7_1_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_3_1_fu_488 <= ap_phi_mux_pixWindow_val_val_V_0_7_1_2_i_phi_fu_2274_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_0_3_2_fu_492 <= pixWindow_val_val_V_0_7_2_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_3_2_fu_492 <= ap_phi_mux_pixWindow_val_val_V_0_7_2_2_i_phi_fu_2265_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_0_4_0_fu_496 <= pixWindow_val_val_V_0_8_0_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_4_0_fu_496 <= pixWindow_val_val_V_0_8_0_fu_748;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_0_4_1_fu_500 <= pixWindow_val_val_V_0_8_1_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_4_1_fu_500 <= pixWindow_val_val_V_0_8_1_fu_752;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_0_4_2_fu_504 <= pixWindow_val_val_V_0_8_2_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_4_2_fu_504 <= pixWindow_val_val_V_0_8_2_fu_756;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_5_0_fu_712 <= pixBuf_val_V_2_0_03146_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_0_5_0_fu_712 <= pixBuf_val_V_2_0_fu_3032_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_5_1_fu_716 <= pixBuf_val_V_2_1_03147_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_0_5_1_fu_716 <= {{lineBuffer_val_V_1_i_q1[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_5_2_fu_720 <= pixBuf_val_V_2_2_03148_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_0_5_2_fu_720 <= {{lineBuffer_val_V_1_i_q1[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_6_0_fu_724 <= pixBuf_val_V_2_3_03149_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_0_6_0_fu_724 <= {{lineBuffer_val_V_1_i_q1[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_6_1_fu_728 <= pixBuf_val_V_2_4_03150_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_0_6_1_fu_728 <= {{lineBuffer_val_V_1_i_q1[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_6_2_fu_732 <= pixBuf_val_V_2_5_03151_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_0_6_2_fu_732 <= {{lineBuffer_val_V_1_i_q1[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_7_0_fu_736 <= pixBuf_val_V_2_6_03152_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_0_7_0_fu_736 <= {{lineBuffer_val_V_1_i_q1[55:48]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_7_1_fu_740 <= pixBuf_val_V_2_7_03153_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_0_7_1_fu_740 <= {{lineBuffer_val_V_1_i_q1[63:56]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_7_2_fu_744 <= pixBuf_val_V_2_8_03154_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_0_7_2_fu_744 <= {{lineBuffer_val_V_1_i_q1[71:64]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_8_0_fu_748 <= pixBuf_val_V_2_9_03155_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_0_8_0_fu_748 <= {{lineBuffer_val_V_1_i_q1[79:72]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_8_1_fu_752 <= pixBuf_val_V_2_10_03156_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_0_8_1_fu_752 <= {{lineBuffer_val_V_1_i_q1[87:80]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_8_2_fu_756 <= pixBuf_val_V_2_11_03157_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_0_8_2_fu_756 <= {{lineBuffer_val_V_1_i_q1[95:88]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_1_0_0_fu_508 <= pixWindow_val_val_V_1_4_0_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_0_0_fu_508 <= ap_phi_mux_pixWindow_val_val_V_1_4_0_3_i_phi_fu_2138_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_1_0_1_fu_512 <= pixWindow_val_val_V_1_4_1_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_0_1_fu_512 <= ap_phi_mux_pixWindow_val_val_V_1_4_1_3_i_phi_fu_2128_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_1_0_2_fu_516 <= pixWindow_val_val_V_1_4_2_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_0_2_fu_516 <= ap_phi_mux_pixWindow_val_val_V_1_4_2_3_i_phi_fu_2118_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_1_0_1_i_reg_2225 <= pixWindow_val_val_V_1_1_0_fu_520;
        end else if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_1_0_1_i_reg_2225 <= select_ln909_23_fu_4002_p3;
        end else if (~(icmp_ln833_reg_8436_pp0_iter1_reg == 1'd1)) begin
            pixWindow_val_val_V_1_1_0_1_i_reg_2225 <= ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_1_0_1_i_reg_2225;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_1_1_0_fu_520 <= pixWindow_val_val_V_1_5_0_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_1_0_fu_520 <= ap_phi_mux_pixWindow_val_val_V_1_5_0_2_i_phi_fu_2109_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_1_1_1_i_reg_2215 <= pixWindow_val_val_V_1_1_1_fu_524;
        end else if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_1_1_1_i_reg_2215 <= select_ln909_22_fu_3994_p3;
        end else if (~(icmp_ln833_reg_8436_pp0_iter1_reg == 1'd1)) begin
            pixWindow_val_val_V_1_1_1_1_i_reg_2215 <= ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_1_1_1_i_reg_2215;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_1_1_1_fu_524 <= pixWindow_val_val_V_1_5_1_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_1_1_fu_524 <= ap_phi_mux_pixWindow_val_val_V_1_5_1_2_i_phi_fu_2100_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_1_2_1_i_reg_2205 <= pixWindow_val_val_V_1_1_2_fu_528;
        end else if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_1_2_1_i_reg_2205 <= select_ln909_21_fu_3986_p3;
        end else if (~(icmp_ln833_reg_8436_pp0_iter1_reg == 1'd1)) begin
            pixWindow_val_val_V_1_1_2_1_i_reg_2205 <= ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_1_2_1_i_reg_2205;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_1_1_2_fu_528 <= pixWindow_val_val_V_1_5_2_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_1_2_fu_528 <= ap_phi_mux_pixWindow_val_val_V_1_5_2_2_i_phi_fu_2091_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_2_0_1_i_reg_2195 <= pixWindow_val_val_V_1_2_0_fu_532;
        end else if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_2_0_1_i_reg_2195 <= select_ln909_20_fu_3978_p3;
        end else if (~(icmp_ln833_reg_8436_pp0_iter1_reg == 1'd1)) begin
            pixWindow_val_val_V_1_2_0_1_i_reg_2195 <= ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_2_0_1_i_reg_2195;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_1_2_0_fu_532 <= pixWindow_val_val_V_1_6_0_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_2_0_fu_532 <= ap_phi_mux_pixWindow_val_val_V_1_6_0_2_i_phi_fu_2082_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_2_1_1_i_reg_2185 <= pixWindow_val_val_V_1_2_1_fu_536;
        end else if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_2_1_1_i_reg_2185 <= select_ln909_19_fu_3970_p3;
        end else if (~(icmp_ln833_reg_8436_pp0_iter1_reg == 1'd1)) begin
            pixWindow_val_val_V_1_2_1_1_i_reg_2185 <= ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_2_1_1_i_reg_2185;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_1_2_1_fu_536 <= pixWindow_val_val_V_1_6_1_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_2_1_fu_536 <= ap_phi_mux_pixWindow_val_val_V_1_6_1_2_i_phi_fu_2073_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_2_2_1_i_reg_2175 <= pixWindow_val_val_V_1_2_2_fu_540;
        end else if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_2_2_1_i_reg_2175 <= select_ln909_18_fu_3962_p3;
        end else if (~(icmp_ln833_reg_8436_pp0_iter1_reg == 1'd1)) begin
            pixWindow_val_val_V_1_2_2_1_i_reg_2175 <= ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_2_2_1_i_reg_2175;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_1_2_2_fu_540 <= pixWindow_val_val_V_1_6_2_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_2_2_fu_540 <= ap_phi_mux_pixWindow_val_val_V_1_6_2_2_i_phi_fu_2064_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_3_0_1_i_reg_2165 <= pixWindow_val_val_V_1_3_0_fu_544;
        end else if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_3_0_1_i_reg_2165 <= select_ln909_17_fu_3954_p3;
        end else if (~(icmp_ln833_reg_8436_pp0_iter1_reg == 1'd1)) begin
            pixWindow_val_val_V_1_3_0_1_i_reg_2165 <= ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_3_0_1_i_reg_2165;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_1_3_0_fu_544 <= pixWindow_val_val_V_1_7_0_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_3_0_fu_544 <= ap_phi_mux_pixWindow_val_val_V_1_7_0_2_i_phi_fu_2055_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_3_1_1_i_reg_2155 <= pixWindow_val_val_V_1_3_1_fu_548;
        end else if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_3_1_1_i_reg_2155 <= select_ln909_16_fu_3946_p3;
        end else if (~(icmp_ln833_reg_8436_pp0_iter1_reg == 1'd1)) begin
            pixWindow_val_val_V_1_3_1_1_i_reg_2155 <= ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_3_1_1_i_reg_2155;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_1_3_1_fu_548 <= pixWindow_val_val_V_1_7_1_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_3_1_fu_548 <= ap_phi_mux_pixWindow_val_val_V_1_7_1_2_i_phi_fu_2046_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_3_2_1_i_reg_2145 <= pixWindow_val_val_V_1_3_2_fu_552;
        end else if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_3_2_1_i_reg_2145 <= select_ln909_15_fu_3938_p3;
        end else if (~(icmp_ln833_reg_8436_pp0_iter1_reg == 1'd1)) begin
            pixWindow_val_val_V_1_3_2_1_i_reg_2145 <= ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_3_2_1_i_reg_2145;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_1_3_2_fu_552 <= pixWindow_val_val_V_1_7_2_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_3_2_fu_552 <= ap_phi_mux_pixWindow_val_val_V_1_7_2_2_i_phi_fu_2037_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_4_0_3_i_reg_2135 <= pixWindow_val_val_V_1_4_0_fu_556;
        end else if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_4_0_3_i_reg_2135 <= select_ln909_14_fu_3930_p3;
        end else if (~(icmp_ln833_reg_8436_pp0_iter1_reg == 1'd1)) begin
            pixWindow_val_val_V_1_4_0_3_i_reg_2135 <= ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_4_0_3_i_reg_2135;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_1_4_0_fu_556 <= pixWindow_val_val_V_1_8_0_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_4_0_fu_556 <= pixWindow_val_val_V_1_8_0_fu_700;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_4_1_3_i_reg_2125 <= pixWindow_val_val_V_1_4_1_fu_560;
        end else if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_4_1_3_i_reg_2125 <= select_ln909_13_fu_3922_p3;
        end else if (~(icmp_ln833_reg_8436_pp0_iter1_reg == 1'd1)) begin
            pixWindow_val_val_V_1_4_1_3_i_reg_2125 <= ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_4_1_3_i_reg_2125;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_1_4_1_fu_560 <= pixWindow_val_val_V_1_8_1_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_4_1_fu_560 <= pixWindow_val_val_V_1_8_1_fu_704;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_4_2_3_i_reg_2115 <= pixWindow_val_val_V_1_4_2_fu_564;
        end else if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0))) begin
            pixWindow_val_val_V_1_4_2_3_i_reg_2115 <= select_ln909_12_fu_3914_p3;
        end else if (~(icmp_ln833_reg_8436_pp0_iter1_reg == 1'd1)) begin
            pixWindow_val_val_V_1_4_2_3_i_reg_2115 <= ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_4_2_3_i_reg_2115;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_1_4_2_fu_564 <= pixWindow_val_val_V_1_8_2_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_4_2_fu_564 <= pixWindow_val_val_V_1_8_2_fu_708;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_5_0_fu_664 <= pixBuf_val_V_1_0_03134_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_1_5_0_fu_664 <= pixBuf_val_V_0_0_2_fu_2918_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_5_1_fu_668 <= pixBuf_val_V_1_1_03135_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_1_5_1_fu_668 <= {{lineBuffer_val_V_0_i_q1[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_5_2_fu_672 <= pixBuf_val_V_1_2_03136_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_1_5_2_fu_672 <= {{lineBuffer_val_V_0_i_q1[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_6_0_fu_676 <= pixBuf_val_V_1_3_03137_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_1_6_0_fu_676 <= {{lineBuffer_val_V_0_i_q1[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_6_1_fu_680 <= pixBuf_val_V_1_4_03138_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_1_6_1_fu_680 <= {{lineBuffer_val_V_0_i_q1[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_6_2_fu_684 <= pixBuf_val_V_1_5_03139_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_1_6_2_fu_684 <= {{lineBuffer_val_V_0_i_q1[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_7_0_fu_688 <= pixBuf_val_V_1_6_03140_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_1_7_0_fu_688 <= {{lineBuffer_val_V_0_i_q1[55:48]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_7_1_fu_692 <= pixBuf_val_V_1_7_03141_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_1_7_1_fu_692 <= {{lineBuffer_val_V_0_i_q1[63:56]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_7_2_fu_696 <= pixBuf_val_V_1_8_03142_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_1_7_2_fu_696 <= {{lineBuffer_val_V_0_i_q1[71:64]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_8_0_fu_700 <= pixBuf_val_V_1_9_03143_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_1_8_0_fu_700 <= {{lineBuffer_val_V_0_i_q1[79:72]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_8_1_fu_704 <= pixBuf_val_V_1_10_03144_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_1_8_1_fu_704 <= {{lineBuffer_val_V_0_i_q1[87:80]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_8_2_fu_708 <= pixBuf_val_V_1_11_03145_i;
        end else if ((1'b1 == ap_condition_4297)) begin
            pixWindow_val_val_V_1_8_2_fu_708 <= {{lineBuffer_val_V_0_i_q1[95:88]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_2_1_0_fu_568 <= pixWindow_val_val_V_2_5_0_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_1_0_fu_568 <= ap_phi_mux_pixWindow_val_val_V_2_5_0_2_i_phi_fu_1920_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_2_1_1_fu_572 <= pixWindow_val_val_V_2_5_1_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_1_1_fu_572 <= ap_phi_mux_pixWindow_val_val_V_2_5_1_2_i_phi_fu_1911_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_2_1_2_fu_576 <= pixWindow_val_val_V_2_5_2_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_1_2_fu_576 <= ap_phi_mux_pixWindow_val_val_V_2_5_2_2_i_phi_fu_1902_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_2_2_0_fu_580 <= pixWindow_val_val_V_2_6_0_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_2_0_fu_580 <= ap_phi_mux_pixWindow_val_val_V_2_6_0_2_i_phi_fu_1893_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_2_2_1_fu_584 <= pixWindow_val_val_V_2_6_1_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_2_1_fu_584 <= ap_phi_mux_pixWindow_val_val_V_2_6_1_2_i_phi_fu_1884_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_2_2_2_fu_588 <= pixWindow_val_val_V_2_6_2_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_2_2_fu_588 <= ap_phi_mux_pixWindow_val_val_V_2_6_2_2_i_phi_fu_1875_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_2_3_0_fu_592 <= pixWindow_val_val_V_2_7_0_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_3_0_fu_592 <= ap_phi_mux_pixWindow_val_val_V_2_7_0_2_i_phi_fu_1866_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_2_3_1_fu_596 <= pixWindow_val_val_V_2_7_1_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_3_1_fu_596 <= ap_phi_mux_pixWindow_val_val_V_2_7_1_2_i_phi_fu_1857_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_2_3_2_fu_600 <= pixWindow_val_val_V_2_7_2_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_3_2_fu_600 <= ap_phi_mux_pixWindow_val_val_V_2_7_2_2_i_phi_fu_1848_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_2_4_0_fu_604 <= pixWindow_val_val_V_2_8_0_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_4_0_fu_604 <= pixWindow_val_val_V_2_8_0_fu_652;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_2_4_1_fu_608 <= pixWindow_val_val_V_2_8_1_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_4_1_fu_608 <= pixWindow_val_val_V_2_8_1_fu_656;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_val_val_V_2_4_2_fu_612 <= pixWindow_val_val_V_2_8_2_0_i;
        end else if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_4_2_fu_612 <= pixWindow_val_val_V_2_8_2_fu_660;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_5_0_fu_616 <= pixBuf_val_V_0_0_0_i;
        end else if ((1'b1 == ap_condition_4305)) begin
            pixWindow_val_val_V_2_5_0_fu_616 <= pixBuf_val_V_0_0_fu_3326_p1;
        end else if ((1'b1 == ap_condition_4301)) begin
            pixWindow_val_val_V_2_5_0_fu_616 <= pixBuf_val_V_0_0_2_fu_2918_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_5_1_fu_620 <= pixBuf_val_V_0_1_0_i;
        end else if ((1'b1 == ap_condition_4305)) begin
            pixWindow_val_val_V_2_5_1_fu_620 <= {{imgRB_dout[15:8]}};
        end else if ((1'b1 == ap_condition_4301)) begin
            pixWindow_val_val_V_2_5_1_fu_620 <= {{lineBuffer_val_V_0_i_q1[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_5_2_fu_624 <= pixBuf_val_V_0_2_0_i;
        end else if ((1'b1 == ap_condition_4305)) begin
            pixWindow_val_val_V_2_5_2_fu_624 <= {{imgRB_dout[23:16]}};
        end else if ((1'b1 == ap_condition_4301)) begin
            pixWindow_val_val_V_2_5_2_fu_624 <= {{lineBuffer_val_V_0_i_q1[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_6_0_fu_628 <= pixBuf_val_V_0_3_0_i;
        end else if ((1'b1 == ap_condition_4305)) begin
            pixWindow_val_val_V_2_6_0_fu_628 <= {{imgRB_dout[31:24]}};
        end else if ((1'b1 == ap_condition_4301)) begin
            pixWindow_val_val_V_2_6_0_fu_628 <= {{lineBuffer_val_V_0_i_q1[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_6_1_fu_632 <= pixBuf_val_V_0_4_0_i;
        end else if ((1'b1 == ap_condition_4305)) begin
            pixWindow_val_val_V_2_6_1_fu_632 <= {{imgRB_dout[39:32]}};
        end else if ((1'b1 == ap_condition_4301)) begin
            pixWindow_val_val_V_2_6_1_fu_632 <= {{lineBuffer_val_V_0_i_q1[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_6_2_fu_636 <= pixBuf_val_V_0_5_0_i;
        end else if ((1'b1 == ap_condition_4305)) begin
            pixWindow_val_val_V_2_6_2_fu_636 <= {{imgRB_dout[47:40]}};
        end else if ((1'b1 == ap_condition_4301)) begin
            pixWindow_val_val_V_2_6_2_fu_636 <= {{lineBuffer_val_V_0_i_q1[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_7_0_fu_640 <= pixBuf_val_V_0_6_0_i;
        end else if ((1'b1 == ap_condition_4305)) begin
            pixWindow_val_val_V_2_7_0_fu_640 <= {{imgRB_dout[55:48]}};
        end else if ((1'b1 == ap_condition_4301)) begin
            pixWindow_val_val_V_2_7_0_fu_640 <= {{lineBuffer_val_V_0_i_q1[55:48]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_7_1_fu_644 <= pixBuf_val_V_0_7_0_i;
        end else if ((1'b1 == ap_condition_4305)) begin
            pixWindow_val_val_V_2_7_1_fu_644 <= {{imgRB_dout[63:56]}};
        end else if ((1'b1 == ap_condition_4301)) begin
            pixWindow_val_val_V_2_7_1_fu_644 <= {{lineBuffer_val_V_0_i_q1[63:56]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_7_2_fu_648 <= pixBuf_val_V_0_8_0_i;
        end else if ((1'b1 == ap_condition_4305)) begin
            pixWindow_val_val_V_2_7_2_fu_648 <= {{imgRB_dout[71:64]}};
        end else if ((1'b1 == ap_condition_4301)) begin
            pixWindow_val_val_V_2_7_2_fu_648 <= {{lineBuffer_val_V_0_i_q1[71:64]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_8_0_fu_652 <= pixBuf_val_V_0_9_0_i;
        end else if ((1'b1 == ap_condition_4305)) begin
            pixWindow_val_val_V_2_8_0_fu_652 <= {{imgRB_dout[79:72]}};
        end else if ((1'b1 == ap_condition_4301)) begin
            pixWindow_val_val_V_2_8_0_fu_652 <= {{lineBuffer_val_V_0_i_q1[79:72]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_8_1_fu_656 <= pixBuf_val_V_0_10_0_i;
        end else if ((1'b1 == ap_condition_4305)) begin
            pixWindow_val_val_V_2_8_1_fu_656 <= {{imgRB_dout[87:80]}};
        end else if ((1'b1 == ap_condition_4301)) begin
            pixWindow_val_val_V_2_8_1_fu_656 <= {{lineBuffer_val_V_0_i_q1[87:80]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_8_2_fu_660 <= pixBuf_val_V_0_11_0_i;
        end else if ((1'b1 == ap_condition_4305)) begin
            pixWindow_val_val_V_2_8_2_fu_660 <= {{imgRB_dout[95:88]}};
        end else if ((1'b1 == ap_condition_4301)) begin
            pixWindow_val_val_V_2_8_2_fu_660 <= {{lineBuffer_val_V_0_i_q1[95:88]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln833_fu_2839_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            x_fu_452 <= x_5_fu_2902_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_452 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln833_fu_2839_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            z_fu_456 <= add_ln838_fu_2845_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            z_fu_456 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1525_28_reg_8729 <= add_ln1525_28_fu_4461_p2;
        add_ln1525_34_reg_8796 <= add_ln1525_34_fu_4719_p2;
        add_ln1525_36_reg_8801 <= add_ln1525_36_fu_4733_p2;
        add_ln1525_42_reg_8868 <= add_ln1525_42_fu_4979_p2;
        add_ln1525_44_reg_8873 <= add_ln1525_44_fu_4993_p2;
        add_ln1525_50_reg_8930 <= add_ln1525_50_fu_5227_p2;
        add_ln1525_52_reg_8935 <= add_ln1525_52_fu_5241_p2;
        add_ln1525_reg_8724 <= add_ln1525_fu_4447_p2;
        sub_ln1526_35_reg_8702 <= sub_ln1526_35_fu_4411_p2;
        sub_ln1526_36_reg_8713 <= sub_ln1526_36_fu_4429_p2;
        sub_ln1526_37_reg_8734 <= sub_ln1526_37_fu_4467_p2;
        sub_ln1526_38_reg_8739 <= sub_ln1526_38_fu_4473_p2;
        sub_ln1526_39_reg_8744 <= sub_ln1526_39_fu_4479_p2;
        sub_ln1526_40_reg_8749 <= sub_ln1526_40_fu_4485_p2;
        sub_ln1526_41_reg_8754 <= sub_ln1526_41_fu_4491_p2;
        sub_ln1526_42_reg_8759 <= sub_ln1526_42_fu_4497_p2;
        sub_ln1526_43_reg_8764 <= sub_ln1526_43_fu_4503_p2;
        sub_ln1526_44_reg_8769 <= sub_ln1526_44_fu_4509_p2;
        sub_ln1526_49_reg_8774 <= sub_ln1526_49_fu_4683_p2;
        sub_ln1526_50_reg_8785 <= sub_ln1526_50_fu_4701_p2;
        sub_ln1526_51_reg_8806 <= sub_ln1526_51_fu_4739_p2;
        sub_ln1526_52_reg_8811 <= sub_ln1526_52_fu_4745_p2;
        sub_ln1526_53_reg_8816 <= sub_ln1526_53_fu_4751_p2;
        sub_ln1526_54_reg_8821 <= sub_ln1526_54_fu_4757_p2;
        sub_ln1526_55_reg_8826 <= sub_ln1526_55_fu_4763_p2;
        sub_ln1526_56_reg_8831 <= sub_ln1526_56_fu_4769_p2;
        sub_ln1526_57_reg_8836 <= sub_ln1526_57_fu_4775_p2;
        sub_ln1526_58_reg_8841 <= sub_ln1526_58_fu_4781_p2;
        sub_ln1526_63_reg_8846 <= sub_ln1526_63_fu_4943_p2;
        sub_ln1526_64_reg_8857 <= sub_ln1526_64_fu_4961_p2;
        sub_ln1526_65_reg_8878 <= sub_ln1526_65_fu_4999_p2;
        sub_ln1526_66_reg_8883 <= sub_ln1526_66_fu_5005_p2;
        sub_ln1526_67_reg_8888 <= sub_ln1526_67_fu_5011_p2;
        sub_ln1526_68_reg_8893 <= sub_ln1526_68_fu_5017_p2;
        sub_ln1526_69_reg_8898 <= sub_ln1526_69_fu_5023_p2;
        sub_ln1526_70_reg_8903 <= sub_ln1526_70_fu_5029_p2;
        sub_ln1526_75_reg_8908 <= sub_ln1526_75_fu_5191_p2;
        sub_ln1526_76_reg_8919 <= sub_ln1526_76_fu_5209_p2;
        sub_ln1526_77_reg_8940 <= sub_ln1526_77_fu_5247_p2;
        sub_ln1526_78_reg_8945 <= sub_ln1526_78_fu_5253_p2;
        sub_ln1526_79_reg_8950 <= sub_ln1526_79_fu_5259_p2;
        sub_ln1526_80_reg_8955 <= sub_ln1526_80_fu_5265_p2;
        sub_ln1526_81_reg_8960 <= sub_ln1526_81_fu_5271_p2;
        sub_ln1526_82_reg_8965 <= sub_ln1526_82_fu_5277_p2;
        trunc_ln180_19_reg_8707 <= trunc_ln180_19_fu_4417_p1;
        trunc_ln180_20_reg_8718 <= trunc_ln180_20_fu_4435_p1;
        trunc_ln180_25_reg_8779 <= trunc_ln180_25_fu_4689_p1;
        trunc_ln180_26_reg_8790 <= trunc_ln180_26_fu_4707_p1;
        trunc_ln180_31_reg_8851 <= trunc_ln180_31_fu_4949_p1;
        trunc_ln180_32_reg_8862 <= trunc_ln180_32_fu_4967_p1;
        trunc_ln180_37_reg_8913 <= trunc_ln180_37_fu_5197_p1;
        trunc_ln180_38_reg_8924 <= trunc_ln180_38_fu_5215_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp110_i_reg_8460_pp0_iter1_reg <= cmp110_i_reg_8460;
        icmp_ln833_reg_8436 <= icmp_ln833_fu_2839_p2;
        icmp_ln833_reg_8436_pp0_iter1_reg <= icmp_ln833_reg_8436;
        icmp_ln843_reg_8445_pp0_iter1_reg <= icmp_ln843_reg_8445;
        tmp_94_reg_8503_pp0_iter1_reg <= tmp_94_reg_8503;
        zext_ln811_reg_8440_pp0_iter1_reg[9 : 0] <= zext_ln811_reg_8440[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln833_reg_8436_pp0_iter2_reg <= icmp_ln833_reg_8436_pp0_iter1_reg;
        pixWindow_val_val_V_1_1_0_1_i_reg_2225_pp0_iter3_reg <= pixWindow_val_val_V_1_1_0_1_i_reg_2225;
        pixWindow_val_val_V_1_1_1_1_i_reg_2215_pp0_iter3_reg <= pixWindow_val_val_V_1_1_1_1_i_reg_2215;
        pixWindow_val_val_V_1_1_2_1_i_reg_2205_pp0_iter3_reg <= pixWindow_val_val_V_1_1_2_1_i_reg_2205;
        pixWindow_val_val_V_1_2_0_1_i_reg_2195_pp0_iter3_reg <= pixWindow_val_val_V_1_2_0_1_i_reg_2195;
        pixWindow_val_val_V_1_2_1_1_i_reg_2185_pp0_iter3_reg <= pixWindow_val_val_V_1_2_1_1_i_reg_2185;
        pixWindow_val_val_V_1_2_2_1_i_reg_2175_pp0_iter3_reg <= pixWindow_val_val_V_1_2_2_1_i_reg_2175;
        pixWindow_val_val_V_1_3_0_1_i_reg_2165_pp0_iter3_reg <= pixWindow_val_val_V_1_3_0_1_i_reg_2165;
        pixWindow_val_val_V_1_3_1_1_i_reg_2155_pp0_iter3_reg <= pixWindow_val_val_V_1_3_1_1_i_reg_2155;
        pixWindow_val_val_V_1_3_2_1_i_reg_2145_pp0_iter3_reg <= pixWindow_val_val_V_1_3_2_1_i_reg_2145;
        pixWindow_val_val_V_1_4_0_3_i_reg_2135_pp0_iter3_reg <= pixWindow_val_val_V_1_4_0_3_i_reg_2135;
        pixWindow_val_val_V_1_4_1_3_i_reg_2125_pp0_iter3_reg <= pixWindow_val_val_V_1_4_1_3_i_reg_2125;
        pixWindow_val_val_V_1_4_2_3_i_reg_2115_pp0_iter3_reg <= pixWindow_val_val_V_1_4_2_3_i_reg_2115;
        sub_ln1057_1_reg_8975 <= sub_ln1057_1_fu_5886_p2;
        sub_ln1057_2_reg_9001 <= sub_ln1057_2_fu_6318_p2;
        sub_ln1057_3_reg_9006 <= sub_ln1057_3_fu_6336_p2;
        sub_ln1057_4_reg_9032 <= sub_ln1057_4_fu_6762_p2;
        sub_ln1057_5_reg_9037 <= sub_ln1057_5_fu_6780_p2;
        sub_ln1057_6_reg_9063 <= sub_ln1057_6_fu_7206_p2;
        sub_ln1057_7_reg_9068 <= sub_ln1057_7_fu_7224_p2;
        sub_ln1057_reg_8970 <= sub_ln1057_fu_5868_p2;
        tmp_48_reg_8980 <= sub_ln1057_fu_5868_p2[32'd11];
        tmp_49_reg_8986 <= {{sub_ln1057_fu_5868_p2[11:8]}};
        tmp_50_reg_8991 <= sub_ln1057_1_fu_5886_p2[32'd11];
        tmp_51_reg_8996 <= {{sub_ln1057_1_fu_5886_p2[11:8]}};
        tmp_62_reg_9011 <= sub_ln1057_2_fu_6318_p2[32'd11];
        tmp_63_reg_9017 <= {{sub_ln1057_2_fu_6318_p2[11:8]}};
        tmp_64_reg_9022 <= sub_ln1057_3_fu_6336_p2[32'd11];
        tmp_65_reg_9027 <= {{sub_ln1057_3_fu_6336_p2[11:8]}};
        tmp_76_reg_9042 <= sub_ln1057_4_fu_6762_p2[32'd11];
        tmp_77_reg_9048 <= {{sub_ln1057_4_fu_6762_p2[11:8]}};
        tmp_78_reg_9053 <= sub_ln1057_5_fu_6780_p2[32'd11];
        tmp_79_reg_9058 <= {{sub_ln1057_5_fu_6780_p2[11:8]}};
        tmp_90_reg_9073 <= sub_ln1057_6_fu_7206_p2[32'd11];
        tmp_91_reg_9079 <= {{sub_ln1057_6_fu_7206_p2[11:8]}};
        tmp_92_reg_9084 <= sub_ln1057_7_fu_7224_p2[32'd11];
        tmp_93_reg_9089 <= {{sub_ln1057_7_fu_7224_p2[11:8]}};
        tmp_94_reg_8503_pp0_iter2_reg <= tmp_94_reg_8503_pp0_iter1_reg;
        tmp_94_reg_8503_pp0_iter3_reg <= tmp_94_reg_8503_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln833_fu_2839_p2 == 1'd0) & (icmp_ln843_fu_2870_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp110_i_reg_8460 <= cmp110_i_fu_2879_p2;
        lineBuffer_val_V_0_i_addr_reg_8449 <= zext_ln811_fu_2854_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln833_fu_2839_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln843_reg_8445 <= icmp_ln843_fu_2870_p2;
        tmp_94_reg_8503 <= or_ln1004_fu_2885_p2[32'd12];
        zext_ln811_reg_8440[9 : 0] <= zext_ln811_fu_2854_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixWindow_val_val_V_0_1_0_4_reg_8507 <= pixWindow_val_val_V_0_1_0_fu_460;
        pixWindow_val_val_V_0_1_1_4_reg_8512 <= pixWindow_val_val_V_0_1_1_fu_464;
        pixWindow_val_val_V_0_1_2_4_reg_8517 <= pixWindow_val_val_V_0_1_2_fu_468;
        pixWindow_val_val_V_0_2_0_4_reg_8522 <= pixWindow_val_val_V_0_2_0_fu_472;
        pixWindow_val_val_V_0_2_1_4_reg_8527 <= pixWindow_val_val_V_0_2_1_fu_476;
        pixWindow_val_val_V_0_2_2_4_reg_8532 <= pixWindow_val_val_V_0_2_2_fu_480;
        pixWindow_val_val_V_0_3_0_4_reg_8537 <= pixWindow_val_val_V_0_3_0_fu_484;
        pixWindow_val_val_V_0_3_1_4_reg_8542 <= pixWindow_val_val_V_0_3_1_fu_488;
        pixWindow_val_val_V_0_3_2_4_reg_8547 <= pixWindow_val_val_V_0_3_2_fu_492;
        pixWindow_val_val_V_0_4_0_4_reg_8552 <= pixWindow_val_val_V_0_4_0_fu_496;
        pixWindow_val_val_V_0_4_1_4_reg_8557 <= pixWindow_val_val_V_0_4_1_fu_500;
        pixWindow_val_val_V_0_4_2_4_reg_8562 <= pixWindow_val_val_V_0_4_2_fu_504;
        pixWindow_val_val_V_1_0_0_2_reg_8567 <= pixWindow_val_val_V_1_0_0_fu_508;
        pixWindow_val_val_V_1_0_1_2_reg_8572 <= pixWindow_val_val_V_1_0_1_fu_512;
        pixWindow_val_val_V_1_0_2_2_reg_8577 <= pixWindow_val_val_V_1_0_2_fu_516;
        pixWindow_val_val_V_1_1_0_5_reg_8582 <= pixWindow_val_val_V_1_1_0_fu_520;
        pixWindow_val_val_V_1_1_1_5_reg_8587 <= pixWindow_val_val_V_1_1_1_fu_524;
        pixWindow_val_val_V_1_1_2_5_reg_8592 <= pixWindow_val_val_V_1_1_2_fu_528;
        pixWindow_val_val_V_1_2_0_4_reg_8597 <= pixWindow_val_val_V_1_2_0_fu_532;
        pixWindow_val_val_V_1_2_1_4_reg_8602 <= pixWindow_val_val_V_1_2_1_fu_536;
        pixWindow_val_val_V_1_2_2_4_reg_8607 <= pixWindow_val_val_V_1_2_2_fu_540;
        pixWindow_val_val_V_1_3_0_4_reg_8612 <= pixWindow_val_val_V_1_3_0_fu_544;
        pixWindow_val_val_V_1_3_1_4_reg_8617 <= pixWindow_val_val_V_1_3_1_fu_548;
        pixWindow_val_val_V_1_3_2_4_reg_8622 <= pixWindow_val_val_V_1_3_2_fu_552;
        pixWindow_val_val_V_1_4_0_4_reg_8627 <= pixWindow_val_val_V_1_4_0_fu_556;
        pixWindow_val_val_V_1_4_1_4_reg_8632 <= pixWindow_val_val_V_1_4_1_fu_560;
        pixWindow_val_val_V_1_4_2_4_reg_8637 <= pixWindow_val_val_V_1_4_2_fu_564;
        pixWindow_val_val_V_2_1_0_4_reg_8642 <= pixWindow_val_val_V_2_1_0_fu_568;
        pixWindow_val_val_V_2_1_1_4_reg_8647 <= pixWindow_val_val_V_2_1_1_fu_572;
        pixWindow_val_val_V_2_1_2_4_reg_8652 <= pixWindow_val_val_V_2_1_2_fu_576;
        pixWindow_val_val_V_2_2_0_4_reg_8657 <= pixWindow_val_val_V_2_2_0_fu_580;
        pixWindow_val_val_V_2_2_1_4_reg_8662 <= pixWindow_val_val_V_2_2_1_fu_584;
        pixWindow_val_val_V_2_2_2_4_reg_8667 <= pixWindow_val_val_V_2_2_2_fu_588;
        pixWindow_val_val_V_2_3_0_4_reg_8672 <= pixWindow_val_val_V_2_3_0_fu_592;
        pixWindow_val_val_V_2_3_1_4_reg_8677 <= pixWindow_val_val_V_2_3_1_fu_596;
        pixWindow_val_val_V_2_3_2_4_reg_8682 <= pixWindow_val_val_V_2_3_2_fu_600;
        pixWindow_val_val_V_2_4_0_4_reg_8687 <= pixWindow_val_val_V_2_4_0_fu_604;
        pixWindow_val_val_V_2_4_1_4_reg_8692 <= pixWindow_val_val_V_2_4_1_fu_608;
        pixWindow_val_val_V_2_4_2_4_reg_8697 <= pixWindow_val_val_V_2_4_2_fu_612;
    end
end

always @ (*) begin
    if (((icmp_ln833_fu_2839_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_1_0_1_i_phi_fu_2445_p4 = pixWindow_val_val_V_0_1_0_fu_460;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_1_0_1_i_phi_fu_2445_p4 = select_ln909_11_fu_3906_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_1_0_1_i_phi_fu_2445_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_0_1_i_reg_2442;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_1_0_1_i_phi_fu_2445_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_0_1_i_reg_2442;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_1_1_1_i_phi_fu_2436_p4 = pixWindow_val_val_V_0_1_1_fu_464;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_1_1_1_i_phi_fu_2436_p4 = select_ln909_10_fu_3898_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_1_1_1_i_phi_fu_2436_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_1_1_i_reg_2433;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_1_1_1_i_phi_fu_2436_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_1_1_i_reg_2433;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_1_2_1_i_phi_fu_2427_p4 = pixWindow_val_val_V_0_1_2_fu_468;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_1_2_1_i_phi_fu_2427_p4 = select_ln909_9_fu_3890_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_1_2_1_i_phi_fu_2427_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_2_1_i_reg_2424;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_1_2_1_i_phi_fu_2427_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_2_1_i_reg_2424;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_2_0_1_i_phi_fu_2418_p4 = pixWindow_val_val_V_0_2_0_fu_472;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_2_0_1_i_phi_fu_2418_p4 = select_ln909_8_fu_3882_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_2_0_1_i_phi_fu_2418_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_2_0_1_i_reg_2415;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_2_0_1_i_phi_fu_2418_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_2_0_1_i_reg_2415;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_2_1_1_i_phi_fu_2409_p4 = pixWindow_val_val_V_0_2_1_fu_476;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_2_1_1_i_phi_fu_2409_p4 = select_ln909_7_fu_3874_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_2_1_1_i_phi_fu_2409_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_2_1_1_i_reg_2406;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_2_1_1_i_phi_fu_2409_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_2_1_1_i_reg_2406;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_2_2_1_i_phi_fu_2400_p4 = pixWindow_val_val_V_0_2_2_fu_480;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_2_2_1_i_phi_fu_2400_p4 = select_ln909_6_fu_3866_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_2_2_1_i_phi_fu_2400_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_2_2_1_i_reg_2397;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_2_2_1_i_phi_fu_2400_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_2_2_1_i_reg_2397;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_3_0_1_i_phi_fu_2391_p4 = pixWindow_val_val_V_0_3_0_fu_484;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_3_0_1_i_phi_fu_2391_p4 = select_ln909_5_fu_3858_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_3_0_1_i_phi_fu_2391_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_3_0_1_i_reg_2388;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_3_0_1_i_phi_fu_2391_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_3_0_1_i_reg_2388;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_3_1_1_i_phi_fu_2382_p4 = pixWindow_val_val_V_0_3_1_fu_488;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_3_1_1_i_phi_fu_2382_p4 = select_ln909_4_fu_3850_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_3_1_1_i_phi_fu_2382_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_3_1_1_i_reg_2379;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_3_1_1_i_phi_fu_2382_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_3_1_1_i_reg_2379;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_3_2_1_i_phi_fu_2373_p4 = pixWindow_val_val_V_0_3_2_fu_492;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_3_2_1_i_phi_fu_2373_p4 = select_ln909_3_fu_3842_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_3_2_1_i_phi_fu_2373_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_3_2_1_i_reg_2370;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_3_2_1_i_phi_fu_2373_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_3_2_1_i_reg_2370;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_4_0_1_i_phi_fu_2364_p4 = pixWindow_val_val_V_0_4_0_fu_496;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_4_0_1_i_phi_fu_2364_p4 = select_ln909_2_fu_3834_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_4_0_1_i_phi_fu_2364_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_4_0_1_i_reg_2361;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_4_0_1_i_phi_fu_2364_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_4_0_1_i_reg_2361;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_4_1_1_i_phi_fu_2355_p4 = pixWindow_val_val_V_0_4_1_fu_500;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_4_1_1_i_phi_fu_2355_p4 = select_ln909_1_fu_3826_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_4_1_1_i_phi_fu_2355_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_4_1_1_i_reg_2352;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_4_1_1_i_phi_fu_2355_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_4_1_1_i_reg_2352;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_4_2_1_i_phi_fu_2346_p4 = pixWindow_val_val_V_0_4_2_fu_504;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_4_2_1_i_phi_fu_2346_p4 = select_ln909_fu_3818_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_4_2_1_i_phi_fu_2346_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_4_2_1_i_reg_2343;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_4_2_1_i_phi_fu_2346_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_4_2_1_i_reg_2343;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_5_0_2_i_phi_fu_2337_p4 = pixWindow_val_val_V_0_8_0_fu_748;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_5_0_2_i_phi_fu_2337_p4 = pixWindow_val_val_V_0_5_0_fu_712;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_5_0_2_i_phi_fu_2337_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_5_0_2_i_reg_2334;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_5_0_2_i_phi_fu_2337_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_5_0_2_i_reg_2334;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_5_1_2_i_phi_fu_2328_p4 = pixWindow_val_val_V_0_8_1_fu_752;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_5_1_2_i_phi_fu_2328_p4 = pixWindow_val_val_V_0_5_1_fu_716;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_5_1_2_i_phi_fu_2328_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_5_1_2_i_reg_2325;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_5_1_2_i_phi_fu_2328_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_5_1_2_i_reg_2325;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_5_2_2_i_phi_fu_2319_p4 = pixWindow_val_val_V_0_8_2_fu_756;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_5_2_2_i_phi_fu_2319_p4 = pixWindow_val_val_V_0_5_2_fu_720;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_5_2_2_i_phi_fu_2319_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_5_2_2_i_reg_2316;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_5_2_2_i_phi_fu_2319_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_5_2_2_i_reg_2316;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_6_0_2_i_phi_fu_2310_p4 = pixWindow_val_val_V_0_8_0_fu_748;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_6_0_2_i_phi_fu_2310_p4 = pixWindow_val_val_V_0_6_0_fu_724;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_6_0_2_i_phi_fu_2310_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_0_2_i_reg_2307;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_6_0_2_i_phi_fu_2310_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_0_2_i_reg_2307;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_6_1_2_i_phi_fu_2301_p4 = pixWindow_val_val_V_0_8_1_fu_752;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_6_1_2_i_phi_fu_2301_p4 = pixWindow_val_val_V_0_6_1_fu_728;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_6_1_2_i_phi_fu_2301_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_1_2_i_reg_2298;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_6_1_2_i_phi_fu_2301_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_1_2_i_reg_2298;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_6_2_2_i_phi_fu_2292_p4 = pixWindow_val_val_V_0_8_2_fu_756;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_6_2_2_i_phi_fu_2292_p4 = pixWindow_val_val_V_0_6_2_fu_732;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_6_2_2_i_phi_fu_2292_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_2_2_i_reg_2289;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_6_2_2_i_phi_fu_2292_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_2_2_i_reg_2289;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_7_0_2_i_phi_fu_2283_p4 = pixWindow_val_val_V_0_8_0_fu_748;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_7_0_2_i_phi_fu_2283_p4 = pixWindow_val_val_V_0_7_0_fu_736;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_7_0_2_i_phi_fu_2283_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_0_2_i_reg_2280;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_7_0_2_i_phi_fu_2283_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_0_2_i_reg_2280;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_7_1_2_i_phi_fu_2274_p4 = pixWindow_val_val_V_0_8_1_fu_752;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_7_1_2_i_phi_fu_2274_p4 = pixWindow_val_val_V_0_7_1_fu_740;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_7_1_2_i_phi_fu_2274_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_1_2_i_reg_2271;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_7_1_2_i_phi_fu_2274_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_1_2_i_reg_2271;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_7_2_2_i_phi_fu_2265_p4 = pixWindow_val_val_V_0_8_2_fu_756;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_7_2_2_i_phi_fu_2265_p4 = pixWindow_val_val_V_0_7_2_fu_744;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_7_2_2_i_phi_fu_2265_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_2_2_i_reg_2262;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_7_2_2_i_phi_fu_2265_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_2_2_i_reg_2262;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_0_0_1_i_phi_fu_2256_p4 = pixWindow_val_val_V_1_0_0_fu_508;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_0_0_1_i_phi_fu_2256_p4 = select_ln909_26_fu_4026_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_0_0_1_i_phi_fu_2256_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_0_0_1_i_reg_2253;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_0_0_1_i_phi_fu_2256_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_0_0_1_i_reg_2253;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_0_1_1_i_phi_fu_2247_p4 = pixWindow_val_val_V_1_0_1_fu_512;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_0_1_1_i_phi_fu_2247_p4 = select_ln909_25_fu_4018_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_0_1_1_i_phi_fu_2247_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_0_1_1_i_reg_2244;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_0_1_1_i_phi_fu_2247_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_0_1_1_i_reg_2244;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_0_2_1_i_phi_fu_2238_p4 = pixWindow_val_val_V_1_0_2_fu_516;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_0_2_1_i_phi_fu_2238_p4 = select_ln909_24_fu_4010_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_0_2_1_i_phi_fu_2238_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_0_2_1_i_reg_2235;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_0_2_1_i_phi_fu_2238_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_0_2_1_i_reg_2235;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_1_0_1_i_phi_fu_2228_p4 = pixWindow_val_val_V_1_1_0_fu_520;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_1_0_1_i_phi_fu_2228_p4 = select_ln909_23_fu_4002_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_1_0_1_i_phi_fu_2228_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_1_0_1_i_reg_2225;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_1_0_1_i_phi_fu_2228_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_1_0_1_i_reg_2225;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_1_1_1_i_phi_fu_2218_p4 = pixWindow_val_val_V_1_1_1_fu_524;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_1_1_1_i_phi_fu_2218_p4 = select_ln909_22_fu_3994_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_1_1_1_i_phi_fu_2218_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_1_1_1_i_reg_2215;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_1_1_1_i_phi_fu_2218_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_1_1_1_i_reg_2215;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_1_2_1_i_phi_fu_2208_p4 = pixWindow_val_val_V_1_1_2_fu_528;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_1_2_1_i_phi_fu_2208_p4 = select_ln909_21_fu_3986_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_1_2_1_i_phi_fu_2208_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_1_2_1_i_reg_2205;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_1_2_1_i_phi_fu_2208_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_1_2_1_i_reg_2205;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_2_0_1_i_phi_fu_2198_p4 = pixWindow_val_val_V_1_2_0_fu_532;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_2_0_1_i_phi_fu_2198_p4 = select_ln909_20_fu_3978_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_2_0_1_i_phi_fu_2198_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_2_0_1_i_reg_2195;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_2_0_1_i_phi_fu_2198_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_2_0_1_i_reg_2195;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_2_1_1_i_phi_fu_2188_p4 = pixWindow_val_val_V_1_2_1_fu_536;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_2_1_1_i_phi_fu_2188_p4 = select_ln909_19_fu_3970_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_2_1_1_i_phi_fu_2188_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_2_1_1_i_reg_2185;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_2_1_1_i_phi_fu_2188_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_2_1_1_i_reg_2185;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_2_2_1_i_phi_fu_2178_p4 = pixWindow_val_val_V_1_2_2_fu_540;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_2_2_1_i_phi_fu_2178_p4 = select_ln909_18_fu_3962_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_2_2_1_i_phi_fu_2178_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_2_2_1_i_reg_2175;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_2_2_1_i_phi_fu_2178_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_2_2_1_i_reg_2175;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_3_0_1_i_phi_fu_2168_p4 = pixWindow_val_val_V_1_3_0_fu_544;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_3_0_1_i_phi_fu_2168_p4 = select_ln909_17_fu_3954_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_3_0_1_i_phi_fu_2168_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_3_0_1_i_reg_2165;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_3_0_1_i_phi_fu_2168_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_3_0_1_i_reg_2165;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_3_1_1_i_phi_fu_2158_p4 = pixWindow_val_val_V_1_3_1_fu_548;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_3_1_1_i_phi_fu_2158_p4 = select_ln909_16_fu_3946_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_3_1_1_i_phi_fu_2158_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_3_1_1_i_reg_2155;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_3_1_1_i_phi_fu_2158_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_3_1_1_i_reg_2155;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_3_2_1_i_phi_fu_2148_p4 = pixWindow_val_val_V_1_3_2_fu_552;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_3_2_1_i_phi_fu_2148_p4 = select_ln909_15_fu_3938_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_3_2_1_i_phi_fu_2148_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_3_2_1_i_reg_2145;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_3_2_1_i_phi_fu_2148_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_3_2_1_i_reg_2145;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_4_0_3_i_phi_fu_2138_p4 = pixWindow_val_val_V_1_4_0_fu_556;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_4_0_3_i_phi_fu_2138_p4 = select_ln909_14_fu_3930_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_4_0_3_i_phi_fu_2138_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_4_0_3_i_reg_2135;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_4_0_3_i_phi_fu_2138_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_4_0_3_i_reg_2135;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_4_1_3_i_phi_fu_2128_p4 = pixWindow_val_val_V_1_4_1_fu_560;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_4_1_3_i_phi_fu_2128_p4 = select_ln909_13_fu_3922_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_4_1_3_i_phi_fu_2128_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_4_1_3_i_reg_2125;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_4_1_3_i_phi_fu_2128_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_4_1_3_i_reg_2125;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_4_2_3_i_phi_fu_2118_p4 = pixWindow_val_val_V_1_4_2_fu_564;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_4_2_3_i_phi_fu_2118_p4 = select_ln909_12_fu_3914_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_4_2_3_i_phi_fu_2118_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_4_2_3_i_reg_2115;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_4_2_3_i_phi_fu_2118_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_4_2_3_i_reg_2115;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_5_0_2_i_phi_fu_2109_p4 = pixWindow_val_val_V_1_8_0_fu_700;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_5_0_2_i_phi_fu_2109_p4 = pixWindow_val_val_V_1_5_0_fu_664;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_5_0_2_i_phi_fu_2109_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_0_2_i_reg_2106;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_5_0_2_i_phi_fu_2109_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_0_2_i_reg_2106;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_5_1_2_i_phi_fu_2100_p4 = pixWindow_val_val_V_1_8_1_fu_704;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_5_1_2_i_phi_fu_2100_p4 = pixWindow_val_val_V_1_5_1_fu_668;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_5_1_2_i_phi_fu_2100_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_1_2_i_reg_2097;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_5_1_2_i_phi_fu_2100_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_1_2_i_reg_2097;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_5_2_2_i_phi_fu_2091_p4 = pixWindow_val_val_V_1_8_2_fu_708;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_5_2_2_i_phi_fu_2091_p4 = pixWindow_val_val_V_1_5_2_fu_672;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_5_2_2_i_phi_fu_2091_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_2_2_i_reg_2088;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_5_2_2_i_phi_fu_2091_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_2_2_i_reg_2088;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_6_0_2_i_phi_fu_2082_p4 = pixWindow_val_val_V_1_8_0_fu_700;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_6_0_2_i_phi_fu_2082_p4 = pixWindow_val_val_V_1_6_0_fu_676;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_6_0_2_i_phi_fu_2082_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_0_2_i_reg_2079;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_6_0_2_i_phi_fu_2082_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_0_2_i_reg_2079;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_6_1_2_i_phi_fu_2073_p4 = pixWindow_val_val_V_1_8_1_fu_704;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_6_1_2_i_phi_fu_2073_p4 = pixWindow_val_val_V_1_6_1_fu_680;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_6_1_2_i_phi_fu_2073_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_1_2_i_reg_2070;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_6_1_2_i_phi_fu_2073_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_1_2_i_reg_2070;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_6_2_2_i_phi_fu_2064_p4 = pixWindow_val_val_V_1_8_2_fu_708;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_6_2_2_i_phi_fu_2064_p4 = pixWindow_val_val_V_1_6_2_fu_684;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_6_2_2_i_phi_fu_2064_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_2_2_i_reg_2061;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_6_2_2_i_phi_fu_2064_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_2_2_i_reg_2061;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_7_0_2_i_phi_fu_2055_p4 = pixWindow_val_val_V_1_8_0_fu_700;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_7_0_2_i_phi_fu_2055_p4 = pixWindow_val_val_V_1_7_0_fu_688;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_7_0_2_i_phi_fu_2055_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_0_2_i_reg_2052;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_7_0_2_i_phi_fu_2055_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_0_2_i_reg_2052;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_7_1_2_i_phi_fu_2046_p4 = pixWindow_val_val_V_1_8_1_fu_704;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_7_1_2_i_phi_fu_2046_p4 = pixWindow_val_val_V_1_7_1_fu_692;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_7_1_2_i_phi_fu_2046_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_1_2_i_reg_2043;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_7_1_2_i_phi_fu_2046_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_1_2_i_reg_2043;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_7_2_2_i_phi_fu_2037_p4 = pixWindow_val_val_V_1_8_2_fu_708;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_7_2_2_i_phi_fu_2037_p4 = pixWindow_val_val_V_1_7_2_fu_696;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_7_2_2_i_phi_fu_2037_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_2_2_i_reg_2034;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_7_2_2_i_phi_fu_2037_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_2_2_i_reg_2034;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_1_0_1_i_phi_fu_2028_p4 = pixWindow_val_val_V_2_1_0_fu_568;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_1_0_1_i_phi_fu_2028_p4 = select_ln909_38_fu_4122_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_1_0_1_i_phi_fu_2028_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_0_1_i_reg_2025;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_1_0_1_i_phi_fu_2028_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_0_1_i_reg_2025;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_1_1_1_i_phi_fu_2019_p4 = pixWindow_val_val_V_2_1_1_fu_572;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_1_1_1_i_phi_fu_2019_p4 = select_ln909_37_fu_4114_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_1_1_1_i_phi_fu_2019_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_1_1_i_reg_2016;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_1_1_1_i_phi_fu_2019_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_1_1_i_reg_2016;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_1_2_1_i_phi_fu_2010_p4 = pixWindow_val_val_V_2_1_2_fu_576;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_1_2_1_i_phi_fu_2010_p4 = select_ln909_36_fu_4106_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_1_2_1_i_phi_fu_2010_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_2_1_i_reg_2007;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_1_2_1_i_phi_fu_2010_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_2_1_i_reg_2007;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_2_0_1_i_phi_fu_2001_p4 = pixWindow_val_val_V_2_2_0_fu_580;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_2_0_1_i_phi_fu_2001_p4 = select_ln909_35_fu_4098_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_2_0_1_i_phi_fu_2001_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_2_0_1_i_reg_1998;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_2_0_1_i_phi_fu_2001_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_2_0_1_i_reg_1998;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_2_1_1_i_phi_fu_1992_p4 = pixWindow_val_val_V_2_2_1_fu_584;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_2_1_1_i_phi_fu_1992_p4 = select_ln909_34_fu_4090_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_2_1_1_i_phi_fu_1992_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_2_1_1_i_reg_1989;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_2_1_1_i_phi_fu_1992_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_2_1_1_i_reg_1989;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_2_2_1_i_phi_fu_1983_p4 = pixWindow_val_val_V_2_2_2_fu_588;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_2_2_1_i_phi_fu_1983_p4 = select_ln909_33_fu_4082_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_2_2_1_i_phi_fu_1983_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_2_2_1_i_reg_1980;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_2_2_1_i_phi_fu_1983_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_2_2_1_i_reg_1980;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_3_0_1_i_phi_fu_1974_p4 = pixWindow_val_val_V_2_3_0_fu_592;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_3_0_1_i_phi_fu_1974_p4 = select_ln909_32_fu_4074_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_3_0_1_i_phi_fu_1974_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_3_0_1_i_reg_1971;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_3_0_1_i_phi_fu_1974_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_3_0_1_i_reg_1971;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_3_1_1_i_phi_fu_1965_p4 = pixWindow_val_val_V_2_3_1_fu_596;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_3_1_1_i_phi_fu_1965_p4 = select_ln909_31_fu_4066_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_3_1_1_i_phi_fu_1965_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_3_1_1_i_reg_1962;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_3_1_1_i_phi_fu_1965_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_3_1_1_i_reg_1962;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_3_2_1_i_phi_fu_1956_p4 = pixWindow_val_val_V_2_3_2_fu_600;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_3_2_1_i_phi_fu_1956_p4 = select_ln909_30_fu_4058_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_3_2_1_i_phi_fu_1956_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_3_2_1_i_reg_1953;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_3_2_1_i_phi_fu_1956_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_3_2_1_i_reg_1953;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_4_0_1_i_phi_fu_1947_p4 = pixWindow_val_val_V_2_4_0_fu_604;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_4_0_1_i_phi_fu_1947_p4 = select_ln909_29_fu_4050_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_4_0_1_i_phi_fu_1947_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_4_0_1_i_reg_1944;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_4_0_1_i_phi_fu_1947_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_4_0_1_i_reg_1944;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_4_1_1_i_phi_fu_1938_p4 = pixWindow_val_val_V_2_4_1_fu_608;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_4_1_1_i_phi_fu_1938_p4 = select_ln909_28_fu_4042_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_4_1_1_i_phi_fu_1938_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_4_1_1_i_reg_1935;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_4_1_1_i_phi_fu_1938_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_4_1_1_i_reg_1935;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_4_2_1_i_phi_fu_1929_p4 = pixWindow_val_val_V_2_4_2_fu_612;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_4_2_1_i_phi_fu_1929_p4 = select_ln909_27_fu_4034_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_4_2_1_i_phi_fu_1929_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_4_2_1_i_reg_1926;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_4_2_1_i_phi_fu_1929_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_4_2_1_i_reg_1926;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_5_0_2_i_phi_fu_1920_p4 = pixWindow_val_val_V_2_8_0_fu_652;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_5_0_2_i_phi_fu_1920_p4 = pixWindow_val_val_V_2_5_0_fu_616;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_5_0_2_i_phi_fu_1920_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_5_0_2_i_reg_1917;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_5_0_2_i_phi_fu_1920_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_5_0_2_i_reg_1917;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_5_1_2_i_phi_fu_1911_p4 = pixWindow_val_val_V_2_8_1_fu_656;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_5_1_2_i_phi_fu_1911_p4 = pixWindow_val_val_V_2_5_1_fu_620;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_5_1_2_i_phi_fu_1911_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_5_1_2_i_reg_1908;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_5_1_2_i_phi_fu_1911_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_5_1_2_i_reg_1908;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_5_2_2_i_phi_fu_1902_p4 = pixWindow_val_val_V_2_8_2_fu_660;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_5_2_2_i_phi_fu_1902_p4 = pixWindow_val_val_V_2_5_2_fu_624;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_5_2_2_i_phi_fu_1902_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_5_2_2_i_reg_1899;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_5_2_2_i_phi_fu_1902_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_5_2_2_i_reg_1899;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_6_0_2_i_phi_fu_1893_p4 = pixWindow_val_val_V_2_8_0_fu_652;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_6_0_2_i_phi_fu_1893_p4 = pixWindow_val_val_V_2_6_0_fu_628;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_6_0_2_i_phi_fu_1893_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_0_2_i_reg_1890;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_6_0_2_i_phi_fu_1893_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_0_2_i_reg_1890;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_6_1_2_i_phi_fu_1884_p4 = pixWindow_val_val_V_2_8_1_fu_656;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_6_1_2_i_phi_fu_1884_p4 = pixWindow_val_val_V_2_6_1_fu_632;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_6_1_2_i_phi_fu_1884_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_1_2_i_reg_1881;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_6_1_2_i_phi_fu_1884_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_1_2_i_reg_1881;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_6_2_2_i_phi_fu_1875_p4 = pixWindow_val_val_V_2_8_2_fu_660;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_6_2_2_i_phi_fu_1875_p4 = pixWindow_val_val_V_2_6_2_fu_636;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_6_2_2_i_phi_fu_1875_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_2_2_i_reg_1872;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_6_2_2_i_phi_fu_1875_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_2_2_i_reg_1872;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_7_0_2_i_phi_fu_1866_p4 = pixWindow_val_val_V_2_8_0_fu_652;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_7_0_2_i_phi_fu_1866_p4 = pixWindow_val_val_V_2_7_0_fu_640;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_7_0_2_i_phi_fu_1866_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_0_2_i_reg_1863;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_7_0_2_i_phi_fu_1866_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_0_2_i_reg_1863;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_7_1_2_i_phi_fu_1857_p4 = pixWindow_val_val_V_2_8_1_fu_656;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_7_1_2_i_phi_fu_1857_p4 = pixWindow_val_val_V_2_7_1_fu_644;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_7_1_2_i_phi_fu_1857_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_1_2_i_reg_1854;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_7_1_2_i_phi_fu_1857_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_1_2_i_reg_1854;
    end
end

always @ (*) begin
    if ((icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_7_2_2_i_phi_fu_1848_p4 = pixWindow_val_val_V_2_8_2_fu_660;
        end else if ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_7_2_2_i_phi_fu_1848_p4 = pixWindow_val_val_V_2_7_2_fu_648;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_7_2_2_i_phi_fu_1848_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_2_2_i_reg_1845;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_7_2_2_i_phi_fu_1848_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_2_2_i_reg_1845;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_x_load = 12'd0;
    end else begin
        ap_sig_allocacmp_x_load = x_fu_452;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_x_load_3 = 12'd0;
    end else begin
        ap_sig_allocacmp_x_load_3 = x_fu_452;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_x_load_4 = 12'd0;
    end else begin
        ap_sig_allocacmp_x_load_4 = x_fu_452;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_z_2 = 10'd0;
    end else begin
        ap_sig_allocacmp_z_2 = z_fu_456;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op338_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgRB_blk_n = imgRB_empty_n;
    end else begin
        imgRB_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op338_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgRB_read = 1'b1;
    end else begin
        imgRB_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_94_reg_8503_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        imgRgb_blk_n = imgRgb_full_n;
    end else begin
        imgRgb_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_94_reg_8503_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        imgRgb_write = 1'b1;
    end else begin
        imgRgb_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_val_V_0_i_ce0 = 1'b1;
    end else begin
        lineBuffer_val_V_0_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_val_V_0_i_ce1 = 1'b1;
    end else begin
        lineBuffer_val_V_0_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp37_i == 1'd1) & (icmp_ln843_reg_8445 == 1'd1) & (icmp_ln833_reg_8436 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_val_V_0_i_we0 = 1'b1;
    end else begin
        lineBuffer_val_V_0_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lineBuffer_val_V_1_i_ce0 = 1'b1;
    end else begin
        lineBuffer_val_V_1_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_val_V_1_i_ce1 = 1'b1;
    end else begin
        lineBuffer_val_V_1_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lineBuffer_val_V_1_i_we0 = 1'b1;
    end else begin
        lineBuffer_val_V_1_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_0_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_0_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_10_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_10_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_11_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_11_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_1_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_1_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_2_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_2_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_3_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_3_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_4_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_4_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_5_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_5_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_6_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_6_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_7_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_7_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_8_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_8_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_9_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_9_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_0_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_0_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_10_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_10_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_11_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_11_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_1_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_1_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_2_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_2_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_3_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_3_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_4_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_4_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_5_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_5_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_6_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_6_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_7_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_7_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_8_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_8_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_9_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_9_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_0_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_0_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_10_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_10_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_11_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_11_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_1_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_1_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_2_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_2_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_3_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_3_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_4_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_4_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_5_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_5_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_6_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_6_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_7_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_7_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_8_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_8_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_9_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_9_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_1_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_1_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_1_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_1_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_1_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_1_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_2_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_2_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_2_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_2_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_2_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_2_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_3_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_3_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_3_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_3_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_3_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_3_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_4_0_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_4_0_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_4_1_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_4_1_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_4_2_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_4_2_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_0_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_0_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_0_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_0_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_0_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_0_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_1_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_1_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_1_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_1_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_1_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_1_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_2_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_2_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_2_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_2_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_2_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_2_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_3_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_3_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_3_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_3_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_3_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_3_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_4_0_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_4_0_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_4_1_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_4_1_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_4_2_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_4_2_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_1_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_1_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_1_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_1_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_1_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_1_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_2_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_2_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_2_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_2_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_2_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_2_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_3_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_3_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_3_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_3_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_3_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_3_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_4_0_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_4_0_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_4_1_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_4_1_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln833_reg_8436_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_4_2_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_4_2_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign PixBufVal_val_V_0_fu_4130_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_0_fu_664 : pixWindow_val_val_V_2_5_0_fu_616);

assign PixBufVal_val_V_10_fu_4200_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_8_1_fu_704 : pixWindow_val_val_V_2_8_1_fu_656);

assign PixBufVal_val_V_1_fu_4137_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_1_fu_668 : pixWindow_val_val_V_2_5_1_fu_620);

assign PixBufVal_val_V_2_fu_4144_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_2_fu_672 : pixWindow_val_val_V_2_5_2_fu_624);

assign PixBufVal_val_V_3_fu_4151_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_6_0_fu_676 : pixWindow_val_val_V_2_6_0_fu_628);

assign PixBufVal_val_V_4_fu_4158_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_6_1_fu_680 : pixWindow_val_val_V_2_6_1_fu_632);

assign PixBufVal_val_V_5_fu_4165_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_6_2_fu_684 : pixWindow_val_val_V_2_6_2_fu_636);

assign PixBufVal_val_V_6_fu_4172_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_7_0_fu_688 : pixWindow_val_val_V_2_7_0_fu_640);

assign PixBufVal_val_V_7_fu_4179_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_7_1_fu_692 : pixWindow_val_val_V_2_7_1_fu_644);

assign PixBufVal_val_V_8_fu_4186_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_7_2_fu_696 : pixWindow_val_val_V_2_7_2_fu_648);

assign PixBufVal_val_V_9_fu_4193_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_8_0_fu_700 : pixWindow_val_val_V_2_8_0_fu_652);

assign add_ln1525_27_fu_5523_p2 = (zext_ln225_2_fu_5516_p1 + zext_ln225_3_fu_5519_p1);

assign add_ln1525_28_fu_4461_p2 = (zext_ln225_5_fu_4457_p1 + zext_ln225_4_fu_4453_p1);

assign add_ln1525_29_fu_5536_p2 = (zext_ln225_6_fu_5529_p1 + zext_ln225_7_fu_5532_p1);

assign add_ln1525_30_fu_5554_p2 = ($signed(sext_ln225_12_fu_5551_p1) + $signed(sext_ln225_fu_5548_p1));

assign add_ln1525_31_fu_5634_p2 = ($signed(sext_ln225_14_fu_5631_p1) + $signed(sext_ln225_13_fu_5628_p1));

assign add_ln1525_32_fu_5710_p2 = ($signed(sext_ln225_16_fu_5707_p1) + $signed(sext_ln225_15_fu_5704_p1));

assign add_ln1525_33_fu_5786_p2 = ($signed(sext_ln225_18_fu_5783_p1) + $signed(sext_ln225_17_fu_5780_p1));

assign add_ln1525_34_fu_4719_p2 = (zext_ln225_9_fu_4715_p1 + zext_ln225_8_fu_4711_p1);

assign add_ln1525_35_fu_5973_p2 = (zext_ln225_10_fu_5966_p1 + zext_ln225_11_fu_5969_p1);

assign add_ln1525_36_fu_4733_p2 = (zext_ln225_13_fu_4729_p1 + zext_ln225_12_fu_4725_p1);

assign add_ln1525_37_fu_5986_p2 = (zext_ln225_14_fu_5979_p1 + zext_ln225_15_fu_5982_p1);

assign add_ln1525_38_fu_6004_p2 = ($signed(sext_ln225_20_fu_6001_p1) + $signed(sext_ln225_19_fu_5998_p1));

assign add_ln1525_39_fu_6084_p2 = ($signed(sext_ln225_22_fu_6081_p1) + $signed(sext_ln225_21_fu_6078_p1));

assign add_ln1525_40_fu_6160_p2 = ($signed(sext_ln225_24_fu_6157_p1) + $signed(sext_ln225_23_fu_6154_p1));

assign add_ln1525_41_fu_6236_p2 = ($signed(sext_ln225_26_fu_6233_p1) + $signed(sext_ln225_25_fu_6230_p1));

assign add_ln1525_42_fu_4979_p2 = (zext_ln225_17_fu_4975_p1 + zext_ln225_16_fu_4971_p1);

assign add_ln1525_43_fu_6423_p2 = (zext_ln225_18_fu_6416_p1 + zext_ln225_19_fu_6419_p1);

assign add_ln1525_44_fu_4993_p2 = (zext_ln225_21_fu_4989_p1 + zext_ln225_20_fu_4985_p1);

assign add_ln1525_45_fu_6436_p2 = (zext_ln225_22_fu_6429_p1 + zext_ln225_23_fu_6432_p1);

assign add_ln1525_46_fu_6451_p2 = ($signed(sext_ln225_27_fu_6448_p1) + $signed(sext_ln225_12_fu_5551_p1));

assign add_ln1525_47_fu_6528_p2 = ($signed(sext_ln225_28_fu_6525_p1) + $signed(sext_ln225_14_fu_5631_p1));

assign add_ln1525_48_fu_6604_p2 = ($signed(sext_ln225_30_fu_6601_p1) + $signed(sext_ln225_29_fu_6598_p1));

assign add_ln1525_49_fu_6680_p2 = ($signed(sext_ln225_32_fu_6677_p1) + $signed(sext_ln225_31_fu_6674_p1));

assign add_ln1525_50_fu_5227_p2 = (zext_ln225_25_fu_5223_p1 + zext_ln225_24_fu_5219_p1);

assign add_ln1525_51_fu_6867_p2 = (zext_ln225_26_fu_6860_p1 + zext_ln225_27_fu_6863_p1);

assign add_ln1525_52_fu_5241_p2 = (zext_ln225_29_fu_5237_p1 + zext_ln225_28_fu_5233_p1);

assign add_ln1525_53_fu_6880_p2 = (zext_ln225_30_fu_6873_p1 + zext_ln225_31_fu_6876_p1);

assign add_ln1525_54_fu_6895_p2 = ($signed(sext_ln225_33_fu_6892_p1) + $signed(sext_ln225_20_fu_6001_p1));

assign add_ln1525_55_fu_6972_p2 = ($signed(sext_ln225_34_fu_6969_p1) + $signed(sext_ln225_22_fu_6081_p1));

assign add_ln1525_56_fu_7048_p2 = ($signed(sext_ln225_36_fu_7045_p1) + $signed(sext_ln225_35_fu_7042_p1));

assign add_ln1525_57_fu_7124_p2 = ($signed(sext_ln225_38_fu_7121_p1) + $signed(sext_ln225_37_fu_7118_p1));

assign add_ln1525_fu_4447_p2 = (zext_ln225_1_fu_4443_p1 + zext_ln225_fu_4439_p1);

assign add_ln838_fu_2845_p2 = (ap_sig_allocacmp_z_2 + 10'd1);

assign and_ln995_1_fu_7405_p2 = (xor_ln966_2_i & tmp_64_reg_9022);

assign and_ln995_2_fu_7495_p2 = (xor_ln966_1_i & tmp_78_reg_9053);

assign and_ln995_3_fu_7585_p2 = (xor_ln966_2_i & tmp_92_reg_9084);

assign and_ln995_fu_7315_p2 = (xor_ln966_1_i & tmp_50_reg_8991);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((tmp_94_reg_8503_pp0_iter3_reg == 1'd0) & (imgRgb_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_predicate_op338_read_state2 == 1'b1) & (imgRB_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((tmp_94_reg_8503_pp0_iter3_reg == 1'd0) & (imgRgb_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_predicate_op338_read_state2 == 1'b1) & (imgRB_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((tmp_94_reg_8503_pp0_iter3_reg == 1'd0) & (imgRgb_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_predicate_op338_read_state2 == 1'b1) & (imgRB_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op338_read_state2 == 1'b1) & (imgRB_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((tmp_94_reg_8503_pp0_iter3_reg == 1'd0) & (imgRgb_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_4297 = ((icmp_ln843_reg_8445 == 1'd1) & (icmp_ln833_reg_8436 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_4301 = ((cmp37_i_read_reg_8404 == 1'd0) & (icmp_ln843_reg_8445 == 1'd1) & (icmp_ln833_reg_8436 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_4305 = ((cmp37_i == 1'd1) & (icmp_ln843_reg_8445 == 1'd1) & (icmp_ln833_reg_8436 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_enable_operation_262 = (ap_predicate_op262_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_264 = (ap_predicate_op264_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_275 = (ap_predicate_op275_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_288 = (ap_predicate_op288_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_351 = (ap_predicate_op351_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_495 = (ap_predicate_op495_store_state3 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_0_1_i_reg_2442 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_1_1_i_reg_2433 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_2_1_i_reg_2424 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_2_0_1_i_reg_2415 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_2_1_1_i_reg_2406 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_2_2_1_i_reg_2397 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_3_0_1_i_reg_2388 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_3_1_1_i_reg_2379 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_3_2_1_i_reg_2370 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_4_0_1_i_reg_2361 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_4_1_1_i_reg_2352 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_4_2_1_i_reg_2343 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_5_0_2_i_reg_2334 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_5_1_2_i_reg_2325 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_5_2_2_i_reg_2316 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_0_2_i_reg_2307 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_1_2_i_reg_2298 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_2_2_i_reg_2289 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_0_2_i_reg_2280 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_1_2_i_reg_2271 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_2_2_i_reg_2262 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_0_0_1_i_reg_2253 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_0_1_1_i_reg_2244 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_0_2_1_i_reg_2235 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_1_0_1_i_reg_2225 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_1_1_1_i_reg_2215 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_1_2_1_i_reg_2205 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_2_0_1_i_reg_2195 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_2_1_1_i_reg_2185 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_2_2_1_i_reg_2175 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_3_0_1_i_reg_2165 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_3_1_1_i_reg_2155 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_3_2_1_i_reg_2145 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_4_0_3_i_reg_2135 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_4_1_3_i_reg_2125 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_4_2_3_i_reg_2115 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_0_2_i_reg_2106 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_1_2_i_reg_2097 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_2_2_i_reg_2088 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_0_2_i_reg_2079 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_1_2_i_reg_2070 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_2_2_i_reg_2061 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_0_2_i_reg_2052 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_1_2_i_reg_2043 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_2_2_i_reg_2034 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_0_1_i_reg_2025 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_1_1_i_reg_2016 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_2_1_i_reg_2007 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_2_0_1_i_reg_1998 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_2_1_1_i_reg_1989 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_2_2_1_i_reg_1980 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_3_0_1_i_reg_1971 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_3_1_1_i_reg_1962 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_3_2_1_i_reg_1953 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_4_0_1_i_reg_1944 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_4_1_1_i_reg_1935 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_4_2_1_i_reg_1926 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_5_0_2_i_reg_1917 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_5_1_2_i_reg_1908 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_5_2_2_i_reg_1899 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_0_2_i_reg_1890 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_1_2_i_reg_1881 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_2_2_i_reg_1872 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_0_2_i_reg_1863 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_1_2_i_reg_1854 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_2_2_i_reg_1845 = 'bx;

always @ (*) begin
    ap_predicate_op262_load_state1 = ((icmp_ln833_fu_2839_p2 == 1'd0) & (icmp_ln843_fu_2870_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op264_load_state1 = ((icmp_ln833_fu_2839_p2 == 1'd0) & (icmp_ln843_fu_2870_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op275_load_state2 = ((icmp_ln843_reg_8445 == 1'd1) & (icmp_ln833_reg_8436 == 1'd0));
end

always @ (*) begin
    ap_predicate_op288_load_state2 = ((icmp_ln843_reg_8445 == 1'd1) & (icmp_ln833_reg_8436 == 1'd0));
end

always @ (*) begin
    ap_predicate_op338_read_state2 = ((cmp37_i == 1'd1) & (icmp_ln843_reg_8445 == 1'd1) & (icmp_ln833_reg_8436 == 1'd0));
end

always @ (*) begin
    ap_predicate_op351_store_state2 = ((cmp37_i == 1'd1) & (icmp_ln843_reg_8445 == 1'd1) & (icmp_ln833_reg_8436 == 1'd0));
end

always @ (*) begin
    ap_predicate_op495_store_state3 = ((icmp_ln843_reg_8445_pp0_iter1_reg == 1'd1) & (icmp_ln833_reg_8436_pp0_iter1_reg == 1'd0));
end

assign cmp110_i_fu_2879_p2 = ((ap_sig_allocacmp_x_load_3 == 12'd0) ? 1'b1 : 1'b0);

assign cmp37_i_read_reg_8404 = cmp37_i;

assign icmp_ln1057_25_fu_5992_p2 = ((add_ln1525_35_fu_5973_p2 < add_ln1525_37_fu_5986_p2) ? 1'b1 : 1'b0);

assign icmp_ln1057_26_fu_6442_p2 = ((add_ln1525_43_fu_6423_p2 < add_ln1525_45_fu_6436_p2) ? 1'b1 : 1'b0);

assign icmp_ln1057_27_fu_6886_p2 = ((add_ln1525_51_fu_6867_p2 < add_ln1525_53_fu_6880_p2) ? 1'b1 : 1'b0);

assign icmp_ln1057_fu_5542_p2 = ((add_ln1525_27_fu_5523_p2 < add_ln1525_29_fu_5536_p2) ? 1'b1 : 1'b0);

assign icmp_ln833_fu_2839_p2 = ((ap_sig_allocacmp_z_2 == add_ln830_1_i) ? 1'b1 : 1'b0);

assign icmp_ln843_fu_2870_p2 = ((ap_sig_allocacmp_x_load < width_cast) ? 1'b1 : 1'b0);

assign icmp_ln994_1_fu_7362_p2 = (($signed(tmp_63_reg_9017) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln994_2_fu_7452_p2 = (($signed(tmp_77_reg_9048) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln994_3_fu_7542_p2 = (($signed(tmp_91_reg_9079) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln994_fu_7272_p2 = (($signed(tmp_49_reg_8986) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln995_1_fu_7393_p2 = (($signed(tmp_65_reg_9027) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln995_2_fu_7483_p2 = (($signed(tmp_79_reg_9058) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln995_3_fu_7573_p2 = (($signed(tmp_93_reg_9089) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln995_fu_7303_p2 = (($signed(tmp_51_reg_8996) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign imgRgb_din = {{{{{{{{{{{{select_ln995_12_fu_7589_p3}, {select_ln995_15_fu_7618_p3}}, {pixWindow_val_val_V_1_4_1_3_i_reg_2125_pp0_iter3_reg}}, {select_ln995_8_fu_7499_p3}}, {select_ln995_11_fu_7528_p3}}, {pixWindow_val_val_V_1_3_1_1_i_reg_2155_pp0_iter3_reg}}, {select_ln995_4_fu_7409_p3}}, {select_ln995_7_fu_7438_p3}}, {pixWindow_val_val_V_1_2_1_1_i_reg_2185_pp0_iter3_reg}}, {select_ln995_fu_7319_p3}}, {select_ln995_3_fu_7348_p3}}, {pixWindow_val_val_V_1_1_1_1_i_reg_2215_pp0_iter3_reg}};

assign lineBuffer_val_V_0_i_address0 = lineBuffer_val_V_0_i_addr_reg_8449;

assign lineBuffer_val_V_0_i_address1 = zext_ln811_fu_2854_p1;

assign lineBuffer_val_V_0_i_d0 = imgRB_dout;

assign lineBuffer_val_V_1_i_address0 = zext_ln811_reg_8440_pp0_iter1_reg;

assign lineBuffer_val_V_1_i_address1 = zext_ln811_fu_2854_p1;

assign lineBuffer_val_V_1_i_d0 = {{{{{{{{{{{{select_ln927_11_fu_4207_p3}, {PixBufVal_val_V_10_fu_4200_p3}}, {PixBufVal_val_V_9_fu_4193_p3}}, {PixBufVal_val_V_8_fu_4186_p3}}, {PixBufVal_val_V_7_fu_4179_p3}}, {PixBufVal_val_V_6_fu_4172_p3}}, {PixBufVal_val_V_5_fu_4165_p3}}, {PixBufVal_val_V_4_fu_4158_p3}}, {PixBufVal_val_V_3_fu_4151_p3}}, {PixBufVal_val_V_2_fu_4144_p3}}, {PixBufVal_val_V_1_fu_4137_p3}}, {PixBufVal_val_V_0_fu_4130_p3}};

assign or_ln1004_fu_2885_p2 = (out_y_i | out_x_fu_2864_p2);

assign or_ln994_1_fu_7380_p2 = (tmp_62_reg_9011 | icmp_ln994_1_fu_7362_p2);

assign or_ln994_2_fu_7470_p2 = (tmp_76_reg_9042 | icmp_ln994_2_fu_7452_p2);

assign or_ln994_3_fu_7560_p2 = (tmp_90_reg_9073 | icmp_ln994_3_fu_7542_p2);

assign or_ln994_fu_7290_p2 = (tmp_48_reg_8980 | icmp_ln994_fu_7272_p2);

assign or_ln995_1_fu_7425_p2 = (icmp_ln966_1_i | and_ln995_1_fu_7405_p2);

assign or_ln995_2_fu_7515_p2 = (icmp_ln966_i | and_ln995_2_fu_7495_p2);

assign or_ln995_3_fu_7605_p2 = (icmp_ln966_1_i | and_ln995_3_fu_7585_p2);

assign or_ln995_fu_7335_p2 = (icmp_ln966_i | and_ln995_fu_7315_p2);

assign out_x_fu_2864_p2 = ($signed(zext_ln833_fu_2860_p1) + $signed(13'd8188));

assign pixBuf_val_V_0_0_1_i_out = pixWindow_val_val_V_2_5_0_fu_616;

assign pixBuf_val_V_0_0_2_fu_2918_p1 = lineBuffer_val_V_0_i_q1[7:0];

assign pixBuf_val_V_0_0_fu_3326_p1 = imgRB_dout[7:0];

assign pixBuf_val_V_0_10_1_i_out = pixWindow_val_val_V_2_8_1_fu_656;

assign pixBuf_val_V_0_11_1_i_out = pixWindow_val_val_V_2_8_2_fu_660;

assign pixBuf_val_V_0_1_1_i_out = pixWindow_val_val_V_2_5_1_fu_620;

assign pixBuf_val_V_0_2_1_i_out = pixWindow_val_val_V_2_5_2_fu_624;

assign pixBuf_val_V_0_3_1_i_out = pixWindow_val_val_V_2_6_0_fu_628;

assign pixBuf_val_V_0_4_1_i_out = pixWindow_val_val_V_2_6_1_fu_632;

assign pixBuf_val_V_0_5_1_i_out = pixWindow_val_val_V_2_6_2_fu_636;

assign pixBuf_val_V_0_6_1_i_out = pixWindow_val_val_V_2_7_0_fu_640;

assign pixBuf_val_V_0_7_1_i_out = pixWindow_val_val_V_2_7_1_fu_644;

assign pixBuf_val_V_0_8_1_i_out = pixWindow_val_val_V_2_7_2_fu_648;

assign pixBuf_val_V_0_9_1_i_out = pixWindow_val_val_V_2_8_0_fu_652;

assign pixBuf_val_V_1_0_1_i_out = pixWindow_val_val_V_1_5_0_fu_664;

assign pixBuf_val_V_1_10_1_i_out = pixWindow_val_val_V_1_8_1_fu_704;

assign pixBuf_val_V_1_11_1_i_out = pixWindow_val_val_V_1_8_2_fu_708;

assign pixBuf_val_V_1_1_1_i_out = pixWindow_val_val_V_1_5_1_fu_668;

assign pixBuf_val_V_1_2_1_i_out = pixWindow_val_val_V_1_5_2_fu_672;

assign pixBuf_val_V_1_3_1_i_out = pixWindow_val_val_V_1_6_0_fu_676;

assign pixBuf_val_V_1_4_1_i_out = pixWindow_val_val_V_1_6_1_fu_680;

assign pixBuf_val_V_1_5_1_i_out = pixWindow_val_val_V_1_6_2_fu_684;

assign pixBuf_val_V_1_6_1_i_out = pixWindow_val_val_V_1_7_0_fu_688;

assign pixBuf_val_V_1_7_1_i_out = pixWindow_val_val_V_1_7_1_fu_692;

assign pixBuf_val_V_1_8_1_i_out = pixWindow_val_val_V_1_7_2_fu_696;

assign pixBuf_val_V_1_9_1_i_out = pixWindow_val_val_V_1_8_0_fu_700;

assign pixBuf_val_V_2_0_1_i_out = pixWindow_val_val_V_0_5_0_fu_712;

assign pixBuf_val_V_2_0_fu_3032_p1 = lineBuffer_val_V_1_i_q1[7:0];

assign pixBuf_val_V_2_10_1_i_out = pixWindow_val_val_V_0_8_1_fu_752;

assign pixBuf_val_V_2_11_1_i_out = pixWindow_val_val_V_0_8_2_fu_756;

assign pixBuf_val_V_2_1_1_i_out = pixWindow_val_val_V_0_5_1_fu_716;

assign pixBuf_val_V_2_2_1_i_out = pixWindow_val_val_V_0_5_2_fu_720;

assign pixBuf_val_V_2_3_1_i_out = pixWindow_val_val_V_0_6_0_fu_724;

assign pixBuf_val_V_2_4_1_i_out = pixWindow_val_val_V_0_6_1_fu_728;

assign pixBuf_val_V_2_5_1_i_out = pixWindow_val_val_V_0_6_2_fu_732;

assign pixBuf_val_V_2_6_1_i_out = pixWindow_val_val_V_0_7_0_fu_736;

assign pixBuf_val_V_2_7_1_i_out = pixWindow_val_val_V_0_7_1_fu_740;

assign pixBuf_val_V_2_8_1_i_out = pixWindow_val_val_V_0_7_2_fu_744;

assign pixBuf_val_V_2_9_1_i_out = pixWindow_val_val_V_0_8_0_fu_748;

assign pixWindow_val_val_V_0_1_0_i_out = pixWindow_val_val_V_0_1_0_4_reg_8507;

assign pixWindow_val_val_V_0_1_1_i_out = pixWindow_val_val_V_0_1_1_4_reg_8512;

assign pixWindow_val_val_V_0_1_2_i_out = pixWindow_val_val_V_0_1_2_4_reg_8517;

assign pixWindow_val_val_V_0_2_0_i_out = pixWindow_val_val_V_0_2_0_4_reg_8522;

assign pixWindow_val_val_V_0_2_1_i_out = pixWindow_val_val_V_0_2_1_4_reg_8527;

assign pixWindow_val_val_V_0_2_2_i_out = pixWindow_val_val_V_0_2_2_4_reg_8532;

assign pixWindow_val_val_V_0_3_0_i_out = pixWindow_val_val_V_0_3_0_4_reg_8537;

assign pixWindow_val_val_V_0_3_1_i_out = pixWindow_val_val_V_0_3_1_4_reg_8542;

assign pixWindow_val_val_V_0_3_2_i_out = pixWindow_val_val_V_0_3_2_4_reg_8547;

assign pixWindow_val_val_V_0_4_0_2_i_out = pixWindow_val_val_V_0_4_0_4_reg_8552;

assign pixWindow_val_val_V_0_4_1_2_i_out = pixWindow_val_val_V_0_4_1_4_reg_8557;

assign pixWindow_val_val_V_0_4_2_2_i_out = pixWindow_val_val_V_0_4_2_4_reg_8562;

assign pixWindow_val_val_V_1_0_0_i_out = pixWindow_val_val_V_1_0_0_2_reg_8567;

assign pixWindow_val_val_V_1_0_1_i_out = pixWindow_val_val_V_1_0_1_2_reg_8572;

assign pixWindow_val_val_V_1_0_2_i_out = pixWindow_val_val_V_1_0_2_2_reg_8577;

assign pixWindow_val_val_V_1_1_0_i_out = pixWindow_val_val_V_1_1_0_5_reg_8582;

assign pixWindow_val_val_V_1_1_1_i_out = pixWindow_val_val_V_1_1_1_5_reg_8587;

assign pixWindow_val_val_V_1_1_2_i_out = pixWindow_val_val_V_1_1_2_5_reg_8592;

assign pixWindow_val_val_V_1_2_0_i_out = pixWindow_val_val_V_1_2_0_4_reg_8597;

assign pixWindow_val_val_V_1_2_1_i_out = pixWindow_val_val_V_1_2_1_4_reg_8602;

assign pixWindow_val_val_V_1_2_2_i_out = pixWindow_val_val_V_1_2_2_4_reg_8607;

assign pixWindow_val_val_V_1_3_0_i_out = pixWindow_val_val_V_1_3_0_4_reg_8612;

assign pixWindow_val_val_V_1_3_1_i_out = pixWindow_val_val_V_1_3_1_4_reg_8617;

assign pixWindow_val_val_V_1_3_2_i_out = pixWindow_val_val_V_1_3_2_4_reg_8622;

assign pixWindow_val_val_V_1_4_0_2_i_out = pixWindow_val_val_V_1_4_0_4_reg_8627;

assign pixWindow_val_val_V_1_4_1_2_i_out = pixWindow_val_val_V_1_4_1_4_reg_8632;

assign pixWindow_val_val_V_1_4_2_2_i_out = pixWindow_val_val_V_1_4_2_4_reg_8637;

assign pixWindow_val_val_V_2_1_0_i_out = pixWindow_val_val_V_2_1_0_4_reg_8642;

assign pixWindow_val_val_V_2_1_1_i_out = pixWindow_val_val_V_2_1_1_4_reg_8647;

assign pixWindow_val_val_V_2_1_2_i_out = pixWindow_val_val_V_2_1_2_4_reg_8652;

assign pixWindow_val_val_V_2_2_0_i_out = pixWindow_val_val_V_2_2_0_4_reg_8657;

assign pixWindow_val_val_V_2_2_1_i_out = pixWindow_val_val_V_2_2_1_4_reg_8662;

assign pixWindow_val_val_V_2_2_2_i_out = pixWindow_val_val_V_2_2_2_4_reg_8667;

assign pixWindow_val_val_V_2_3_0_i_out = pixWindow_val_val_V_2_3_0_4_reg_8672;

assign pixWindow_val_val_V_2_3_1_i_out = pixWindow_val_val_V_2_3_1_4_reg_8677;

assign pixWindow_val_val_V_2_3_2_i_out = pixWindow_val_val_V_2_3_2_4_reg_8682;

assign pixWindow_val_val_V_2_4_0_2_i_out = pixWindow_val_val_V_2_4_0_4_reg_8687;

assign pixWindow_val_val_V_2_4_1_2_i_out = pixWindow_val_val_V_2_4_1_4_reg_8692;

assign pixWindow_val_val_V_2_4_2_2_i_out = pixWindow_val_val_V_2_4_2_4_reg_8697;

assign select_ln1057_1_fu_5874_p3 = ((icmp_ln1057_fu_5542_p2[0:0] == 1'b1) ? select_ln1543_4_fu_5696_p3 : select_ln1543_6_fu_5848_p3);

assign select_ln1057_2_fu_6306_p3 = ((icmp_ln1057_25_fu_5992_p2[0:0] == 1'b1) ? select_ln1543_7_fu_6066_p3 : select_ln1543_9_fu_6222_p3);

assign select_ln1057_3_fu_6324_p3 = ((icmp_ln1057_25_fu_5992_p2[0:0] == 1'b1) ? select_ln1543_8_fu_6146_p3 : select_ln1543_10_fu_6298_p3);

assign select_ln1057_4_fu_6750_p3 = ((icmp_ln1057_26_fu_6442_p2[0:0] == 1'b1) ? select_ln1543_11_fu_6513_p3 : select_ln1543_13_fu_6666_p3);

assign select_ln1057_5_fu_6768_p3 = ((icmp_ln1057_26_fu_6442_p2[0:0] == 1'b1) ? select_ln1543_12_fu_6590_p3 : select_ln1543_14_fu_6742_p3);

assign select_ln1057_6_fu_7194_p3 = ((icmp_ln1057_27_fu_6886_p2[0:0] == 1'b1) ? select_ln1543_15_fu_6957_p3 : select_ln1543_17_fu_7110_p3);

assign select_ln1057_7_fu_7212_p3 = ((icmp_ln1057_27_fu_6886_p2[0:0] == 1'b1) ? select_ln1543_16_fu_7034_p3 : select_ln1543_18_fu_7186_p3);

assign select_ln1057_fu_5856_p3 = ((icmp_ln1057_fu_5542_p2[0:0] == 1'b1) ? select_ln1543_fu_5616_p3 : select_ln1543_5_fu_5772_p3);

assign select_ln1543_10_fu_6298_p3 = ((tmp_61_fu_6242_p3[0:0] == 1'b1) ? sub_ln1543_22_fu_6274_p2 : zext_ln1543_15_fu_6294_p1);

assign select_ln1543_11_fu_6513_p3 = ((tmp_72_fu_6457_p3[0:0] == 1'b1) ? sub_ln1543_24_fu_6489_p2 : zext_ln1543_17_fu_6509_p1);

assign select_ln1543_12_fu_6590_p3 = ((tmp_73_fu_6534_p3[0:0] == 1'b1) ? sub_ln1543_26_fu_6566_p2 : zext_ln1543_19_fu_6586_p1);

assign select_ln1543_13_fu_6666_p3 = ((tmp_74_fu_6610_p3[0:0] == 1'b1) ? sub_ln1543_28_fu_6642_p2 : zext_ln1543_21_fu_6662_p1);

assign select_ln1543_14_fu_6742_p3 = ((tmp_75_fu_6686_p3[0:0] == 1'b1) ? sub_ln1543_30_fu_6718_p2 : zext_ln1543_23_fu_6738_p1);

assign select_ln1543_15_fu_6957_p3 = ((tmp_86_fu_6901_p3[0:0] == 1'b1) ? sub_ln1543_32_fu_6933_p2 : zext_ln1543_25_fu_6953_p1);

assign select_ln1543_16_fu_7034_p3 = ((tmp_87_fu_6978_p3[0:0] == 1'b1) ? sub_ln1543_34_fu_7010_p2 : zext_ln1543_27_fu_7030_p1);

assign select_ln1543_17_fu_7110_p3 = ((tmp_88_fu_7054_p3[0:0] == 1'b1) ? sub_ln1543_36_fu_7086_p2 : zext_ln1543_29_fu_7106_p1);

assign select_ln1543_18_fu_7186_p3 = ((tmp_89_fu_7130_p3[0:0] == 1'b1) ? sub_ln1543_38_fu_7162_p2 : zext_ln1543_31_fu_7182_p1);

assign select_ln1543_4_fu_5696_p3 = ((tmp_45_fu_5640_p3[0:0] == 1'b1) ? sub_ln1543_10_fu_5672_p2 : zext_ln1543_3_fu_5692_p1);

assign select_ln1543_5_fu_5772_p3 = ((tmp_46_fu_5716_p3[0:0] == 1'b1) ? sub_ln1543_12_fu_5748_p2 : zext_ln1543_5_fu_5768_p1);

assign select_ln1543_6_fu_5848_p3 = ((tmp_47_fu_5792_p3[0:0] == 1'b1) ? sub_ln1543_14_fu_5824_p2 : zext_ln1543_7_fu_5844_p1);

assign select_ln1543_7_fu_6066_p3 = ((tmp_58_fu_6010_p3[0:0] == 1'b1) ? sub_ln1543_16_fu_6042_p2 : zext_ln1543_9_fu_6062_p1);

assign select_ln1543_8_fu_6146_p3 = ((tmp_59_fu_6090_p3[0:0] == 1'b1) ? sub_ln1543_18_fu_6122_p2 : zext_ln1543_11_fu_6142_p1);

assign select_ln1543_9_fu_6222_p3 = ((tmp_60_fu_6166_p3[0:0] == 1'b1) ? sub_ln1543_20_fu_6198_p2 : zext_ln1543_13_fu_6218_p1);

assign select_ln1543_fu_5616_p3 = ((tmp_44_fu_5560_p3[0:0] == 1'b1) ? sub_ln1543_8_fu_5592_p2 : zext_ln1543_1_fu_5612_p1);

assign select_ln180_16_fu_4315_p3 = ((tmp_39_fu_4307_p3[0:0] == 1'b1) ? sub_ln180_16_fu_4301_p2 : trunc_ln180_16_fu_4297_p1);

assign select_ln180_17_fu_4355_p3 = ((tmp_40_fu_4347_p3[0:0] == 1'b1) ? sub_ln180_17_fu_4341_p2 : trunc_ln180_17_fu_4337_p1);

assign select_ln180_18_fu_4395_p3 = ((tmp_41_fu_4387_p3[0:0] == 1'b1) ? sub_ln180_18_fu_4381_p2 : trunc_ln180_18_fu_4377_p1);

assign select_ln180_19_fu_5490_p3 = ((tmp_42_fu_5483_p3[0:0] == 1'b1) ? sub_ln180_19_fu_5478_p2 : trunc_ln180_19_reg_8707);

assign select_ln180_20_fu_5509_p3 = ((tmp_43_fu_5502_p3[0:0] == 1'b1) ? sub_ln180_20_fu_5497_p2 : trunc_ln180_20_reg_8718);

assign select_ln180_21_fu_4547_p3 = ((tmp_52_fu_4539_p3[0:0] == 1'b1) ? sub_ln180_21_fu_4533_p2 : trunc_ln180_21_fu_4529_p1);

assign select_ln180_22_fu_4587_p3 = ((tmp_53_fu_4579_p3[0:0] == 1'b1) ? sub_ln180_22_fu_4573_p2 : trunc_ln180_22_fu_4569_p1);

assign select_ln180_23_fu_4627_p3 = ((tmp_54_fu_4619_p3[0:0] == 1'b1) ? sub_ln180_23_fu_4613_p2 : trunc_ln180_23_fu_4609_p1);

assign select_ln180_24_fu_4667_p3 = ((tmp_55_fu_4659_p3[0:0] == 1'b1) ? sub_ln180_24_fu_4653_p2 : trunc_ln180_24_fu_4649_p1);

assign select_ln180_25_fu_5940_p3 = ((tmp_56_fu_5933_p3[0:0] == 1'b1) ? sub_ln180_25_fu_5928_p2 : trunc_ln180_25_reg_8779);

assign select_ln180_26_fu_5959_p3 = ((tmp_57_fu_5952_p3[0:0] == 1'b1) ? sub_ln180_26_fu_5947_p2 : trunc_ln180_26_reg_8790);

assign select_ln180_27_fu_4815_p3 = ((tmp_66_fu_4807_p3[0:0] == 1'b1) ? sub_ln180_27_fu_4801_p2 : trunc_ln180_27_fu_4797_p1);

assign select_ln180_28_fu_4855_p3 = ((tmp_67_fu_4847_p3[0:0] == 1'b1) ? sub_ln180_28_fu_4841_p2 : trunc_ln180_28_fu_4837_p1);

assign select_ln180_29_fu_4891_p3 = ((tmp_68_fu_4883_p3[0:0] == 1'b1) ? sub_ln180_29_fu_4877_p2 : trunc_ln180_29_fu_4873_p1);

assign select_ln180_30_fu_4931_p3 = ((tmp_69_fu_4923_p3[0:0] == 1'b1) ? sub_ln180_30_fu_4917_p2 : trunc_ln180_30_fu_4913_p1);

assign select_ln180_31_fu_6390_p3 = ((tmp_70_fu_6383_p3[0:0] == 1'b1) ? sub_ln180_31_fu_6378_p2 : trunc_ln180_31_reg_8851);

assign select_ln180_32_fu_6409_p3 = ((tmp_71_fu_6402_p3[0:0] == 1'b1) ? sub_ln180_32_fu_6397_p2 : trunc_ln180_32_reg_8862);

assign select_ln180_33_fu_5063_p3 = ((tmp_80_fu_5055_p3[0:0] == 1'b1) ? sub_ln180_33_fu_5049_p2 : trunc_ln180_33_fu_5045_p1);

assign select_ln180_34_fu_5103_p3 = ((tmp_81_fu_5095_p3[0:0] == 1'b1) ? sub_ln180_34_fu_5089_p2 : trunc_ln180_34_fu_5085_p1);

assign select_ln180_35_fu_5139_p3 = ((tmp_82_fu_5131_p3[0:0] == 1'b1) ? sub_ln180_35_fu_5125_p2 : trunc_ln180_35_fu_5121_p1);

assign select_ln180_36_fu_5179_p3 = ((tmp_83_fu_5171_p3[0:0] == 1'b1) ? sub_ln180_36_fu_5165_p2 : trunc_ln180_36_fu_5161_p1);

assign select_ln180_37_fu_6834_p3 = ((tmp_84_fu_6827_p3[0:0] == 1'b1) ? sub_ln180_37_fu_6822_p2 : trunc_ln180_37_reg_8913);

assign select_ln180_38_fu_6853_p3 = ((tmp_85_fu_6846_p3[0:0] == 1'b1) ? sub_ln180_38_fu_6841_p2 : trunc_ln180_38_reg_8924);

assign select_ln180_fu_4275_p3 = ((tmp_fu_4267_p3[0:0] == 1'b1) ? sub_ln180_fu_4261_p2 : trunc_ln180_fu_4257_p1);

assign select_ln909_10_fu_3898_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_1_fu_716 : pixWindow_val_val_V_0_1_1_fu_464);

assign select_ln909_11_fu_3906_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_0_fu_712 : pixWindow_val_val_V_0_1_0_fu_460);

assign select_ln909_12_fu_3914_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_2_fu_672 : pixWindow_val_val_V_1_4_2_fu_564);

assign select_ln909_13_fu_3922_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_1_fu_668 : pixWindow_val_val_V_1_4_1_fu_560);

assign select_ln909_14_fu_3930_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_0_fu_664 : pixWindow_val_val_V_1_4_0_fu_556);

assign select_ln909_15_fu_3938_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_2_fu_672 : pixWindow_val_val_V_1_3_2_fu_552);

assign select_ln909_16_fu_3946_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_1_fu_668 : pixWindow_val_val_V_1_3_1_fu_548);

assign select_ln909_17_fu_3954_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_0_fu_664 : pixWindow_val_val_V_1_3_0_fu_544);

assign select_ln909_18_fu_3962_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_2_fu_672 : pixWindow_val_val_V_1_2_2_fu_540);

assign select_ln909_19_fu_3970_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_1_fu_668 : pixWindow_val_val_V_1_2_1_fu_536);

assign select_ln909_1_fu_3826_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_1_fu_716 : pixWindow_val_val_V_0_4_1_fu_500);

assign select_ln909_20_fu_3978_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_0_fu_664 : pixWindow_val_val_V_1_2_0_fu_532);

assign select_ln909_21_fu_3986_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_2_fu_672 : pixWindow_val_val_V_1_1_2_fu_528);

assign select_ln909_22_fu_3994_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_1_fu_668 : pixWindow_val_val_V_1_1_1_fu_524);

assign select_ln909_23_fu_4002_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_0_fu_664 : pixWindow_val_val_V_1_1_0_fu_520);

assign select_ln909_24_fu_4010_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_2_fu_672 : pixWindow_val_val_V_1_0_2_fu_516);

assign select_ln909_25_fu_4018_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_1_fu_668 : pixWindow_val_val_V_1_0_1_fu_512);

assign select_ln909_26_fu_4026_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_0_fu_664 : pixWindow_val_val_V_1_0_0_fu_508);

assign select_ln909_27_fu_4034_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_2_fu_624 : pixWindow_val_val_V_2_4_2_fu_612);

assign select_ln909_28_fu_4042_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_1_fu_620 : pixWindow_val_val_V_2_4_1_fu_608);

assign select_ln909_29_fu_4050_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_0_fu_616 : pixWindow_val_val_V_2_4_0_fu_604);

assign select_ln909_2_fu_3834_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_0_fu_712 : pixWindow_val_val_V_0_4_0_fu_496);

assign select_ln909_30_fu_4058_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_2_fu_624 : pixWindow_val_val_V_2_3_2_fu_600);

assign select_ln909_31_fu_4066_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_1_fu_620 : pixWindow_val_val_V_2_3_1_fu_596);

assign select_ln909_32_fu_4074_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_0_fu_616 : pixWindow_val_val_V_2_3_0_fu_592);

assign select_ln909_33_fu_4082_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_2_fu_624 : pixWindow_val_val_V_2_2_2_fu_588);

assign select_ln909_34_fu_4090_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_1_fu_620 : pixWindow_val_val_V_2_2_1_fu_584);

assign select_ln909_35_fu_4098_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_0_fu_616 : pixWindow_val_val_V_2_2_0_fu_580);

assign select_ln909_36_fu_4106_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_2_fu_624 : pixWindow_val_val_V_2_1_2_fu_576);

assign select_ln909_37_fu_4114_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_1_fu_620 : pixWindow_val_val_V_2_1_1_fu_572);

assign select_ln909_38_fu_4122_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_0_fu_616 : pixWindow_val_val_V_2_1_0_fu_568);

assign select_ln909_3_fu_3842_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_2_fu_720 : pixWindow_val_val_V_0_3_2_fu_492);

assign select_ln909_4_fu_3850_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_1_fu_716 : pixWindow_val_val_V_0_3_1_fu_488);

assign select_ln909_5_fu_3858_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_0_fu_712 : pixWindow_val_val_V_0_3_0_fu_484);

assign select_ln909_6_fu_3866_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_2_fu_720 : pixWindow_val_val_V_0_2_2_fu_480);

assign select_ln909_7_fu_3874_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_1_fu_716 : pixWindow_val_val_V_0_2_1_fu_476);

assign select_ln909_8_fu_3882_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_0_fu_712 : pixWindow_val_val_V_0_2_0_fu_472);

assign select_ln909_9_fu_3890_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_2_fu_720 : pixWindow_val_val_V_0_1_2_fu_468);

assign select_ln909_fu_3818_p3 = ((cmp110_i_reg_8460_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_2_fu_720 : pixWindow_val_val_V_0_4_2_fu_504);

assign select_ln927_11_fu_4207_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_8_2_fu_708 : pixWindow_val_val_V_2_8_2_fu_660);

assign select_ln966_1_fu_7398_p3 = ((icmp_ln966_1_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_2_0_1_i_reg_2195_pp0_iter3_reg : select_ln994_3_fu_7385_p3);

assign select_ln966_2_fu_7488_p3 = ((icmp_ln966_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_3_0_1_i_reg_2165_pp0_iter3_reg : select_ln994_5_fu_7475_p3);

assign select_ln966_3_fu_7578_p3 = ((icmp_ln966_1_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_4_0_3_i_reg_2135_pp0_iter3_reg : select_ln994_7_fu_7565_p3);

assign select_ln966_fu_7308_p3 = ((icmp_ln966_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_1_0_1_i_reg_2225_pp0_iter3_reg : select_ln994_1_fu_7295_p3);

assign select_ln994_1_fu_7295_p3 = ((or_ln994_fu_7290_p2[0:0] == 1'b1) ? select_ln994_fu_7282_p3 : trunc_ln994_fu_7269_p1);

assign select_ln994_2_fu_7372_p3 = ((xor_ln994_1_fu_7367_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln994_3_fu_7385_p3 = ((or_ln994_1_fu_7380_p2[0:0] == 1'b1) ? select_ln994_2_fu_7372_p3 : trunc_ln994_1_fu_7359_p1);

assign select_ln994_4_fu_7462_p3 = ((xor_ln994_2_fu_7457_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln994_5_fu_7475_p3 = ((or_ln994_2_fu_7470_p2[0:0] == 1'b1) ? select_ln994_4_fu_7462_p3 : trunc_ln994_2_fu_7449_p1);

assign select_ln994_6_fu_7552_p3 = ((xor_ln994_3_fu_7547_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln994_7_fu_7565_p3 = ((or_ln994_3_fu_7560_p2[0:0] == 1'b1) ? select_ln994_6_fu_7552_p3 : trunc_ln994_3_fu_7539_p1);

assign select_ln994_fu_7282_p3 = ((xor_ln994_fu_7277_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln995_10_fu_7520_p3 = ((icmp_ln995_2_fu_7483_p2[0:0] == 1'b1) ? 8'd255 : trunc_ln960_2_fu_7446_p1);

assign select_ln995_11_fu_7528_p3 = ((or_ln995_2_fu_7515_p2[0:0] == 1'b1) ? select_ln995_9_fu_7507_p3 : select_ln995_10_fu_7520_p3);

assign select_ln995_12_fu_7589_p3 = ((and_ln995_3_fu_7585_p2[0:0] == 1'b1) ? select_ln994_7_fu_7565_p3 : select_ln966_3_fu_7578_p3);

assign select_ln995_13_fu_7597_p3 = ((and_ln995_3_fu_7585_p2[0:0] == 1'b1) ? 8'd0 : pixWindow_val_val_V_1_4_2_3_i_reg_2115_pp0_iter3_reg);

assign select_ln995_14_fu_7610_p3 = ((icmp_ln995_3_fu_7573_p2[0:0] == 1'b1) ? 8'd255 : trunc_ln960_3_fu_7536_p1);

assign select_ln995_15_fu_7618_p3 = ((or_ln995_3_fu_7605_p2[0:0] == 1'b1) ? select_ln995_13_fu_7597_p3 : select_ln995_14_fu_7610_p3);

assign select_ln995_1_fu_7327_p3 = ((and_ln995_fu_7315_p2[0:0] == 1'b1) ? 8'd0 : pixWindow_val_val_V_1_1_2_1_i_reg_2205_pp0_iter3_reg);

assign select_ln995_2_fu_7340_p3 = ((icmp_ln995_fu_7303_p2[0:0] == 1'b1) ? 8'd255 : trunc_ln960_fu_7266_p1);

assign select_ln995_3_fu_7348_p3 = ((or_ln995_fu_7335_p2[0:0] == 1'b1) ? select_ln995_1_fu_7327_p3 : select_ln995_2_fu_7340_p3);

assign select_ln995_4_fu_7409_p3 = ((and_ln995_1_fu_7405_p2[0:0] == 1'b1) ? select_ln994_3_fu_7385_p3 : select_ln966_1_fu_7398_p3);

assign select_ln995_5_fu_7417_p3 = ((and_ln995_1_fu_7405_p2[0:0] == 1'b1) ? 8'd0 : pixWindow_val_val_V_1_2_2_1_i_reg_2175_pp0_iter3_reg);

assign select_ln995_6_fu_7430_p3 = ((icmp_ln995_1_fu_7393_p2[0:0] == 1'b1) ? 8'd255 : trunc_ln960_1_fu_7356_p1);

assign select_ln995_7_fu_7438_p3 = ((or_ln995_1_fu_7425_p2[0:0] == 1'b1) ? select_ln995_5_fu_7417_p3 : select_ln995_6_fu_7430_p3);

assign select_ln995_8_fu_7499_p3 = ((and_ln995_2_fu_7495_p2[0:0] == 1'b1) ? select_ln994_5_fu_7475_p3 : select_ln966_2_fu_7488_p3);

assign select_ln995_9_fu_7507_p3 = ((and_ln995_2_fu_7495_p2[0:0] == 1'b1) ? 8'd0 : pixWindow_val_val_V_1_3_2_1_i_reg_2145_pp0_iter3_reg);

assign select_ln995_fu_7319_p3 = ((and_ln995_fu_7315_p2[0:0] == 1'b1) ? select_ln994_1_fu_7295_p3 : select_ln966_fu_7308_p3);

assign sext_ln1057_1_fu_5882_p1 = $signed(select_ln1057_1_fu_5874_p3);

assign sext_ln1057_2_fu_6314_p1 = $signed(select_ln1057_2_fu_6306_p3);

assign sext_ln1057_3_fu_6332_p1 = $signed(select_ln1057_3_fu_6324_p3);

assign sext_ln1057_4_fu_6758_p1 = $signed(select_ln1057_4_fu_6750_p3);

assign sext_ln1057_5_fu_6776_p1 = $signed(select_ln1057_5_fu_6768_p3);

assign sext_ln1057_6_fu_7202_p1 = $signed(select_ln1057_6_fu_7194_p3);

assign sext_ln1057_7_fu_7220_p1 = $signed(select_ln1057_7_fu_7212_p3);

assign sext_ln1057_fu_5864_p1 = $signed(select_ln1057_fu_5856_p3);

assign sext_ln1543_10_fu_5688_p1 = $signed(trunc_ln1543_14_i_fu_5678_p4);

assign sext_ln1543_11_fu_5740_p1 = $signed(trunc_ln1543_43_i_fu_5730_p4);

assign sext_ln1543_12_fu_5764_p1 = $signed(trunc_ln1543_16_i_fu_5754_p4);

assign sext_ln1543_13_fu_5816_p1 = $signed(trunc_ln1543_44_i_fu_5806_p4);

assign sext_ln1543_14_fu_5840_p1 = $signed(trunc_ln1543_18_i_fu_5830_p4);

assign sext_ln1543_15_fu_6034_p1 = $signed(trunc_ln1543_45_i_fu_6024_p4);

assign sext_ln1543_16_fu_6058_p1 = $signed(trunc_ln1543_20_i_fu_6048_p4);

assign sext_ln1543_17_fu_6114_p1 = $signed(trunc_ln1543_46_i_fu_6104_p4);

assign sext_ln1543_18_fu_6138_p1 = $signed(trunc_ln1543_22_i_fu_6128_p4);

assign sext_ln1543_19_fu_6190_p1 = $signed(trunc_ln1543_47_i_fu_6180_p4);

assign sext_ln1543_20_fu_6214_p1 = $signed(trunc_ln1543_24_i_fu_6204_p4);

assign sext_ln1543_21_fu_6266_p1 = $signed(trunc_ln1543_48_i_fu_6256_p4);

assign sext_ln1543_22_fu_6290_p1 = $signed(trunc_ln1543_26_i_fu_6280_p4);

assign sext_ln1543_23_fu_6481_p1 = $signed(trunc_ln1543_49_i_fu_6471_p4);

assign sext_ln1543_24_fu_6505_p1 = $signed(trunc_ln1543_28_i_fu_6495_p4);

assign sext_ln1543_25_fu_6558_p1 = $signed(trunc_ln1543_50_i_fu_6548_p4);

assign sext_ln1543_26_fu_6582_p1 = $signed(trunc_ln1543_30_i_fu_6572_p4);

assign sext_ln1543_27_fu_6634_p1 = $signed(trunc_ln1543_51_i_fu_6624_p4);

assign sext_ln1543_28_fu_6658_p1 = $signed(trunc_ln1543_32_i_fu_6648_p4);

assign sext_ln1543_29_fu_6710_p1 = $signed(trunc_ln1543_52_i_fu_6700_p4);

assign sext_ln1543_30_fu_6734_p1 = $signed(trunc_ln1543_34_i_fu_6724_p4);

assign sext_ln1543_31_fu_6925_p1 = $signed(trunc_ln1543_53_i_fu_6915_p4);

assign sext_ln1543_32_fu_6949_p1 = $signed(trunc_ln1543_36_i_fu_6939_p4);

assign sext_ln1543_33_fu_7002_p1 = $signed(trunc_ln1543_54_i_fu_6992_p4);

assign sext_ln1543_34_fu_7026_p1 = $signed(trunc_ln1543_38_i_fu_7016_p4);

assign sext_ln1543_35_fu_7078_p1 = $signed(trunc_ln1543_55_i_fu_7068_p4);

assign sext_ln1543_36_fu_7102_p1 = $signed(trunc_ln1543_40_i_fu_7092_p4);

assign sext_ln1543_37_fu_7154_p1 = $signed(trunc_ln1543_56_i_fu_7144_p4);

assign sext_ln1543_38_fu_7178_p1 = $signed(trunc_ln1543_42_i_fu_7168_p4);

assign sext_ln1543_8_fu_5608_p1 = $signed(trunc_ln1543_11_i_fu_5598_p4);

assign sext_ln1543_9_fu_5664_p1 = $signed(trunc_ln1543_13_i_fu_5654_p4);

assign sext_ln1543_fu_5584_p1 = $signed(trunc_ln1543_i_fu_5574_p4);

assign sext_ln225_12_fu_5551_p1 = $signed(sub_ln1526_38_reg_8739);

assign sext_ln225_13_fu_5628_p1 = $signed(sub_ln1526_39_reg_8744);

assign sext_ln225_14_fu_5631_p1 = $signed(sub_ln1526_40_reg_8749);

assign sext_ln225_15_fu_5704_p1 = $signed(sub_ln1526_41_reg_8754);

assign sext_ln225_16_fu_5707_p1 = $signed(sub_ln1526_42_reg_8759);

assign sext_ln225_17_fu_5780_p1 = $signed(sub_ln1526_43_reg_8764);

assign sext_ln225_18_fu_5783_p1 = $signed(sub_ln1526_44_reg_8769);

assign sext_ln225_19_fu_5998_p1 = $signed(sub_ln1526_51_reg_8806);

assign sext_ln225_20_fu_6001_p1 = $signed(sub_ln1526_52_reg_8811);

assign sext_ln225_21_fu_6078_p1 = $signed(sub_ln1526_53_reg_8816);

assign sext_ln225_22_fu_6081_p1 = $signed(sub_ln1526_54_reg_8821);

assign sext_ln225_23_fu_6154_p1 = $signed(sub_ln1526_55_reg_8826);

assign sext_ln225_24_fu_6157_p1 = $signed(sub_ln1526_56_reg_8831);

assign sext_ln225_25_fu_6230_p1 = $signed(sub_ln1526_57_reg_8836);

assign sext_ln225_26_fu_6233_p1 = $signed(sub_ln1526_58_reg_8841);

assign sext_ln225_27_fu_6448_p1 = $signed(sub_ln1526_65_reg_8878);

assign sext_ln225_28_fu_6525_p1 = $signed(sub_ln1526_66_reg_8883);

assign sext_ln225_29_fu_6598_p1 = $signed(sub_ln1526_67_reg_8888);

assign sext_ln225_30_fu_6601_p1 = $signed(sub_ln1526_68_reg_8893);

assign sext_ln225_31_fu_6674_p1 = $signed(sub_ln1526_69_reg_8898);

assign sext_ln225_32_fu_6677_p1 = $signed(sub_ln1526_70_reg_8903);

assign sext_ln225_33_fu_6892_p1 = $signed(sub_ln1526_77_reg_8940);

assign sext_ln225_34_fu_6969_p1 = $signed(sub_ln1526_78_reg_8945);

assign sext_ln225_35_fu_7042_p1 = $signed(sub_ln1526_79_reg_8950);

assign sext_ln225_36_fu_7045_p1 = $signed(sub_ln1526_80_reg_8955);

assign sext_ln225_37_fu_7118_p1 = $signed(sub_ln1526_81_reg_8960);

assign sext_ln225_38_fu_7121_p1 = $signed(sub_ln1526_82_reg_8965);

assign sext_ln225_fu_5548_p1 = $signed(sub_ln1526_37_reg_8734);

assign sub_ln1057_1_fu_5886_p2 = ($signed(zext_ln1526_51_fu_5624_p1) - $signed(sext_ln1057_1_fu_5882_p1));

assign sub_ln1057_2_fu_6318_p2 = ($signed(zext_ln1526_64_fu_6074_p1) - $signed(sext_ln1057_2_fu_6314_p1));

assign sub_ln1057_3_fu_6336_p2 = ($signed(zext_ln1526_64_fu_6074_p1) - $signed(sext_ln1057_3_fu_6332_p1));

assign sub_ln1057_4_fu_6762_p2 = ($signed(zext_ln1526_74_fu_6521_p1) - $signed(sext_ln1057_4_fu_6758_p1));

assign sub_ln1057_5_fu_6780_p2 = ($signed(zext_ln1526_74_fu_6521_p1) - $signed(sext_ln1057_5_fu_6776_p1));

assign sub_ln1057_6_fu_7206_p2 = ($signed(zext_ln1526_84_fu_6965_p1) - $signed(sext_ln1057_6_fu_7202_p1));

assign sub_ln1057_7_fu_7224_p2 = ($signed(zext_ln1526_84_fu_6965_p1) - $signed(sext_ln1057_7_fu_7220_p1));

assign sub_ln1057_fu_5868_p2 = ($signed(zext_ln1526_51_fu_5624_p1) - $signed(sext_ln1057_fu_5864_p1));

assign sub_ln1526_32_fu_4291_p2 = (zext_ln1526_41_fu_4283_p1 - zext_ln1526_42_fu_4287_p1);

assign sub_ln1526_33_fu_4331_p2 = (zext_ln1526_43_fu_4323_p1 - zext_ln1526_44_fu_4327_p1);

assign sub_ln1526_34_fu_4371_p2 = (zext_ln1526_45_fu_4363_p1 - zext_ln1526_46_fu_4367_p1);

assign sub_ln1526_35_fu_4411_p2 = (zext_ln1526_47_fu_4403_p1 - zext_ln1526_48_fu_4407_p1);

assign sub_ln1526_36_fu_4429_p2 = (zext_ln1526_49_fu_4421_p1 - zext_ln1526_50_fu_4425_p1);

assign sub_ln1526_37_fu_4467_p2 = (zext_ln1526_43_fu_4323_p1 - zext_ln1526_fu_4243_p1);

assign sub_ln1526_38_fu_4473_p2 = (zext_ln1526_44_fu_4327_p1 - zext_ln1526_40_fu_4247_p1);

assign sub_ln1526_39_fu_4479_p2 = (zext_ln1526_43_fu_4323_p1 - zext_ln1526_47_fu_4403_p1);

assign sub_ln1526_40_fu_4485_p2 = (zext_ln1526_44_fu_4327_p1 - zext_ln1526_48_fu_4407_p1);

assign sub_ln1526_41_fu_4491_p2 = (zext_ln1526_45_fu_4363_p1 - zext_ln1526_41_fu_4283_p1);

assign sub_ln1526_42_fu_4497_p2 = (zext_ln1526_46_fu_4367_p1 - zext_ln1526_42_fu_4287_p1);

assign sub_ln1526_43_fu_4503_p2 = (zext_ln1526_45_fu_4363_p1 - zext_ln1526_49_fu_4421_p1);

assign sub_ln1526_44_fu_4509_p2 = (zext_ln1526_46_fu_4367_p1 - zext_ln1526_50_fu_4425_p1);

assign sub_ln1526_45_fu_4523_p2 = (zext_ln1526_52_fu_4515_p1 - zext_ln1526_53_fu_4519_p1);

assign sub_ln1526_46_fu_4563_p2 = (zext_ln1526_54_fu_4555_p1 - zext_ln1526_55_fu_4559_p1);

assign sub_ln1526_47_fu_4603_p2 = (zext_ln1526_56_fu_4595_p1 - zext_ln1526_57_fu_4599_p1);

assign sub_ln1526_48_fu_4643_p2 = (zext_ln1526_58_fu_4635_p1 - zext_ln1526_59_fu_4639_p1);

assign sub_ln1526_49_fu_4683_p2 = (zext_ln1526_60_fu_4675_p1 - zext_ln1526_61_fu_4679_p1);

assign sub_ln1526_50_fu_4701_p2 = (zext_ln1526_62_fu_4693_p1 - zext_ln1526_63_fu_4697_p1);

assign sub_ln1526_51_fu_4739_p2 = (zext_ln1526_56_fu_4595_p1 - zext_ln1526_52_fu_4515_p1);

assign sub_ln1526_52_fu_4745_p2 = (zext_ln1526_57_fu_4599_p1 - zext_ln1526_53_fu_4519_p1);

assign sub_ln1526_53_fu_4751_p2 = (zext_ln1526_56_fu_4595_p1 - zext_ln1526_60_fu_4675_p1);

assign sub_ln1526_54_fu_4757_p2 = (zext_ln1526_57_fu_4599_p1 - zext_ln1526_61_fu_4679_p1);

assign sub_ln1526_55_fu_4763_p2 = (zext_ln1526_58_fu_4635_p1 - zext_ln1526_54_fu_4555_p1);

assign sub_ln1526_56_fu_4769_p2 = (zext_ln1526_59_fu_4639_p1 - zext_ln1526_55_fu_4559_p1);

assign sub_ln1526_57_fu_4775_p2 = (zext_ln1526_58_fu_4635_p1 - zext_ln1526_62_fu_4693_p1);

assign sub_ln1526_58_fu_4781_p2 = (zext_ln1526_59_fu_4639_p1 - zext_ln1526_63_fu_4697_p1);

assign sub_ln1526_59_fu_4791_p2 = (zext_ln1526_40_fu_4247_p1 - zext_ln1526_65_fu_4787_p1);

assign sub_ln1526_60_fu_4831_p2 = (zext_ln1526_66_fu_4823_p1 - zext_ln1526_67_fu_4827_p1);

assign sub_ln1526_61_fu_4867_p2 = (zext_ln1526_44_fu_4327_p1 - zext_ln1526_68_fu_4863_p1);

assign sub_ln1526_62_fu_4907_p2 = (zext_ln1526_69_fu_4899_p1 - zext_ln1526_70_fu_4903_p1);

assign sub_ln1526_63_fu_4943_p2 = (zext_ln1526_48_fu_4407_p1 - zext_ln1526_71_fu_4939_p1);

assign sub_ln1526_64_fu_4961_p2 = (zext_ln1526_72_fu_4953_p1 - zext_ln1526_73_fu_4957_p1);

assign sub_ln1526_65_fu_4999_p2 = (zext_ln1526_68_fu_4863_p1 - zext_ln1526_65_fu_4787_p1);

assign sub_ln1526_66_fu_5005_p2 = (zext_ln1526_68_fu_4863_p1 - zext_ln1526_71_fu_4939_p1);

assign sub_ln1526_67_fu_5011_p2 = (zext_ln1526_69_fu_4899_p1 - zext_ln1526_66_fu_4823_p1);

assign sub_ln1526_68_fu_5017_p2 = (zext_ln1526_70_fu_4903_p1 - zext_ln1526_67_fu_4827_p1);

assign sub_ln1526_69_fu_5023_p2 = (zext_ln1526_69_fu_4899_p1 - zext_ln1526_72_fu_4953_p1);

assign sub_ln1526_70_fu_5029_p2 = (zext_ln1526_70_fu_4903_p1 - zext_ln1526_73_fu_4957_p1);

assign sub_ln1526_71_fu_5039_p2 = (zext_ln1526_53_fu_4519_p1 - zext_ln1526_75_fu_5035_p1);

assign sub_ln1526_72_fu_5079_p2 = (zext_ln1526_76_fu_5071_p1 - zext_ln1526_77_fu_5075_p1);

assign sub_ln1526_73_fu_5115_p2 = (zext_ln1526_57_fu_4599_p1 - zext_ln1526_78_fu_5111_p1);

assign sub_ln1526_74_fu_5155_p2 = (zext_ln1526_79_fu_5147_p1 - zext_ln1526_80_fu_5151_p1);

assign sub_ln1526_75_fu_5191_p2 = (zext_ln1526_61_fu_4679_p1 - zext_ln1526_81_fu_5187_p1);

assign sub_ln1526_76_fu_5209_p2 = (zext_ln1526_82_fu_5201_p1 - zext_ln1526_83_fu_5205_p1);

assign sub_ln1526_77_fu_5247_p2 = (zext_ln1526_78_fu_5111_p1 - zext_ln1526_75_fu_5035_p1);

assign sub_ln1526_78_fu_5253_p2 = (zext_ln1526_78_fu_5111_p1 - zext_ln1526_81_fu_5187_p1);

assign sub_ln1526_79_fu_5259_p2 = (zext_ln1526_79_fu_5147_p1 - zext_ln1526_76_fu_5071_p1);

assign sub_ln1526_80_fu_5265_p2 = (zext_ln1526_80_fu_5151_p1 - zext_ln1526_77_fu_5075_p1);

assign sub_ln1526_81_fu_5271_p2 = (zext_ln1526_79_fu_5147_p1 - zext_ln1526_82_fu_5201_p1);

assign sub_ln1526_82_fu_5277_p2 = (zext_ln1526_80_fu_5151_p1 - zext_ln1526_83_fu_5205_p1);

assign sub_ln1526_fu_4251_p2 = (zext_ln1526_fu_4243_p1 - zext_ln1526_40_fu_4247_p1);

assign sub_ln1543_10_fu_5672_p2 = (11'd0 - zext_ln1543_2_fu_5668_p1);

assign sub_ln1543_11_fu_5724_p2 = (10'd0 - add_ln1525_32_fu_5710_p2);

assign sub_ln1543_12_fu_5748_p2 = (11'd0 - zext_ln1543_4_fu_5744_p1);

assign sub_ln1543_13_fu_5800_p2 = (10'd0 - add_ln1525_33_fu_5786_p2);

assign sub_ln1543_14_fu_5824_p2 = (11'd0 - zext_ln1543_6_fu_5820_p1);

assign sub_ln1543_15_fu_6018_p2 = (10'd0 - add_ln1525_38_fu_6004_p2);

assign sub_ln1543_16_fu_6042_p2 = (11'd0 - zext_ln1543_8_fu_6038_p1);

assign sub_ln1543_17_fu_6098_p2 = (10'd0 - add_ln1525_39_fu_6084_p2);

assign sub_ln1543_18_fu_6122_p2 = (11'd0 - zext_ln1543_10_fu_6118_p1);

assign sub_ln1543_19_fu_6174_p2 = (10'd0 - add_ln1525_40_fu_6160_p2);

assign sub_ln1543_20_fu_6198_p2 = (11'd0 - zext_ln1543_12_fu_6194_p1);

assign sub_ln1543_21_fu_6250_p2 = (10'd0 - add_ln1525_41_fu_6236_p2);

assign sub_ln1543_22_fu_6274_p2 = (11'd0 - zext_ln1543_14_fu_6270_p1);

assign sub_ln1543_23_fu_6465_p2 = (10'd0 - add_ln1525_46_fu_6451_p2);

assign sub_ln1543_24_fu_6489_p2 = (11'd0 - zext_ln1543_16_fu_6485_p1);

assign sub_ln1543_25_fu_6542_p2 = (10'd0 - add_ln1525_47_fu_6528_p2);

assign sub_ln1543_26_fu_6566_p2 = (11'd0 - zext_ln1543_18_fu_6562_p1);

assign sub_ln1543_27_fu_6618_p2 = (10'd0 - add_ln1525_48_fu_6604_p2);

assign sub_ln1543_28_fu_6642_p2 = (11'd0 - zext_ln1543_20_fu_6638_p1);

assign sub_ln1543_29_fu_6694_p2 = (10'd0 - add_ln1525_49_fu_6680_p2);

assign sub_ln1543_30_fu_6718_p2 = (11'd0 - zext_ln1543_22_fu_6714_p1);

assign sub_ln1543_31_fu_6909_p2 = (10'd0 - add_ln1525_54_fu_6895_p2);

assign sub_ln1543_32_fu_6933_p2 = (11'd0 - zext_ln1543_24_fu_6929_p1);

assign sub_ln1543_33_fu_6986_p2 = (10'd0 - add_ln1525_55_fu_6972_p2);

assign sub_ln1543_34_fu_7010_p2 = (11'd0 - zext_ln1543_26_fu_7006_p1);

assign sub_ln1543_35_fu_7062_p2 = (10'd0 - add_ln1525_56_fu_7048_p2);

assign sub_ln1543_36_fu_7086_p2 = (11'd0 - zext_ln1543_28_fu_7082_p1);

assign sub_ln1543_37_fu_7138_p2 = (10'd0 - add_ln1525_57_fu_7124_p2);

assign sub_ln1543_38_fu_7162_p2 = (11'd0 - zext_ln1543_30_fu_7158_p1);

assign sub_ln1543_8_fu_5592_p2 = (11'd0 - zext_ln1543_fu_5588_p1);

assign sub_ln1543_9_fu_5648_p2 = (10'd0 - add_ln1525_31_fu_5634_p2);

assign sub_ln1543_fu_5568_p2 = (10'd0 - add_ln1525_30_fu_5554_p2);

assign sub_ln180_16_fu_4301_p2 = (8'd0 - trunc_ln180_16_fu_4297_p1);

assign sub_ln180_17_fu_4341_p2 = (8'd0 - trunc_ln180_17_fu_4337_p1);

assign sub_ln180_18_fu_4381_p2 = (8'd0 - trunc_ln180_18_fu_4377_p1);

assign sub_ln180_19_fu_5478_p2 = (8'd0 - trunc_ln180_19_reg_8707);

assign sub_ln180_20_fu_5497_p2 = (8'd0 - trunc_ln180_20_reg_8718);

assign sub_ln180_21_fu_4533_p2 = (8'd0 - trunc_ln180_21_fu_4529_p1);

assign sub_ln180_22_fu_4573_p2 = (8'd0 - trunc_ln180_22_fu_4569_p1);

assign sub_ln180_23_fu_4613_p2 = (8'd0 - trunc_ln180_23_fu_4609_p1);

assign sub_ln180_24_fu_4653_p2 = (8'd0 - trunc_ln180_24_fu_4649_p1);

assign sub_ln180_25_fu_5928_p2 = (8'd0 - trunc_ln180_25_reg_8779);

assign sub_ln180_26_fu_5947_p2 = (8'd0 - trunc_ln180_26_reg_8790);

assign sub_ln180_27_fu_4801_p2 = (8'd0 - trunc_ln180_27_fu_4797_p1);

assign sub_ln180_28_fu_4841_p2 = (8'd0 - trunc_ln180_28_fu_4837_p1);

assign sub_ln180_29_fu_4877_p2 = (8'd0 - trunc_ln180_29_fu_4873_p1);

assign sub_ln180_30_fu_4917_p2 = (8'd0 - trunc_ln180_30_fu_4913_p1);

assign sub_ln180_31_fu_6378_p2 = (8'd0 - trunc_ln180_31_reg_8851);

assign sub_ln180_32_fu_6397_p2 = (8'd0 - trunc_ln180_32_reg_8862);

assign sub_ln180_33_fu_5049_p2 = (8'd0 - trunc_ln180_33_fu_5045_p1);

assign sub_ln180_34_fu_5089_p2 = (8'd0 - trunc_ln180_34_fu_5085_p1);

assign sub_ln180_35_fu_5125_p2 = (8'd0 - trunc_ln180_35_fu_5121_p1);

assign sub_ln180_36_fu_5165_p2 = (8'd0 - trunc_ln180_36_fu_5161_p1);

assign sub_ln180_37_fu_6822_p2 = (8'd0 - trunc_ln180_37_reg_8913);

assign sub_ln180_38_fu_6841_p2 = (8'd0 - trunc_ln180_38_reg_8924);

assign sub_ln180_fu_4261_p2 = (8'd0 - trunc_ln180_fu_4257_p1);

assign tmp_39_fu_4307_p3 = sub_ln1526_32_fu_4291_p2[32'd8];

assign tmp_40_fu_4347_p3 = sub_ln1526_33_fu_4331_p2[32'd8];

assign tmp_41_fu_4387_p3 = sub_ln1526_34_fu_4371_p2[32'd8];

assign tmp_42_fu_5483_p3 = sub_ln1526_35_reg_8702[32'd8];

assign tmp_43_fu_5502_p3 = sub_ln1526_36_reg_8713[32'd8];

assign tmp_44_fu_5560_p3 = add_ln1525_30_fu_5554_p2[32'd9];

assign tmp_45_fu_5640_p3 = add_ln1525_31_fu_5634_p2[32'd9];

assign tmp_46_fu_5716_p3 = add_ln1525_32_fu_5710_p2[32'd9];

assign tmp_47_fu_5792_p3 = add_ln1525_33_fu_5786_p2[32'd9];

assign tmp_52_fu_4539_p3 = sub_ln1526_45_fu_4523_p2[32'd8];

assign tmp_53_fu_4579_p3 = sub_ln1526_46_fu_4563_p2[32'd8];

assign tmp_54_fu_4619_p3 = sub_ln1526_47_fu_4603_p2[32'd8];

assign tmp_55_fu_4659_p3 = sub_ln1526_48_fu_4643_p2[32'd8];

assign tmp_56_fu_5933_p3 = sub_ln1526_49_reg_8774[32'd8];

assign tmp_57_fu_5952_p3 = sub_ln1526_50_reg_8785[32'd8];

assign tmp_58_fu_6010_p3 = add_ln1525_38_fu_6004_p2[32'd9];

assign tmp_59_fu_6090_p3 = add_ln1525_39_fu_6084_p2[32'd9];

assign tmp_60_fu_6166_p3 = add_ln1525_40_fu_6160_p2[32'd9];

assign tmp_61_fu_6242_p3 = add_ln1525_41_fu_6236_p2[32'd9];

assign tmp_66_fu_4807_p3 = sub_ln1526_59_fu_4791_p2[32'd8];

assign tmp_67_fu_4847_p3 = sub_ln1526_60_fu_4831_p2[32'd8];

assign tmp_68_fu_4883_p3 = sub_ln1526_61_fu_4867_p2[32'd8];

assign tmp_69_fu_4923_p3 = sub_ln1526_62_fu_4907_p2[32'd8];

assign tmp_70_fu_6383_p3 = sub_ln1526_63_reg_8846[32'd8];

assign tmp_71_fu_6402_p3 = sub_ln1526_64_reg_8857[32'd8];

assign tmp_72_fu_6457_p3 = add_ln1525_46_fu_6451_p2[32'd9];

assign tmp_73_fu_6534_p3 = add_ln1525_47_fu_6528_p2[32'd9];

assign tmp_74_fu_6610_p3 = add_ln1525_48_fu_6604_p2[32'd9];

assign tmp_75_fu_6686_p3 = add_ln1525_49_fu_6680_p2[32'd9];

assign tmp_80_fu_5055_p3 = sub_ln1526_71_fu_5039_p2[32'd8];

assign tmp_81_fu_5095_p3 = sub_ln1526_72_fu_5079_p2[32'd8];

assign tmp_82_fu_5131_p3 = sub_ln1526_73_fu_5115_p2[32'd8];

assign tmp_83_fu_5171_p3 = sub_ln1526_74_fu_5155_p2[32'd8];

assign tmp_84_fu_6827_p3 = sub_ln1526_75_reg_8908[32'd8];

assign tmp_85_fu_6846_p3 = sub_ln1526_76_reg_8919[32'd8];

assign tmp_86_fu_6901_p3 = add_ln1525_54_fu_6895_p2[32'd9];

assign tmp_87_fu_6978_p3 = add_ln1525_55_fu_6972_p2[32'd9];

assign tmp_88_fu_7054_p3 = add_ln1525_56_fu_7048_p2[32'd9];

assign tmp_89_fu_7130_p3 = add_ln1525_57_fu_7124_p2[32'd9];

assign tmp_fu_4267_p3 = sub_ln1526_fu_4251_p2[32'd8];

assign trunc_ln1543_11_i_fu_5598_p4 = {{add_ln1525_30_fu_5554_p2[9:1]}};

assign trunc_ln1543_13_i_fu_5654_p4 = {{sub_ln1543_9_fu_5648_p2[9:1]}};

assign trunc_ln1543_14_i_fu_5678_p4 = {{add_ln1525_31_fu_5634_p2[9:1]}};

assign trunc_ln1543_16_i_fu_5754_p4 = {{add_ln1525_32_fu_5710_p2[9:1]}};

assign trunc_ln1543_18_i_fu_5830_p4 = {{add_ln1525_33_fu_5786_p2[9:1]}};

assign trunc_ln1543_20_i_fu_6048_p4 = {{add_ln1525_38_fu_6004_p2[9:1]}};

assign trunc_ln1543_22_i_fu_6128_p4 = {{add_ln1525_39_fu_6084_p2[9:1]}};

assign trunc_ln1543_24_i_fu_6204_p4 = {{add_ln1525_40_fu_6160_p2[9:1]}};

assign trunc_ln1543_26_i_fu_6280_p4 = {{add_ln1525_41_fu_6236_p2[9:1]}};

assign trunc_ln1543_28_i_fu_6495_p4 = {{add_ln1525_46_fu_6451_p2[9:1]}};

assign trunc_ln1543_30_i_fu_6572_p4 = {{add_ln1525_47_fu_6528_p2[9:1]}};

assign trunc_ln1543_32_i_fu_6648_p4 = {{add_ln1525_48_fu_6604_p2[9:1]}};

assign trunc_ln1543_34_i_fu_6724_p4 = {{add_ln1525_49_fu_6680_p2[9:1]}};

assign trunc_ln1543_36_i_fu_6939_p4 = {{add_ln1525_54_fu_6895_p2[9:1]}};

assign trunc_ln1543_38_i_fu_7016_p4 = {{add_ln1525_55_fu_6972_p2[9:1]}};

assign trunc_ln1543_40_i_fu_7092_p4 = {{add_ln1525_56_fu_7048_p2[9:1]}};

assign trunc_ln1543_42_i_fu_7168_p4 = {{add_ln1525_57_fu_7124_p2[9:1]}};

assign trunc_ln1543_43_i_fu_5730_p4 = {{sub_ln1543_11_fu_5724_p2[9:1]}};

assign trunc_ln1543_44_i_fu_5806_p4 = {{sub_ln1543_13_fu_5800_p2[9:1]}};

assign trunc_ln1543_45_i_fu_6024_p4 = {{sub_ln1543_15_fu_6018_p2[9:1]}};

assign trunc_ln1543_46_i_fu_6104_p4 = {{sub_ln1543_17_fu_6098_p2[9:1]}};

assign trunc_ln1543_47_i_fu_6180_p4 = {{sub_ln1543_19_fu_6174_p2[9:1]}};

assign trunc_ln1543_48_i_fu_6256_p4 = {{sub_ln1543_21_fu_6250_p2[9:1]}};

assign trunc_ln1543_49_i_fu_6471_p4 = {{sub_ln1543_23_fu_6465_p2[9:1]}};

assign trunc_ln1543_50_i_fu_6548_p4 = {{sub_ln1543_25_fu_6542_p2[9:1]}};

assign trunc_ln1543_51_i_fu_6624_p4 = {{sub_ln1543_27_fu_6618_p2[9:1]}};

assign trunc_ln1543_52_i_fu_6700_p4 = {{sub_ln1543_29_fu_6694_p2[9:1]}};

assign trunc_ln1543_53_i_fu_6915_p4 = {{sub_ln1543_31_fu_6909_p2[9:1]}};

assign trunc_ln1543_54_i_fu_6992_p4 = {{sub_ln1543_33_fu_6986_p2[9:1]}};

assign trunc_ln1543_55_i_fu_7068_p4 = {{sub_ln1543_35_fu_7062_p2[9:1]}};

assign trunc_ln1543_56_i_fu_7144_p4 = {{sub_ln1543_37_fu_7138_p2[9:1]}};

assign trunc_ln1543_i_fu_5574_p4 = {{sub_ln1543_fu_5568_p2[9:1]}};

assign trunc_ln180_16_fu_4297_p1 = sub_ln1526_32_fu_4291_p2[7:0];

assign trunc_ln180_17_fu_4337_p1 = sub_ln1526_33_fu_4331_p2[7:0];

assign trunc_ln180_18_fu_4377_p1 = sub_ln1526_34_fu_4371_p2[7:0];

assign trunc_ln180_19_fu_4417_p1 = sub_ln1526_35_fu_4411_p2[7:0];

assign trunc_ln180_20_fu_4435_p1 = sub_ln1526_36_fu_4429_p2[7:0];

assign trunc_ln180_21_fu_4529_p1 = sub_ln1526_45_fu_4523_p2[7:0];

assign trunc_ln180_22_fu_4569_p1 = sub_ln1526_46_fu_4563_p2[7:0];

assign trunc_ln180_23_fu_4609_p1 = sub_ln1526_47_fu_4603_p2[7:0];

assign trunc_ln180_24_fu_4649_p1 = sub_ln1526_48_fu_4643_p2[7:0];

assign trunc_ln180_25_fu_4689_p1 = sub_ln1526_49_fu_4683_p2[7:0];

assign trunc_ln180_26_fu_4707_p1 = sub_ln1526_50_fu_4701_p2[7:0];

assign trunc_ln180_27_fu_4797_p1 = sub_ln1526_59_fu_4791_p2[7:0];

assign trunc_ln180_28_fu_4837_p1 = sub_ln1526_60_fu_4831_p2[7:0];

assign trunc_ln180_29_fu_4873_p1 = sub_ln1526_61_fu_4867_p2[7:0];

assign trunc_ln180_30_fu_4913_p1 = sub_ln1526_62_fu_4907_p2[7:0];

assign trunc_ln180_31_fu_4949_p1 = sub_ln1526_63_fu_4943_p2[7:0];

assign trunc_ln180_32_fu_4967_p1 = sub_ln1526_64_fu_4961_p2[7:0];

assign trunc_ln180_33_fu_5045_p1 = sub_ln1526_71_fu_5039_p2[7:0];

assign trunc_ln180_34_fu_5085_p1 = sub_ln1526_72_fu_5079_p2[7:0];

assign trunc_ln180_35_fu_5121_p1 = sub_ln1526_73_fu_5115_p2[7:0];

assign trunc_ln180_36_fu_5161_p1 = sub_ln1526_74_fu_5155_p2[7:0];

assign trunc_ln180_37_fu_5197_p1 = sub_ln1526_75_fu_5191_p2[7:0];

assign trunc_ln180_38_fu_5215_p1 = sub_ln1526_76_fu_5209_p2[7:0];

assign trunc_ln180_fu_4257_p1 = sub_ln1526_fu_4251_p2[7:0];

assign trunc_ln960_1_fu_7356_p1 = sub_ln1057_3_reg_9006[7:0];

assign trunc_ln960_2_fu_7446_p1 = sub_ln1057_5_reg_9037[7:0];

assign trunc_ln960_3_fu_7536_p1 = sub_ln1057_7_reg_9068[7:0];

assign trunc_ln960_fu_7266_p1 = sub_ln1057_1_reg_8975[7:0];

assign trunc_ln994_1_fu_7359_p1 = sub_ln1057_2_reg_9001[7:0];

assign trunc_ln994_2_fu_7449_p1 = sub_ln1057_4_reg_9032[7:0];

assign trunc_ln994_3_fu_7539_p1 = sub_ln1057_6_reg_9063[7:0];

assign trunc_ln994_fu_7269_p1 = sub_ln1057_reg_8970[7:0];

assign x_5_fu_2902_p2 = (ap_sig_allocacmp_x_load_4 + 12'd4);

assign xor_ln994_1_fu_7367_p2 = (tmp_62_reg_9011 ^ 1'd1);

assign xor_ln994_2_fu_7457_p2 = (tmp_76_reg_9042 ^ 1'd1);

assign xor_ln994_3_fu_7547_p2 = (tmp_90_reg_9073 ^ 1'd1);

assign xor_ln994_fu_7277_p2 = (tmp_48_reg_8980 ^ 1'd1);

assign zext_ln1526_40_fu_4247_p1 = ap_phi_mux_pixWindow_val_val_V_1_2_0_1_i_phi_fu_2198_p4;

assign zext_ln1526_41_fu_4283_p1 = ap_phi_mux_pixWindow_val_val_V_0_1_0_1_i_phi_fu_2445_p4;

assign zext_ln1526_42_fu_4287_p1 = ap_phi_mux_pixWindow_val_val_V_2_1_0_1_i_phi_fu_2028_p4;

assign zext_ln1526_43_fu_4323_p1 = ap_phi_mux_pixWindow_val_val_V_1_0_1_1_i_phi_fu_2247_p4;

assign zext_ln1526_44_fu_4327_p1 = ap_phi_mux_pixWindow_val_val_V_1_2_1_1_i_phi_fu_2188_p4;

assign zext_ln1526_45_fu_4363_p1 = ap_phi_mux_pixWindow_val_val_V_0_1_1_1_i_phi_fu_2436_p4;

assign zext_ln1526_46_fu_4367_p1 = ap_phi_mux_pixWindow_val_val_V_2_1_1_1_i_phi_fu_2019_p4;

assign zext_ln1526_47_fu_4403_p1 = ap_phi_mux_pixWindow_val_val_V_1_0_2_1_i_phi_fu_2238_p4;

assign zext_ln1526_48_fu_4407_p1 = ap_phi_mux_pixWindow_val_val_V_1_2_2_1_i_phi_fu_2178_p4;

assign zext_ln1526_49_fu_4421_p1 = ap_phi_mux_pixWindow_val_val_V_0_1_2_1_i_phi_fu_2427_p4;

assign zext_ln1526_50_fu_4425_p1 = ap_phi_mux_pixWindow_val_val_V_2_1_2_1_i_phi_fu_2010_p4;

assign zext_ln1526_51_fu_5624_p1 = pixWindow_val_val_V_1_1_1_1_i_reg_2215;

assign zext_ln1526_52_fu_4515_p1 = ap_phi_mux_pixWindow_val_val_V_1_1_0_1_i_phi_fu_2228_p4;

assign zext_ln1526_53_fu_4519_p1 = ap_phi_mux_pixWindow_val_val_V_1_3_0_1_i_phi_fu_2168_p4;

assign zext_ln1526_54_fu_4555_p1 = ap_phi_mux_pixWindow_val_val_V_0_2_0_1_i_phi_fu_2418_p4;

assign zext_ln1526_55_fu_4559_p1 = ap_phi_mux_pixWindow_val_val_V_2_2_0_1_i_phi_fu_2001_p4;

assign zext_ln1526_56_fu_4595_p1 = ap_phi_mux_pixWindow_val_val_V_1_1_1_1_i_phi_fu_2218_p4;

assign zext_ln1526_57_fu_4599_p1 = ap_phi_mux_pixWindow_val_val_V_1_3_1_1_i_phi_fu_2158_p4;

assign zext_ln1526_58_fu_4635_p1 = ap_phi_mux_pixWindow_val_val_V_0_2_1_1_i_phi_fu_2409_p4;

assign zext_ln1526_59_fu_4639_p1 = ap_phi_mux_pixWindow_val_val_V_2_2_1_1_i_phi_fu_1992_p4;

assign zext_ln1526_60_fu_4675_p1 = ap_phi_mux_pixWindow_val_val_V_1_1_2_1_i_phi_fu_2208_p4;

assign zext_ln1526_61_fu_4679_p1 = ap_phi_mux_pixWindow_val_val_V_1_3_2_1_i_phi_fu_2148_p4;

assign zext_ln1526_62_fu_4693_p1 = ap_phi_mux_pixWindow_val_val_V_0_2_2_1_i_phi_fu_2400_p4;

assign zext_ln1526_63_fu_4697_p1 = ap_phi_mux_pixWindow_val_val_V_2_2_2_1_i_phi_fu_1983_p4;

assign zext_ln1526_64_fu_6074_p1 = pixWindow_val_val_V_1_2_1_1_i_reg_2185;

assign zext_ln1526_65_fu_4787_p1 = ap_phi_mux_pixWindow_val_val_V_1_4_0_3_i_phi_fu_2138_p4;

assign zext_ln1526_66_fu_4823_p1 = ap_phi_mux_pixWindow_val_val_V_0_3_0_1_i_phi_fu_2391_p4;

assign zext_ln1526_67_fu_4827_p1 = ap_phi_mux_pixWindow_val_val_V_2_3_0_1_i_phi_fu_1974_p4;

assign zext_ln1526_68_fu_4863_p1 = ap_phi_mux_pixWindow_val_val_V_1_4_1_3_i_phi_fu_2128_p4;

assign zext_ln1526_69_fu_4899_p1 = ap_phi_mux_pixWindow_val_val_V_0_3_1_1_i_phi_fu_2382_p4;

assign zext_ln1526_70_fu_4903_p1 = ap_phi_mux_pixWindow_val_val_V_2_3_1_1_i_phi_fu_1965_p4;

assign zext_ln1526_71_fu_4939_p1 = ap_phi_mux_pixWindow_val_val_V_1_4_2_3_i_phi_fu_2118_p4;

assign zext_ln1526_72_fu_4953_p1 = ap_phi_mux_pixWindow_val_val_V_0_3_2_1_i_phi_fu_2373_p4;

assign zext_ln1526_73_fu_4957_p1 = ap_phi_mux_pixWindow_val_val_V_2_3_2_1_i_phi_fu_1956_p4;

assign zext_ln1526_74_fu_6521_p1 = pixWindow_val_val_V_1_3_1_1_i_reg_2155;

assign zext_ln1526_75_fu_5035_p1 = ap_phi_mux_pixWindow_val_val_V_1_5_0_2_i_phi_fu_2109_p4;

assign zext_ln1526_76_fu_5071_p1 = ap_phi_mux_pixWindow_val_val_V_0_4_0_1_i_phi_fu_2364_p4;

assign zext_ln1526_77_fu_5075_p1 = ap_phi_mux_pixWindow_val_val_V_2_4_0_1_i_phi_fu_1947_p4;

assign zext_ln1526_78_fu_5111_p1 = ap_phi_mux_pixWindow_val_val_V_1_5_1_2_i_phi_fu_2100_p4;

assign zext_ln1526_79_fu_5147_p1 = ap_phi_mux_pixWindow_val_val_V_0_4_1_1_i_phi_fu_2355_p4;

assign zext_ln1526_80_fu_5151_p1 = ap_phi_mux_pixWindow_val_val_V_2_4_1_1_i_phi_fu_1938_p4;

assign zext_ln1526_81_fu_5187_p1 = ap_phi_mux_pixWindow_val_val_V_1_5_2_2_i_phi_fu_2091_p4;

assign zext_ln1526_82_fu_5201_p1 = ap_phi_mux_pixWindow_val_val_V_0_4_2_1_i_phi_fu_2346_p4;

assign zext_ln1526_83_fu_5205_p1 = ap_phi_mux_pixWindow_val_val_V_2_4_2_1_i_phi_fu_1929_p4;

assign zext_ln1526_84_fu_6965_p1 = pixWindow_val_val_V_1_4_1_3_i_reg_2125;

assign zext_ln1526_fu_4243_p1 = ap_phi_mux_pixWindow_val_val_V_1_0_0_1_i_phi_fu_2256_p4;

assign zext_ln1543_10_fu_6118_p1 = $unsigned(sext_ln1543_17_fu_6114_p1);

assign zext_ln1543_11_fu_6142_p1 = $unsigned(sext_ln1543_18_fu_6138_p1);

assign zext_ln1543_12_fu_6194_p1 = $unsigned(sext_ln1543_19_fu_6190_p1);

assign zext_ln1543_13_fu_6218_p1 = $unsigned(sext_ln1543_20_fu_6214_p1);

assign zext_ln1543_14_fu_6270_p1 = $unsigned(sext_ln1543_21_fu_6266_p1);

assign zext_ln1543_15_fu_6294_p1 = $unsigned(sext_ln1543_22_fu_6290_p1);

assign zext_ln1543_16_fu_6485_p1 = $unsigned(sext_ln1543_23_fu_6481_p1);

assign zext_ln1543_17_fu_6509_p1 = $unsigned(sext_ln1543_24_fu_6505_p1);

assign zext_ln1543_18_fu_6562_p1 = $unsigned(sext_ln1543_25_fu_6558_p1);

assign zext_ln1543_19_fu_6586_p1 = $unsigned(sext_ln1543_26_fu_6582_p1);

assign zext_ln1543_1_fu_5612_p1 = $unsigned(sext_ln1543_8_fu_5608_p1);

assign zext_ln1543_20_fu_6638_p1 = $unsigned(sext_ln1543_27_fu_6634_p1);

assign zext_ln1543_21_fu_6662_p1 = $unsigned(sext_ln1543_28_fu_6658_p1);

assign zext_ln1543_22_fu_6714_p1 = $unsigned(sext_ln1543_29_fu_6710_p1);

assign zext_ln1543_23_fu_6738_p1 = $unsigned(sext_ln1543_30_fu_6734_p1);

assign zext_ln1543_24_fu_6929_p1 = $unsigned(sext_ln1543_31_fu_6925_p1);

assign zext_ln1543_25_fu_6953_p1 = $unsigned(sext_ln1543_32_fu_6949_p1);

assign zext_ln1543_26_fu_7006_p1 = $unsigned(sext_ln1543_33_fu_7002_p1);

assign zext_ln1543_27_fu_7030_p1 = $unsigned(sext_ln1543_34_fu_7026_p1);

assign zext_ln1543_28_fu_7082_p1 = $unsigned(sext_ln1543_35_fu_7078_p1);

assign zext_ln1543_29_fu_7106_p1 = $unsigned(sext_ln1543_36_fu_7102_p1);

assign zext_ln1543_2_fu_5668_p1 = $unsigned(sext_ln1543_9_fu_5664_p1);

assign zext_ln1543_30_fu_7158_p1 = $unsigned(sext_ln1543_37_fu_7154_p1);

assign zext_ln1543_31_fu_7182_p1 = $unsigned(sext_ln1543_38_fu_7178_p1);

assign zext_ln1543_3_fu_5692_p1 = $unsigned(sext_ln1543_10_fu_5688_p1);

assign zext_ln1543_4_fu_5744_p1 = $unsigned(sext_ln1543_11_fu_5740_p1);

assign zext_ln1543_5_fu_5768_p1 = $unsigned(sext_ln1543_12_fu_5764_p1);

assign zext_ln1543_6_fu_5820_p1 = $unsigned(sext_ln1543_13_fu_5816_p1);

assign zext_ln1543_7_fu_5844_p1 = $unsigned(sext_ln1543_14_fu_5840_p1);

assign zext_ln1543_8_fu_6038_p1 = $unsigned(sext_ln1543_15_fu_6034_p1);

assign zext_ln1543_9_fu_6062_p1 = $unsigned(sext_ln1543_16_fu_6058_p1);

assign zext_ln1543_fu_5588_p1 = $unsigned(sext_ln1543_fu_5584_p1);

assign zext_ln225_10_fu_5966_p1 = add_ln1525_34_reg_8796;

assign zext_ln225_11_fu_5969_p1 = select_ln180_25_fu_5940_p3;

assign zext_ln225_12_fu_4725_p1 = select_ln180_22_fu_4587_p3;

assign zext_ln225_13_fu_4729_p1 = select_ln180_24_fu_4667_p3;

assign zext_ln225_14_fu_5979_p1 = add_ln1525_36_reg_8801;

assign zext_ln225_15_fu_5982_p1 = select_ln180_26_fu_5959_p3;

assign zext_ln225_16_fu_4971_p1 = select_ln180_27_fu_4815_p3;

assign zext_ln225_17_fu_4975_p1 = select_ln180_29_fu_4891_p3;

assign zext_ln225_18_fu_6416_p1 = add_ln1525_42_reg_8868;

assign zext_ln225_19_fu_6419_p1 = select_ln180_31_fu_6390_p3;

assign zext_ln225_1_fu_4443_p1 = select_ln180_17_fu_4355_p3;

assign zext_ln225_20_fu_4985_p1 = select_ln180_28_fu_4855_p3;

assign zext_ln225_21_fu_4989_p1 = select_ln180_30_fu_4931_p3;

assign zext_ln225_22_fu_6429_p1 = add_ln1525_44_reg_8873;

assign zext_ln225_23_fu_6432_p1 = select_ln180_32_fu_6409_p3;

assign zext_ln225_24_fu_5219_p1 = select_ln180_33_fu_5063_p3;

assign zext_ln225_25_fu_5223_p1 = select_ln180_35_fu_5139_p3;

assign zext_ln225_26_fu_6860_p1 = add_ln1525_50_reg_8930;

assign zext_ln225_27_fu_6863_p1 = select_ln180_37_fu_6834_p3;

assign zext_ln225_28_fu_5233_p1 = select_ln180_34_fu_5103_p3;

assign zext_ln225_29_fu_5237_p1 = select_ln180_36_fu_5179_p3;

assign zext_ln225_2_fu_5516_p1 = add_ln1525_reg_8724;

assign zext_ln225_30_fu_6873_p1 = add_ln1525_52_reg_8935;

assign zext_ln225_31_fu_6876_p1 = select_ln180_38_fu_6853_p3;

assign zext_ln225_3_fu_5519_p1 = select_ln180_19_fu_5490_p3;

assign zext_ln225_4_fu_4453_p1 = select_ln180_16_fu_4315_p3;

assign zext_ln225_5_fu_4457_p1 = select_ln180_18_fu_4395_p3;

assign zext_ln225_6_fu_5529_p1 = add_ln1525_28_reg_8729;

assign zext_ln225_7_fu_5532_p1 = select_ln180_20_fu_5509_p3;

assign zext_ln225_8_fu_4711_p1 = select_ln180_21_fu_4547_p3;

assign zext_ln225_9_fu_4715_p1 = select_ln180_23_fu_4627_p3;

assign zext_ln225_fu_4439_p1 = select_ln180_fu_4275_p3;

assign zext_ln811_fu_2854_p1 = add_ln838_fu_2845_p2;

assign zext_ln833_fu_2860_p1 = ap_sig_allocacmp_x_load;

always @ (posedge ap_clk) begin
    zext_ln811_reg_8440[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln811_reg_8440_pp0_iter1_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //design_0_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_833_2
