{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1623075175271 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cyclone4_slave EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"cyclone4_slave\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1623075175278 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1623075175322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1623075175322 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1623075175399 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1623075175536 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1623075175536 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1623075175536 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1623075175536 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623075175537 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623075175537 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623075175537 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623075175537 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623075175537 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1623075175537 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1623075175538 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1623075175724 ""}
{ "Info" "ISTA_SDC_FOUND" "cyclone4_slave.out.sdc " "Reading SDC File: 'cyclone4_slave.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1623075175831 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cyclone4_slave.out.sdc 41 i_clk_50MHz port " "Ignored filter at cyclone4_slave.out.sdc(41): i_clk_50MHz could not be matched with a port" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623075175832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cyclone4_slave.out.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at cyclone4_slave.out.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{i_clk_50MHz\} -period 1.000 -waveform \{ 0.000 0.500 \} \[get_ports \{i_clk_50MHz\}\] " "create_clock -name \{i_clk_50MHz\} -period 1.000 -waveform \{ 0.000 0.500 \} \[get_ports \{i_clk_50MHz\}\]" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075175832 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175832 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cyclone4_slave.out.sdc 42 blaster_handler:BLASTER_INST\|tx_start register " "Ignored filter at cyclone4_slave.out.sdc(42): blaster_handler:BLASTER_INST\|tx_start could not be matched with a register" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623075175833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cyclone4_slave.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at cyclone4_slave.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{blaster_handler:BLASTER_INST\|tx_start\} -period 1.000 -waveform \{ 0.000 0.500 \} \[get_registers \{blaster_handler:BLASTER_INST\|tx_start\}\] " "create_clock -name \{blaster_handler:BLASTER_INST\|tx_start\} -period 1.000 -waveform \{ 0.000 0.500 \} \[get_registers \{blaster_handler:BLASTER_INST\|tx_start\}\]" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075175833 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175833 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cyclone4_slave.out.sdc 61 blaster_handler:BLASTER_INST\|tx_start clock " "Ignored filter at cyclone4_slave.out.sdc(61): blaster_handler:BLASTER_INST\|tx_start could not be matched with a clock" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623075175833 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cyclone4_slave.out.sdc 61 i_clk_50MHz clock " "Ignored filter at cyclone4_slave.out.sdc(61): i_clk_50MHz could not be matched with a clock" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623075175833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 61 Argument -rise_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(61): Argument -rise_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075175833 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 61 Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(61): Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 62 Argument -rise_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(62): Argument -rise_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075175834 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 62 Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(62): Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 63 Argument -fall_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(63): Argument -fall_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075175834 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 63 Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(63): Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 64 Argument -fall_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(64): Argument -fall_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075175834 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 64 Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(64): Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 65 Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(65): Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075175834 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 65 Argument -rise_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(65): Argument -rise_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 66 Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(66): Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075175835 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 66 Argument -fall_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(66): Argument -fall_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 67 Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(67): Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075175835 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 67 Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(67): Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 68 Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(68): Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075175835 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 68 Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(68): Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 69 Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(69): Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075175835 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 69 Argument -rise_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(69): Argument -rise_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 70 Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(70): Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075175836 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 70 Argument -fall_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(70): Argument -fall_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 71 Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(71): Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075175836 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 71 Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(71): Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 72 Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(72): Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075175836 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 72 Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(72): Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623075175836 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1623075175841 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1623075175843 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1623075175843 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1623075175843 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623075175858 ""}  } { { "src/jtag_logic.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/jtag_logic.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623075175858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nRST~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node nRST~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623075175859 ""}  } { { "src/jtag_logic.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/jtag_logic.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623075175859 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1623075176003 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1623075176003 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1623075176004 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623075176004 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623075176004 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1623075176005 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1623075176005 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1623075176005 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1623075176012 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1623075176012 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1623075176012 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 3.3V 4 8 8 " "Number of I/O pins in group: 20 (unused VREF, 3.3V VCCIO, 4 input, 8 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1623075176013 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1623075176013 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1623075176013 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1623075176014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1623075176014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1623075176014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1623075176014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1623075176014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1623075176014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1623075176014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1623075176014 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1623075176014 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1623075176014 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_clk_50MHz " "Node \"i_clk_50MHz\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1_standart/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_clk_50MHz" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623075176075 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_rx " "Node \"i_rx\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1_standart/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623075176075 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_tdo " "Node \"i_tdo\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1_standart/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_tdo" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623075176075 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led\[0\] " "Node \"o_led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1_standart/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623075176075 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led\[1\] " "Node \"o_led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1_standart/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623075176075 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_tck " "Node \"o_tck\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1_standart/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_tck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623075176075 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_tdi " "Node \"o_tdi\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1_standart/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_tdi" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623075176075 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_tms " "Node \"o_tms\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1_standart/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_tms" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623075176075 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_tx " "Node \"o_tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1_standart/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623075176075 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1623075176075 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623075176076 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1623075176078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1623075176349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623075176371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1623075176379 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1623075176705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623075176705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1623075176855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1623075177119 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1623075177119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1623075177276 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1623075177276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623075177278 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1623075177378 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623075177381 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623075177474 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623075177474 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623075177576 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623075177840 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1623075178007 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 Cyclone IV E " "14 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[0\] 3.3-V LVTTL 59 " "Pin D\[0\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" { D[0] } } } { "src/jtag_logic.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/jtag_logic.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 0 { 0 ""} 0 4 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623075178009 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[1\] 3.3-V LVTTL 66 " "Pin D\[1\] uses I/O standard 3.3-V LVTTL at 66" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" { D[1] } } } { "src/jtag_logic.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/jtag_logic.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623075178009 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[2\] 3.3-V LVTTL 54 " "Pin D\[2\] uses I/O standard 3.3-V LVTTL at 54" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" { D[2] } } } { "src/jtag_logic.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/jtag_logic.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623075178009 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[3\] 3.3-V LVTTL 55 " "Pin D\[3\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" { D[3] } } } { "src/jtag_logic.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/jtag_logic.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623075178009 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[4\] 3.3-V LVTTL 64 " "Pin D\[4\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" { D[4] } } } { "src/jtag_logic.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/jtag_logic.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623075178009 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[5\] 3.3-V LVTTL 65 " "Pin D\[5\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" { D[5] } } } { "src/jtag_logic.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/jtag_logic.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623075178009 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[6\] 3.3-V LVTTL 58 " "Pin D\[6\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" { D[6] } } } { "src/jtag_logic.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/jtag_logic.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623075178009 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[7\] 3.3-V LVTTL 60 " "Pin D\[7\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" { D[7] } } } { "src/jtag_logic.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/jtag_logic.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623075178009 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL 23 " "Pin CLK uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" { CLK } } } { "src/jtag_logic.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/jtag_logic.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623075178009 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nRST 3.3-V LVTTL 24 " "Pin nRST uses I/O standard 3.3-V LVTTL at 24" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" { nRST } } } { "src/jtag_logic.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/jtag_logic.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623075178009 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_TDO 3.3-V LVTTL 74 " "Pin B_TDO uses I/O standard 3.3-V LVTTL at 74" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" { B_TDO } } } { "src/jtag_logic.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/jtag_logic.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623075178009 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_ASDO 3.3-V LVTTL 69 " "Pin B_ASDO uses I/O standard 3.3-V LVTTL at 69" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" { B_ASDO } } } { "src/jtag_logic.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/jtag_logic.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623075178009 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nRXF 3.3-V LVTTL 68 " "Pin nRXF uses I/O standard 3.3-V LVTTL at 68" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" { nRXF } } } { "src/jtag_logic.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/jtag_logic.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623075178009 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nTXE 3.3-V LVTTL 51 " "Pin nTXE uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1_standart/quartus/bin64/pin_planner.ppl" { nTXE } } } { "src/jtag_logic.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/jtag_logic.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623075178009 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1623075178009 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/output_files/cyclone4_slave.fit.smsg " "Generated suppressed messages file C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/output_files/cyclone4_slave.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1623075178045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 44 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1538 " "Peak virtual memory: 1538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623075178325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 07 17:12:58 2021 " "Processing ended: Mon Jun 07 17:12:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623075178325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623075178325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623075178325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1623075178325 ""}
