Success!
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fft2d_top_top glbl -prj fft2d_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fft2d_top -debug wave 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/ip/xil_defaultlib/fft_configuration_s_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft_configuration_s_core'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/ip/xil_defaultlib/fft_configuration_1_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft_configuration_1_core'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fifo_w8_d2_A_x.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_w8_d2_A_x_shiftReg'
INFO: [VRFC 10-3107] analyzing entity 'fifo_w8_d2_A_x'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/Loop_l_transp_mid_pr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Loop_l_transp_mid_pr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/start_for_fft1d_1_Loop_2_proc2_U0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'start_for_fft1d_1_Loop_2_proc2_U0_shiftReg'
INFO: [VRFC 10-3107] analyzing entity 'start_for_fft1d_1_Loop_2_proc2_U0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/Loop_l_transp_out_pr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Loop_l_transp_out_pr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fft1d_0_Loop_1_proc2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft1d_0_Loop_1_proc2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fft1d_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft1d_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/Loop_l_wr_xk_proc29.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Loop_l_wr_xk_proc29'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fft1d_0_Block_codeRe.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft1d_0_Block_codeRe'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fifo_w64_d32_A_x0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_w64_d32_A_x0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fifo_w64_d32_A_x.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_w64_d32_A_x'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fft1d_1_Loop_2_proc2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft1d_1_Loop_2_proc2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fft2d_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft2d_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fifo_w64_d32_A_x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_w64_d32_A_x1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fft1d_1_Loop_1_proc1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft1d_1_Loop_1_proc1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/start_for_Loop_l_transp_out_pr_U0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'start_for_Loop_l_transp_out_pr_U0_shiftReg'
INFO: [VRFC 10-3107] analyzing entity 'start_for_Loop_l_transp_out_pr_U0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/start_for_Loop_l_f1d_row_proc2_U0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'start_for_Loop_l_f1d_row_proc2_U0_shiftReg'
INFO: [VRFC 10-3107] analyzing entity 'start_for_Loop_l_f1d_row_proc2_U0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/Loop_l_wr_o_fifo_pro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Loop_l_wr_o_fifo_pro'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/Loop_l_f1d_row_proc2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Loop_l_f1d_row_proc2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fft2d_top_arr1_memcore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft2d_top_arr1_memcore_ram'
INFO: [VRFC 10-3107] analyzing entity 'fft2d_top_arr1_memcore'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/start_for_fft1d_0_Loop_2_proc2_U0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'start_for_fft1d_0_Loop_2_proc2_U0_shiftReg'
INFO: [VRFC 10-3107] analyzing entity 'start_for_fft1d_0_Loop_2_proc2_U0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/AESL_axi_s_xn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_s_xn'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fft2d_top_arr1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft2d_top_arr1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/start_for_fft_configuration_1_U0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'start_for_fft_configuration_1_U0_shiftReg'
INFO: [VRFC 10-3107] analyzing entity 'start_for_fft_configuration_1_U0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fifo_w64_d32_A_x2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_w64_d32_A_x2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fft1d_1_Block_codeRe.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft1d_1_Block_codeRe'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fifo_w64_d32_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_w64_d32_A'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fft1d_0_Loop_2_proc2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft1d_0_Loop_2_proc2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/start_for_Loop_l_transp_mid_pr_U0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'start_for_Loop_l_transp_mid_pr_U0_shiftReg'
INFO: [VRFC 10-3107] analyzing entity 'start_for_Loop_l_transp_mid_pr_U0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fifo_w8_d2_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_w8_d2_A_shiftReg'
INFO: [VRFC 10-3107] analyzing entity 'fifo_w8_d2_A'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fft_configuration_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft_configuration_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/start_for_Loop_l_wr_xk_proc29_U0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'start_for_Loop_l_wr_xk_proc29_U0_shiftReg'
INFO: [VRFC 10-3107] analyzing entity 'start_for_Loop_l_wr_xk_proc29_U0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/start_for_fft_configuration_U0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'start_for_fft_configuration_U0_shiftReg'
INFO: [VRFC 10-3107] analyzing entity 'start_for_fft_configuration_U0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fft_configuration_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft_configuration_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/Loop_l_rd_xn_proc23.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Loop_l_rd_xn_proc23'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fft2d_top.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_fft2d_top_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/AESL_axi_s_xk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_s_xk'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fft1d_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft1d_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/Loop_l_f1d_col_proc2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Loop_l_f1d_col_proc2'
Starting static elaboration
WARNING: [#UNDEF] Note: "in get_registers " [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12499]
WARNING: [#UNDEF] Note: "in get_registers " [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12499]
WARNING: [VRFC 10-3499] library name 'xfft_v9_1_2' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/fft_configuration_s_core.vhd:186]
WARNING: [VRFC 10-3499] library name 'xfft_v9_1_2' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/fft_configuration_1_core.vhd:186]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_2.xfft_v9_1_2_viv_comp
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_17.cmpy_v6_0_17_pkg
Compiling package floating_point_v7_0_16.floating_point_v7_0_16_consts
Compiling package floating_point_v7_0_16.floating_point_v7_0_16_exp_table...
Compiling package floating_point_v7_0_16.floating_point_v7_0_16_pkg
Compiling package xfft_v9_1_2.pkg
Compiling package xfft_v9_1_2.xfft_v9_1_2_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg_legacy
Compiling package floating_point_v7_0_16.floating_point_v7_0_16_viv_comp
Compiling package floating_point_v7_0_16.flt_utils
Compiling package xfft_v9_1_2.quarter_sin_tw_table
Compiling package xfft_v9_1_2.quarter2_sin_tw_table
Compiling package xpm.vcomponents
Compiling package floating_point_v7_0_16.vt2mutils
Compiling package floating_point_v7_0_16.vt2mcomps
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.fft2d_top_arr1_memcore_ram [\fft2d_top_arr1_memcore_ram(1,9)...]
Compiling architecture arch of entity xil_defaultlib.fft2d_top_arr1_memcore [fft2d_top_arr1_memcore_default]
Compiling architecture rtl of entity xil_defaultlib.fft2d_top_arr1 [\fft2d_top_arr1(addressrange=102...]
Compiling architecture behav of entity xil_defaultlib.Loop_l_rd_xn_proc23 [loop_l_rd_xn_proc23_default]
Compiling architecture behav of entity xil_defaultlib.fft1d_1_Block_codeRe [fft1d_1_block_codere_default]
Compiling architecture behav of entity xil_defaultlib.fft1d_1_Loop_1_proc1 [fft1d_1_loop_1_proc1_default]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=7,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=7,has_uvpro...]
Compiling architecture synth of entity xfft_v9_1_2.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=65,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_2.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=65,afull_t...]
Compiling architecture synth of entity xfft_v9_1_2.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_2.axi_wrapper [\axi_wrapper(c_nfft_max=5,c_arch...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.pipe_blank [\pipe_blank(c_xdevicefamily="zyn...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.dist_mem [\dist_mem(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.pipe_blank [\pipe_blank(c_xdevicefamily="zyn...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.dist_mem [\dist_mem(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily="zynquplu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.fp_get_block_max_exp [\fp_get_block_max_exp(c_xdevicef...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.subtracter [\subtracter(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=23)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily="no...]
Compiling architecture synth of entity floating_point_v7_0_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_16.delay_s [\delay_s(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=2,length=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_0_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_16.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=27)\]
Compiling architecture rtl of entity floating_point_v7_0_16.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=29)\]
Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_0_16.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_0_16.floating_point_v7_0_16_viv [\floating_point_v7_0_16_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_1_2.fp_convert_to_block_fp [\fp_convert_to_block_fp(c_xdevic...]
Compiling architecture xilinx of entity xfft_v9_1_2.equ_rtl [\equ_rtl(c_xdevicefamily="zynqup...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=28...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily="zynquplu...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus2 [\mux_bus2(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus2 [\mux_bus2(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xfft_v9_1_2.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_2.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily="zynquplu...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus2 [\mux_bus2(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily="zynquplu...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus4 [\mux_bus4(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.twgen_distmem [\twgen_distmem(theta_width=4,twi...]
Compiling architecture xilinx of entity xfft_v9_1_2.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,a_input="CASCAD...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,amultsel="AD...]
Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=29,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2060]
Compiling architecture xilinx of entity cmpy_v6_0_17.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_17.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="z...]
Compiling architecture xilinx of entity cmpy_v6_0_17.cmpy_v6_0_17_synth [\cmpy_v6_0_17_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_2.cmpy [\cmpy(c_xdevicefamily="zynquplus...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_pe [\r22_pe(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity xfft_v9_1_2.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=31...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily="zynquplu...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus2 [\mux_bus2(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus2 [\mux_bus2(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xfft_v9_1_2.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_2.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily="zynquplu...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus2 [\mux_bus2(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily="zynquplu...]
Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus4 [\mux_bus4(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity xfft_v9_1_2.twgen_distmem [\twgen_distmem(theta_width=2,twi...]
Compiling architecture xilinx of entity xfft_v9_1_2.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=32,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2060]
Compiling architecture xilinx of entity cmpy_v6_0_17.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_17.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="z...]
Compiling architecture xilinx of entity cmpy_v6_0_17.cmpy_v6_0_17_synth [\cmpy_v6_0_17_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_2.cmpy [\cmpy(c_xdevicefamily="zynquplus...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_pe [\r22_pe(c_xdevicefamily="zynqupl...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily="zynquplu...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus2 [\mux_bus2(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_pe [\r22_pe(c_xdevicefamily="zynqupl...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_2.dpm [\dpm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_busy [\r22_busy(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_1_2.cnt_sat [\cnt_sat(c_xdevicefamily="zynqup...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_2.cnt_sat [\cnt_sat(c_xdevicefamily="zynqup...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_2.cnt_sat [\cnt_sat(c_xdevicefamily="zynqup...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_2.cnt_sat [\cnt_sat(c_xdevicefamily="zynqup...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_2.equ_rtl [\equ_rtl(c_xdevicefamily="zynqup...]
Compiling architecture xilinx of entity xfft_v9_1_2.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.xfft_v9_1_2_d [\xfft_v9_1_2_d(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_2.xfft_v9_1_2_core [\xfft_v9_1_2_core(c_xdevicefamil...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=8)\]
Compiling architecture rtl of entity floating_point_v7_0_16.norm_zero_det [\norm_zero_det(data_width=8,regi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=33)\]
Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(length=0,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_16.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_16.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_16.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture rtl of entity floating_point_v7_0_16.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_0_16.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_0_16.shift_msb_first [\shift_msb_first(a_width=33,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_0_16.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_16.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(length=6)\]
Compiling architecture synth of entity floating_point_v7_0_16.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_0_16.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_0_16.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_0_16.floating_point_v7_0_16_viv [\floating_point_v7_0_16_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily="zynquplu...]
Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.fp_convert_to_fp [\fp_convert_to_fp(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_1_2.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_1_2.xfft_v9_1_2_fp [\xfft_v9_1_2_fp(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_1_2.xfft_v9_1_2_core [\xfft_v9_1_2_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_2.xfft_v9_1_2_viv [\xfft_v9_1_2_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_2.xfft_v9_1_2 [\xfft_v9_1_2(c_xdevicefamily="zy...]
Compiling architecture fft_configuration_s_core_arch of entity xil_defaultlib.fft_configuration_s_core [fft_configuration_s_core_default]
Compiling architecture arch of entity xil_defaultlib.fft_configuration_s [fft_configuration_s_default]
Compiling architecture behav of entity xil_defaultlib.fft1d_1_Loop_2_proc2 [fft1d_1_loop_2_proc2_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w8_d2_A_shiftReg [fifo_w8_d2_a_shiftreg_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w8_d2_A [\fifo_w8_d2_A(1,8)\]
Compiling architecture arch of entity xil_defaultlib.fifo_w64_d32_A [\fifo_w64_d32_A(1,5)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_fft_configuration_U0_shiftReg [start_for_fft_configuration_u0_s...]
Compiling architecture rtl of entity xil_defaultlib.start_for_fft_configuration_U0 [\start_for_fft_configuration_U0(...]
Compiling architecture rtl of entity xil_defaultlib.start_for_fft1d_1_Loop_2_proc2_U0_shiftReg [start_for_fft1d_1_loop_2_proc2_u...]
Compiling architecture rtl of entity xil_defaultlib.start_for_fft1d_1_Loop_2_proc2_U0 [\start_for_fft1d_1_Loop_2_proc2_...]
Compiling architecture behav of entity xil_defaultlib.fft1d_1 [fft1d_1_default]
Compiling architecture arch of entity xil_defaultlib.fifo_w64_d32_A_x [\fifo_w64_d32_A_x(1,5)\]
Compiling architecture behav of entity xil_defaultlib.Loop_l_f1d_row_proc2 [loop_l_f1d_row_proc2_default]
Compiling architecture behav of entity xil_defaultlib.Loop_l_transp_mid_pr [loop_l_transp_mid_pr_default]
Compiling architecture behav of entity xil_defaultlib.fft1d_0_Block_codeRe [fft1d_0_block_codere_default]
Compiling architecture behav of entity xil_defaultlib.fft1d_0_Loop_1_proc2 [fft1d_0_loop_1_proc2_default]
Compiling architecture fft_configuration_1_core_arch of entity xil_defaultlib.fft_configuration_1_core [fft_configuration_1_core_default]
Compiling architecture arch of entity xil_defaultlib.fft_configuration_1 [fft_configuration_1_default]
Compiling architecture behav of entity xil_defaultlib.fft1d_0_Loop_2_proc2 [fft1d_0_loop_2_proc2_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w8_d2_A_x_shiftReg [fifo_w8_d2_a_x_shiftreg_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w8_d2_A_x [\fifo_w8_d2_A_x(1,8)\]
Compiling architecture arch of entity xil_defaultlib.fifo_w64_d32_A_x0 [\fifo_w64_d32_A_x0(1,5)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_fft_configuration_1_U0_shiftReg [start_for_fft_configuration_1_u0...]
Compiling architecture rtl of entity xil_defaultlib.start_for_fft_configuration_1_U0 [\start_for_fft_configuration_1_U...]
Compiling architecture rtl of entity xil_defaultlib.start_for_fft1d_0_Loop_2_proc2_U0_shiftReg [start_for_fft1d_0_loop_2_proc2_u...]
Compiling architecture rtl of entity xil_defaultlib.start_for_fft1d_0_Loop_2_proc2_U0 [\start_for_fft1d_0_Loop_2_proc2_...]
Compiling architecture behav of entity xil_defaultlib.fft1d_0 [fft1d_0_default]
Compiling architecture arch of entity xil_defaultlib.fifo_w64_d32_A_x1 [\fifo_w64_d32_A_x1(1,5)\]
Compiling architecture behav of entity xil_defaultlib.Loop_l_f1d_col_proc2 [loop_l_f1d_col_proc2_default]
Compiling architecture behav of entity xil_defaultlib.Loop_l_transp_out_pr [loop_l_transp_out_pr_default]
Compiling architecture behav of entity xil_defaultlib.Loop_l_wr_o_fifo_pro [loop_l_wr_o_fifo_pro_default]
Compiling architecture behav of entity xil_defaultlib.Loop_l_wr_xk_proc29 [loop_l_wr_xk_proc29_default]
Compiling architecture arch of entity xil_defaultlib.fifo_w64_d32_A_x2 [\fifo_w64_d32_A_x2(1,5)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_Loop_l_f1d_row_proc2_U0_shiftReg [start_for_loop_l_f1d_row_proc2_u...]
Compiling architecture rtl of entity xil_defaultlib.start_for_Loop_l_f1d_row_proc2_U0 [\start_for_Loop_l_f1d_row_proc2_...]
Compiling architecture rtl of entity xil_defaultlib.start_for_Loop_l_transp_mid_pr_U0_shiftReg [start_for_loop_l_transp_mid_pr_u...]
Compiling architecture rtl of entity xil_defaultlib.start_for_Loop_l_transp_mid_pr_U0 [\start_for_Loop_l_transp_mid_pr_...]
Compiling architecture rtl of entity xil_defaultlib.start_for_Loop_l_transp_out_pr_U0_shiftReg [start_for_loop_l_transp_out_pr_u...]
Compiling architecture rtl of entity xil_defaultlib.start_for_Loop_l_transp_out_pr_U0 [\start_for_Loop_l_transp_out_pr_...]
Compiling architecture rtl of entity xil_defaultlib.start_for_Loop_l_wr_xk_proc29_U0_shiftReg [start_for_loop_l_wr_xk_proc29_u0...]
Compiling architecture rtl of entity xil_defaultlib.start_for_Loop_l_wr_xk_proc29_U0 [\start_for_Loop_l_wr_xk_proc29_U...]
Compiling architecture behav of entity xil_defaultlib.fft2d_top [fft2d_top_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_xn [aesl_axi_s_xn_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_xk [aesl_axi_s_xk_default]
Compiling architecture behav of entity xil_defaultlib.apatb_fft2d_top_top
Built simulation snapshot fft2d_top

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/xsim.dir/fft2d_top/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May  1 00:19:53 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fft2d_top/xsim_script.tcl
# xsim {fft2d_top} -autoloadwcfg -tclbatch {fft2d_top.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source fft2d_top.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set xk_group [add_wave_group xk(axis) -into $coutputgroup]
## add_wave /apatb_fft2d_top_top/AESL_inst_fft2d_top/xk_TREADY -into $xk_group -color #ffff00 -radix hex
## add_wave /apatb_fft2d_top_top/AESL_inst_fft2d_top/xk_TVALID -into $xk_group -color #ffff00 -radix hex
## add_wave /apatb_fft2d_top_top/AESL_inst_fft2d_top/xk_TLAST -into $xk_group -color #ffff00 -radix hex
## add_wave /apatb_fft2d_top_top/AESL_inst_fft2d_top/xk_TDATA -into $xk_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set xn_group [add_wave_group xn(axis) -into $cinputgroup]
## add_wave /apatb_fft2d_top_top/AESL_inst_fft2d_top/xn_TREADY -into $xn_group -color #ffff00 -radix hex
## add_wave /apatb_fft2d_top_top/AESL_inst_fft2d_top/xn_TVALID -into $xn_group -color #ffff00 -radix hex
## add_wave /apatb_fft2d_top_top/AESL_inst_fft2d_top/xn_TLAST -into $xn_group -color #ffff00 -radix hex
## add_wave /apatb_fft2d_top_top/AESL_inst_fft2d_top/xn_TDATA -into $xn_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_fft2d_top_top/AESL_inst_fft2d_top/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_fft2d_top_top/AESL_inst_fft2d_top/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_fft2d_top_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_fft2d_top_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fft2d_top_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fft2d_top_top/ap_c_n_tvin_trans_num_xn_data -into $tb_simstatus_group -radix hex
## add_wave /apatb_fft2d_top_top/ap_c_n_tvin_trans_num_xn_last -into $tb_simstatus_group -radix hex
## add_wave /apatb_fft2d_top_top/ap_c_n_tvout_trans_num_xk_data -into $tb_simstatus_group -radix hex
## add_wave /apatb_fft2d_top_top/ap_c_n_tvout_trans_num_xk_last -into $tb_simstatus_group -radix hex
## add_wave /apatb_fft2d_top_top/LENGTH_xn_data -into $tb_portdepth_group -radix hex
## add_wave /apatb_fft2d_top_top/LENGTH_xn_last -into $tb_portdepth_group -radix hex
## add_wave /apatb_fft2d_top_top/LENGTH_xk_data -into $tb_portdepth_group -radix hex
## add_wave /apatb_fft2d_top_top/LENGTH_xk_last -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_xk_group [add_wave_group xk(axis) -into $tbcoutputgroup]
## add_wave /apatb_fft2d_top_top/xk_TREADY -into $tb_xk_group -color #ffff00 -radix hex
## add_wave /apatb_fft2d_top_top/xk_TVALID -into $tb_xk_group -color #ffff00 -radix hex
## add_wave /apatb_fft2d_top_top/xk_TLAST -into $tb_xk_group -color #ffff00 -radix hex
## add_wave /apatb_fft2d_top_top/xk_TDATA -into $tb_xk_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_xn_group [add_wave_group xn(axis) -into $tbcinputgroup]
## add_wave /apatb_fft2d_top_top/xn_TREADY -into $tb_xn_group -color #ffff00 -radix hex
## add_wave /apatb_fft2d_top_top/xn_TVALID -into $tb_xn_group -color #ffff00 -radix hex
## add_wave /apatb_fft2d_top_top/xn_TLAST -into $tb_xn_group -color #ffff00 -radix hex
## add_wave /apatb_fft2d_top_top/xn_TDATA -into $tb_xn_group -radix hex
## save_wave_config fft2d_top.wcfg
## run all
Note: simulation done!
Time: 130823750 ps  Iteration: 1  Process: /apatb_fft2d_top_top/generate_sim_done_proc  File: /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fft2d_top.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 130823750 ps  Iteration: 1  Process: /apatb_fft2d_top_top/generate_sim_done_proc  File: /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fft2d_top.autotb.vhd
$finish called at time : 130823750 ps
run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:51 . Memory (MB): peak = 1523.805 ; gain = 72.004 ; free physical = 330 ; free virtual = 83742
## quit
INFO: [Common 17-206] Exiting xsim at Fri May  1 00:22:55 2020...
Success!
