Running: D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/ISEp/pipeline_plus/mips_tf_isim_beh.exe -prj D:/ISEp/pipeline_plus/mips_tf_beh.prj work.mips_tf work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/ISEp/pipeline_plus/MultDiv.v" into library work
Analyzing Verilog file "D:/ISEp/pipeline_plus/IFU.v" into library work
Analyzing Verilog file "D:/ISEp/pipeline_plus/GRF.v" into library work
Analyzing Verilog file "D:/ISEp/pipeline_plus/DM.v" into library work
Analyzing Verilog file "D:/ISEp/pipeline_plus/Controller4M.v" into library work
Analyzing Verilog file "D:/ISEp/pipeline_plus/Controller4F.v" into library work
Analyzing Verilog file "D:/ISEp/pipeline_plus/Controller4E.v" into library work
Analyzing Verilog file "D:/ISEp/pipeline_plus/Con4Stock.v" into library work
Analyzing Verilog file "D:/ISEp/pipeline_plus/CMPcontroller4D.v" into library work
Analyzing Verilog file "D:/ISEp/pipeline_plus/ALU.v" into library work
Analyzing Verilog file "D:/ISEp/pipeline_plus/Wpart.v" into library work
Analyzing Verilog file "D:/ISEp/pipeline_plus/Mpart.v" into library work
Analyzing Verilog file "D:/ISEp/pipeline_plus/Fpart.v" into library work
Analyzing Verilog file "D:/ISEp/pipeline_plus/Epart.v" into library work
Analyzing Verilog file "D:/ISEp/pipeline_plus/Dpart.v" into library work
Analyzing Verilog file "D:/ISEp/pipeline_plus/mips.v" into library work
Analyzing Verilog file "D:/ISEp/pipeline_plus/mips_tf.v" into library work
Analyzing Verilog file "D:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module IFU
Compiling module Con4Stock
Compiling module Fpart
Compiling module Controller4D
Compiling module GRF
Compiling module Dpart
Compiling module Controller4E
Compiling module ALU
Compiling module MultDiv
Compiling module Epart
Compiling module Controller4M
Compiling module DM
Compiling module Mpart
Compiling module Controller4W
Compiling module Wpart
Compiling module mips
Compiling module mips_tf
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 18 Verilog Units
Built simulation executable D:/ISEp/pipeline_plus/mips_tf_isim_beh.exe
Fuse Memory Usage: 31972 KB
Fuse CPU Usage: 718 ms
