
Spectre (R) Circuit Simulator
Version 23.1.0.063 64bit -- 10 Jun 2023
Copyright (C) 1989-2023 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and Spectre are registered trademarks of Cadence Design Systems, Inc. All others are the property of their respective holders.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA Security, Inc.

User: avantis1   Host: hpc3-14-27   HostID: F00A283A   PID: 2367686
Memory  available: 192.6340 GB  physical: 201.9309 GB
Linux   : Rocky Linux release 8.8 (Green Obsidian)
CPU Type: Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz
        Socket: Processors [Frequency]
        0:       0 [2400.0],  1 [3073.0],  2 [3100.1],  3 [3100.0],  4 [2400.0]
                 5 [2400.0],  6 [2400.0],  7 [2400.0],  8 [2400.0],  9 [2400.0]
                10 [2400.0], 11 [2400.0], 12 [2400.0], 13 [2400.0], 14 [2400.0]
                15 [2400.0], 16 [2400.0], 17 [2400.0], 18 [2400.0], 19 [2400.0]
        1:      20 [2400.0], 21 [2400.0], 22 [2400.0], 23 [2400.0], 24 [2400.0]
                25 [2400.0], 26 [2400.0], 27 [2400.0], 28 [2400.0], 29 [2400.0]
                30 [2400.0], 31 [2400.0], 32 [2400.0], 33 [2400.0], 34 [2400.0]
                35 [2400.0], 36 [2400.0], 37 [2400.0], 38 [2400.0], 39 [2400.0]
        
System load averages (1min, 5min, 15min) : 2.5 %, 3.3 %, 4.5 %
HPC is enabled
Affinity is set by user to processors:  0  1  2  3  4  5 

Simulating `input.scs' on hpc3-14-27 at 10:21:38 AM, Thur Apr 25, 2024 (process id: 2367686).
Current working directory: /data/homezvol2/avantis1/simulation/CAPSTONE_AVI/TB_RO_101_stage_v2/maestro_08/results/maestro/ExplorerRun.0/1/CAPSTONE_AVI_TB_RO_101_stage_v2_1/netlist
Command line:
    /data/opt/apps/cadence/SPECTRE231/tools.lnx86/bin/spectre -64  \
        input.scs +escchars +log ../psf/spectre.out -format psfxl -raw  \
        ../psf ++aps -mt +lqtimeout 900 -maxw 5 -maxn 5 -env ade  \
        +adespetkn=0001089D13A302B663E41FB550AF0DF415A679A322D5069144BF588C12F604E07EF416DC01A319B562BB63D370EB36A245A36ECE07C7228946CF65E853FB4F925BF679D15D9175FF34986CD60ABF07E240F137D344A540FE19A915BE49AE17B258F7629847A047E340A279D136C874D334981FFB89DAE5F152B200003691  \
        +dcopt -ahdllibdir  \
        /data/homezvol2/avantis1/simulation/CAPSTONE_AVI/TB_RO_101_stage_v2/maestro_08/results/maestro/ExplorerRun.0/sharedData/CDS/ahdl/input.ahdlSimDB  \
        +logstatus

Simulation Id: BqIeeHrWVZpBsWon
Licensing Information:
[10:21:38.013177] Configured Lic search path (22.01-s002): 5280@license.eecs.uci.edu

Licensing Information:
[10:21:38.094395] Periodic Lic check successful

Loading /data/opt/apps/cadence/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libinfineon_sh.so ...
Loading /data/opt/apps/cadence/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libphilips_sh.so ...
Loading /data/opt/apps/cadence/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libsparam_sh.so ...
Loading /data/opt/apps/cadence/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libstmodels_sh.so ...
Reading file:  /data/homezvol2/avantis1/simulation/CAPSTONE_AVI/TB_RO_101_stage_v2/maestro_08/results/maestro/ExplorerRun.0/1/CAPSTONE_AVI_TB_RO_101_stage_v2_1/netlist/input.scs
Reading file:  /data/opt/apps/cadence/SPECTRE231/tools.lnx86/spectre/etc/configs/spectre.cfg
Reading file:  /data/homezvol2/avantis1/16nm.sp
Time for NDB Parsing: CPU = 68.343 ms, elapsed = 175.402 ms.
Time accumulated: CPU = 158.913 ms, elapsed = 175.404 ms.
Peak resident memory used = 156 Mbytes.

Time for Elaboration: CPU = 17.283 ms, elapsed = 17.6101 ms.
Time accumulated: CPU = 176.277 ms, elapsed = 193.094 ms.
Peak resident memory used = 164 Mbytes.


Notice from spectre during hierarchy flattening.
    The value 'psf' specified for the 'checklimitdest' option will no longer be supported in future releases. Use 'spectre -h' to see other recommended values for the 'checklimitdest' option.


Time for EDB Visiting: CPU = 3.123 ms, elapsed = 3.13902 ms.
Time accumulated: CPU = 179.483 ms, elapsed = 196.315 ms.
Peak resident memory used = 166 Mbytes.


Notice from spectre during initial setup.
    Multithreading is disabled due to the size of the design being too small.


Global user options:
         psfversion = 1.4.0
            vabstol = 1e-06
            iabstol = 1e-12
               temp = 27
           homotopy = 5
               gmin = 1e-12
             rforce = 0.1
           maxnotes = 5
           maxwarns = 5
             digits = 5
               cols = 80
     dc_pivot_check = yes
             pivrel = 0.001
           sensfile = ../psf/sens.output
     checklimitdest = psf
               save = allpub
             reltol = 0.001
               tnom = 27
             scalem = 1
              scale = 1

Scoped user options:

Circuit inventory:
              nodes 103
              bsim4 202   
            vsource 2     

Analysis and control statement inventory:
                 dc 1     
               info 8     
               tran 1     

Output statements:
             .probe 0     
           .measure 0     
               save 0     


Notice from spectre during initial setup.
    1 vsources are shorted because their absolute value is less than or equal to 'vabsshort'.
    Fast APS enabled.

Time for parsing: CPU = 6.063 ms, elapsed = 6.73604 ms.
Time accumulated: CPU = 185.617 ms, elapsed = 203.121 ms.
Peak resident memory used = 171 Mbytes.

~~~~~~~~~~~~~~~~~~~~~~
Pre-Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~
   -   (Fast APS) Multi-threading. The recommended number of threads is 1, consider adding +mt=1 on command line.
~~~~~~~~~~~~~~~~~~~~~~

***********************************************
Transient Analysis `tran': time = (0 s -> 1 us)
***********************************************

Notice from spectre during IC analysis, during transient analysis `tran'.
    There are 1 IC nodes defined.

DC simulation time: CPU = 21.753 ms, elapsed = 21.8339 ms.

Opening the PSFXL file ../psf/tran.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 1 us
    step = 1 ns
    maxstep = 20 ns
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm


Notice from spectre during transient analysis `tran'.
    Multithreading is disabled due to the size of the design being too small.


Output and IC/nodeset summary:
                 save   1       (current)
                 save   102     (voltage)
                 ic     1       
                 save   1       (unitless)

    tran: time = 18.55 ns    (1.86 %), step = 1.708 ps     (171 u%)
    tran: time = 25 ns        (2.5 %), step = 1.341 ps     (134 u%)
    tran: time = 43.61 ns    (4.36 %), step = 1.204 ps     (120 u%)
    tran: time = 62.27 ns    (6.23 %), step = 1.396 ps     (140 u%)
    tran: time = 75 ns        (7.5 %), step = 1.429 ps     (143 u%)
    tran: time = 93.36 ns    (9.34 %), step = 1.221 ps     (122 u%)
    tran: time = 111.5 ns    (11.2 %), step = 1.549 ps     (155 u%)
    tran: time = 125 ns      (12.5 %), step = 1.709 ps     (171 u%)
    tran: time = 143.6 ns    (14.4 %), step = 1.282 ps     (128 u%)
    tran: time = 162.8 ns    (16.3 %), step = 1.224 ps     (122 u%)
    tran: time = 175 ns      (17.5 %), step = 1.698 ps     (170 u%)
    tran: time = 193.9 ns    (19.4 %), step = 1.231 ps     (123 u%)
    tran: time = 212.9 ns    (21.3 %), step = 1.329 ps     (133 u%)
    tran: time = 225 ns      (22.5 %), step = 1.595 ps     (159 u%)
    tran: time = 243.7 ns    (24.4 %), step = 1.205 ps     (120 u%)
    tran: time = 263.2 ns    (26.3 %), step = 1.224 ps     (122 u%)
    tran: time = 275 ns      (27.5 %), step = 1.528 ps     (153 u%)
    tran: time = 294.3 ns    (29.4 %), step = 1.296 ps     (130 u%)
    tran: time = 313.7 ns    (31.4 %), step = 1.436 ps     (144 u%)
    tran: time = 325 ns      (32.5 %), step = 1.232 ps     (123 u%)
    tran: time = 344.6 ns    (34.5 %), step = 1.28 ps      (128 u%)
    tran: time = 364.3 ns    (36.4 %), step = 1.236 ps     (124 u%)
    tran: time = 375 ns      (37.5 %), step = 1.617 ps     (162 u%)
    tran: time = 395 ns      (39.5 %), step = 1.212 ps     (121 u%)
    tran: time = 415.3 ns    (41.5 %), step = 1.612 ps     (161 u%)
    tran: time = 425 ns      (42.5 %), step = 1.476 ps     (148 u%)
    tran: time = 444.3 ns    (44.4 %), step = 1.224 ps     (122 u%)
    tran: time = 462.7 ns    (46.3 %), step = 1.712 ps     (171 u%)
    tran: time = 475 ns      (47.5 %), step = 1.206 ps     (121 u%)
    tran: time = 494.7 ns    (49.5 %), step = 1.235 ps     (123 u%)
    tran: time = 514.3 ns    (51.4 %), step = 1.232 ps     (123 u%)
    tran: time = 525 ns      (52.5 %), step = 1.427 ps     (143 u%)
    tran: time = 544.7 ns    (54.5 %), step = 1.538 ps     (154 u%)
    tran: time = 564 ns      (56.4 %), step = 1.714 ps     (171 u%)
    tran: time = 575 ns      (57.5 %), step = 1.347 ps     (135 u%)
    tran: time = 595.4 ns    (59.5 %), step = 1.611 ps     (161 u%)
    tran: time = 615.2 ns    (61.5 %), step = 1.207 ps     (121 u%)
    tran: time = 625 ns      (62.5 %), step = 1.262 ps     (126 u%)
    tran: time = 645.2 ns    (64.5 %), step = 1.699 ps     (170 u%)
    tran: time = 665.3 ns    (66.5 %), step = 1.229 ps     (123 u%)
    tran: time = 675 ns      (67.5 %), step = 1.547 ps     (155 u%)
    tran: time = 695.2 ns    (69.5 %), step = 1.257 ps     (126 u%)
    tran: time = 715.1 ns    (71.5 %), step = 1.469 ps     (147 u%)
    tran: time = 725 ns      (72.5 %), step = 1.211 ps     (121 u%)
    tran: time = 745 ns      (74.5 %), step = 1.232 ps     (123 u%)
    tran: time = 764.6 ns    (76.5 %), step = 1.719 ps     (172 u%)
    tran: time = 775 ns      (77.5 %), step = 1.529 ps     (153 u%)
    tran: time = 795 ns      (79.5 %), step = 1.293 ps     (129 u%)
    tran: time = 815.3 ns    (81.5 %), step = 1.209 ps     (121 u%)
    tran: time = 825 ns      (82.5 %), step = 1.555 ps     (156 u%)
    tran: time = 845.4 ns    (84.5 %), step = 1.225 ps     (122 u%)
    tran: time = 865.7 ns    (86.6 %), step = 1.72 ps      (172 u%)
    tran: time = 875 ns      (87.5 %), step = 1.285 ps     (128 u%)
    tran: time = 893.7 ns    (89.4 %), step = 1.465 ps     (146 u%)
    tran: time = 913.6 ns    (91.4 %), step = 1.368 ps     (137 u%)
    tran: time = 925 ns      (92.5 %), step = 1.232 ps     (123 u%)
    tran: time = 945.4 ns    (94.5 %), step = 1.601 ps     (160 u%)
    tran: time = 965.8 ns    (96.6 %), step = 1.212 ps     (121 u%)
    tran: time = 975 ns      (97.5 %), step = 1.226 ps     (123 u%)
    tran: time = 994.9 ns    (99.5 %), step = 1.225 ps     (123 u%)
Number of accepted tran steps =             722605

Maximum value achieved for any signal of each quantity: 
V: V(Vout101) = 1.2 V
I: I(V1:p) = 99.49 uA
If your circuit contains signals of the same quantity that are vastly different in size (such as high voltage circuitry combined with low voltage control circuitry), you should consider specifying global option `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (93.6 %)      1 (59.9 %)      2 (56.2 %)      3 (82.9 %)
         4 (33.6 %)      5 (47.6 %)     
        Total: 375.3%
Initial condition solution time: CPU = 21.796 ms, elapsed = 21.8761 ms.
Intrinsic tran analysis time:    CPU = 512.73 s, elapsed = 515.103 s.
Total time required for tran analysis `tran': CPU = 512.754 s (8m  32.8s), elapsed = 515.128 s (8m  35.1s), util. = 99.5%.
Time accumulated: CPU = 513.227 s (8m  33.2s), elapsed = 515.623 s (8m  35.6s).
Peak resident memory used = 628 Mbytes.

finalTimeOP: writing operating point information to rawfile.

Opening the PSF file ../psf/finalTimeOP.info ...

******************
DC Analysis `dcOp'
******************

Opening the PSF file ../psf/dcOp.dc ...
Important parameter values:
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    gmindc = 1 pS
    rabsshort = 1 mOhm

Maximum value achieved for any signal of each quantity: 
V: V(VDD) = 700 mV
I: I(V1:p) = 177.9 uA
Convergence achieved in 5 iterations.
DC simulation time: CPU = 8.155 ms, elapsed = 8.7769 ms.
Total time required for dc analysis `dcOp': CPU = 8.179 ms, elapsed = 8.80098 ms, util. = 92.9%.
Time accumulated: CPU = 513.242 s (8m  33.2s), elapsed = 515.639 s (8m  35.6s).
Peak resident memory used = 628 Mbytes.

dcOpInfo: writing operating point information to rawfile.

Opening the PSF file ../psf/dcOpInfo.info ...
modelParameter: writing model parameter values to rawfile.

Opening the PSF file ../psf/modelParameter.info ...
element: writing instance parameter values to rawfile.

Opening the PSF file ../psf/element.info ...
outputParameter: writing output parameter values to rawfile.

Opening the PSF file ../psf/outputParameter.info ...
designParamVals: writing netlist parameters to rawfile.

Opening the PSFASCII file ../psf/designParamVals.info ...
primitives: writing primitives to rawfile.

Opening the PSFASCII file ../psf/primitives.info.primitives ...
subckts: writing subcircuits to rawfile.

Opening the PSFASCII file ../psf/subckts.info.subckts ...
Licensing Information:
Lic Summary:
[10:30:14.160744] Cdslmd servers:5280@license.eecs.uci.edu
[10:30:14.160770] Feature usage summary:
[10:30:14.160770] Virtuoso_Multi_mode_Simulation


Aggregate audit (10:30:14 AM, Thur Apr 25, 2024):
Time used: CPU = 513 s (8m  33.3s), elapsed = 516 s (8m  35.7s), util. = 99.5%.
Time spent in licensing: elapsed = 18.9 ms.
Peak memory used = 628 Mbytes.
Simulation started at: 10:21:38 AM, Thur Apr 25, 2024, ended at: 10:30:14 AM, Thur Apr 25, 2024, with elapsed time (wall clock): 516 s (8m  35.7s).
spectre completes with 0 errors, 0 warnings, and 7 notices.


********* LOG ENDS **************
**                             **
