POP,NOP,ADD,ADD,ADD,ADD,DB,INC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,CLC,ADD,ADD,DB,MOV,INT,MOV,PUSH,PUSH,JB,JB,INS,AND,OUTS,OUTS,OUTS,JZ,DB,AND,OUTS,AND,AND,AND,OR,ADD,ADD,ADD,SBB,CMP,POP,PUSH,PUSH,POP,PUSH,PUSH,POP,PUSH,PUSH,PUSH,XOR,PUSH,DB,PUSH,PUSH,JGE,PUSH,PUSH,POP,PUSH,PUSH,JGE,PUSH,PUSH,PUSH,PUSH,PUSH,JGE,PUSH,PUSH,POP,PUSH,PUSH,POP,PUSH,PUSH,PUSH,PUSH,JGE,PUSH,PUSH,PUSH,PUSH,JGE,PUSH,PUSH,POP,PUSH,PUSH,JGE,POP,PUSH,IMUL,PUSH,POP,PUSH,PUSH,JGE,PUSH,PUSH,POP,PUSH,PUSH,PUSH,IMUL,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,PUSH,ADD,ADD,ADD,DB,FST,ADD,ADD,LOOPNZ,ADD,OR,DB,OR,DB,ADD,ADD,OR,ADD,ADD,RCR,ADD,ADC,ADD,LOOPNZ,ADD,ADD,ADC,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ROR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADC,ADD,AND,ADD,LOCK,ADD,ADD,ADD,ADD,LOCK,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,XOR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,LOCK,OR,ADD,AND,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JZ,JS,ADD,ADD,INT,ADD,ADC,ADD,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,DB,DB,DB,JZ,ADD,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,SHR,DB,DB,JZ,ADD,MOV,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,IMUL,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,SHR,JAE,MOVSXD,ADD,LOCK,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,INS,OUTS,MOVSXD,ADD,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD