Jean-Loup Baer , Wen-Hann Wang, Retrospective: on the inclusion properties for multi-level cache hierarchies, 25 years of the international symposia on Computer architecture (selected papers), p.59-60, June 27-July 02, 1998, Barcelona, Spain
Pradip Bose, Use of architectural simulation tools in education, Proceedings of the 1995 workshop on Computer architecture education, p.7-es, January 01, 1995
Pradip Bose , Thomas M. Conte, Performance Analysis and Its Impact on Design, Computer, v.31 n.5, p.41-49, May 1998
W. -m.  W. Hwu , T. M. Conte, Editorial, IEEE Transactions on Computers, v.43 n.9, p.994-1003, September 1994
Yuguang Wu , Richard Muntz, Stack Evaluation of Arbitrary Set-Associative Multiprocessor Caches, IEEE Transactions on Parallel and Distributed Systems, v.6 n.9, p.930-942, September 1995
Lovleen Bhatia , Jayesh Gaur , Praveen Tiwari , Raj S. Mitra , Sunil H. Matange, Leveraging semi-formal and sequential equivalence techniques for multimedia SOC performance validation, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California
Michel Dubois , Jaeheon Jeong , Ashwini Nanda, Shared cache architectures for decision support systems, Performance Evaluation, v.49 n.1-4, p.283-298, September 2002
George Almási , Cǎlin Caşcaval , David A. Padua, Calculating stack distances efficiently, ACM SIGPLAN Notices, v.38 n.2 supplement, p.37-43, February 2003
Yarsun Hsu , C. Eric Wu , Yew-Huey Liu, Efficient Stack Simulation for Set-Associative Virtual Address Caches With Real Tags, IEEE Transactions on Computers, v.44 n.5, p.719-723, May 1995
Jason D. Hiser , Jack W. Davidson , David B. Whalley, Fast, accurate design space exploration of embedded systems memory configurations, Proceedings of the 2007 ACM symposium on Applied computing, March 11-15, 2007, Seoul, Korea
Thomas Alexander , Gershon Kedem, Distributed Prefetch-buffer/Cache Design for High Performance Memory Systems, Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture, p.254, February 03-07, 1996
Jaeheon Jeong , Michel Dubois, Optimal replacements in caches with two miss costs, Proceedings of the eleventh annual ACM symposium on Parallel algorithms and architectures, p.155-164, June 27-30, 1999, Saint Malo, France
Jacqueline Chame , Michel Dubois, Cache inclusion and processor sampling in multiprocessor simulations, ACM SIGMETRICS Performance Evaluation Review, v.21 n.1, p.36-47, June 1993
Yun Liang , Tulika Mitra, An analytical approach for fast and accurate design space exploration of instruction caches, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.3, p.1-29, December 2013
Gayathri Venkataraman , Sartaj Sahni , Srabani Mukhopadhyaya, A blocked all-pairs shortest-paths algorithm, Journal of Experimental Algorithmics (JEA), 8, 2003
Gayathri Venkataraman , Sartaj Sahni , Srabani Mukhopadhyaya, A Blocked All-Pairs Shortest-Path Algorithm, Proceedings of the 7th Scandinavian Workshop on Algorithm Theory, p.419-432, July 05-07, 2000
Calin Cascaval , Luiz De Rose , David A. Padua , Daniel A. Reed, Compile-Time Based Performance Prediction, Proceedings of the 12th International Workshop on Languages and Compilers for Parallel Computing, p.365-379, August 04-06, 1999
Jari Ahola, RECET - A Real-Time Cache Evaluation Tool, Proceedings of the 3rd International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, p.376-381, January 10-18, 1995
A. I. Gerasimov, A Model of a Microprocessor with a Wide Command Word, Cybernetics and Systems Analysis, v.37 n.6, p.926-934, November-December 2001
Anthony LaMarca , Richard Ladner, The influence of caches on the performance of heaps, Journal of Experimental Algorithmics (JEA), 1, p.4-es, 1996
Michael A. Laurenzano , Joshua Peraza , Laura Carrington , Ananta Tiwari , William A. Ward, Jr , Roy Campbell, PEBIL: binary instrumentation for practical data-intensive program analysis, Cluster Computing, v.18 n.1, p.1-14, March     2015
Yutao Zhong , Xipeng Shen , Chen Ding, Program locality analysis using reuse distance, ACM Transactions on Programming Languages and Systems (TOPLAS), v.31 n.6, p.1-39, August 2009
Joshua J. Yi , David J. Lilja, Simulation of Computer Architectures: Simulators, Benchmarks, Methodologies, and Recommendations, IEEE Transactions on Computers, v.55 n.3, p.268-280, March 2006
