INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/opt/xilinx/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_poly6.cpp
   Compiling testes.cpp_pre.cpp.tb.cpp
   Compiling poly6.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
0
1412432
-1072864
-8602470
-22359424
-43573180
-73528128
-113570674
-165114880
-229646664
-308726560
-403991038
-517152384
-649997140
-804383104
-982234890
-1185538048
-1416331744
-1676700000
-1968761494
2000309376
1638426388
1238409792
798133086
315507712
-211498104
-784839072
-1406371118
-2077828224
1494169468
718272512
-111766586
-996933632
-1937955088
1359701024
305989178
-803875200
-1969248796
1105911744
-166780370
-1490297856
1432940632
16211936
-1441663070
1358824832
-166981044
-1718050432
1007482518
-572530688
2140571584
566577568
-988770550
1781379200
300145844
-1123220160
1821823230
562271232
-588559064
-1610831520
1811811442
1112448896
610755868
333206272
308113766
565706752
1138204816
2059896608
-927748134
803871360
-1294201980
1411338944
376412110
-55596032
166388216
1096182496
-1504528062
1013770624
123744236
186076288
1269695542
-848125952
-1796771488
-1497080672
133720234
-1112845184
-851496364
1012009024
280983198
1352819712
39235272
746251360
-705561070
98902912
-1010470212
390974976
142913286
-1614938112
-442697168
-485094880
-1586448006
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_poly6_top glbl -prj poly6.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s poly6 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_mac_muladd_16s_8ns_13ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly6_mac_muladd_16s_8ns_13ns_23_1_1_DSP48_6
INFO: [VRFC 10-311] analyzing module poly6_mac_muladd_16s_8ns_13ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_am_addmul_16s_8s_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly6_am_addmul_16s_8s_16s_32_1_1_DSP48_5
INFO: [VRFC 10-311] analyzing module poly6_am_addmul_16s_8s_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_mac_muladd_16s_10ns_16s_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly6_mac_muladd_16s_10ns_16s_25_1_1_DSP48_2
INFO: [VRFC 10-311] analyzing module poly6_mac_muladd_16s_10ns_16s_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_poly6_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_mac_muladd_16s_20s_23ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly6_mac_muladd_16s_20s_23ns_32_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module poly6_mac_muladd_16s_20s_23ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/AESL_automem_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/AESL_automem_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_mul_mul_16s_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly6_mul_mul_16s_16s_32_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module poly6_mul_mul_16s_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_ama_addmuladd_16s_6s_16s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly6_ama_addmuladd_16s_6s_16s_32s_32_1_1_DSP48_4
INFO: [VRFC 10-311] analyzing module poly6_ama_addmuladd_16s_6s_16s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_ama_addmuladd_16s_11s_16s_19s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly6_ama_addmuladd_16s_11s_16s_19s_32_1_1_DSP48_7
INFO: [VRFC 10-311] analyzing module poly6_ama_addmuladd_16s_11s_16s_19s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/AESL_automem_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_mac_muladd_16s_13ns_22s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly6_mac_muladd_16s_13ns_22s_28_1_1_DSP48_3
INFO: [VRFC 10-311] analyzing module poly6_mac_muladd_16s_13ns_22s_28_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/AESL_automem_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly6
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.poly6_mac_muladd_16s_20s_23ns_32...
Compiling module xil_defaultlib.poly6_mac_muladd_16s_20s_23ns_32...
Compiling module xil_defaultlib.poly6_mul_mul_16s_16s_32_1_1_DSP...
Compiling module xil_defaultlib.poly6_mul_mul_16s_16s_32_1_1(ID=...
Compiling module xil_defaultlib.poly6_mac_muladd_16s_10ns_16s_25...
Compiling module xil_defaultlib.poly6_mac_muladd_16s_10ns_16s_25...
Compiling module xil_defaultlib.poly6_mac_muladd_16s_13ns_22s_28...
Compiling module xil_defaultlib.poly6_mac_muladd_16s_13ns_22s_28...
Compiling module xil_defaultlib.poly6_ama_addmuladd_16s_6s_16s_3...
Compiling module xil_defaultlib.poly6_ama_addmuladd_16s_6s_16s_3...
Compiling module xil_defaultlib.poly6_am_addmul_16s_8s_16s_32_1_...
Compiling module xil_defaultlib.poly6_am_addmul_16s_8s_16s_32_1_...
Compiling module xil_defaultlib.poly6_mac_muladd_16s_8ns_13ns_23...
Compiling module xil_defaultlib.poly6_mac_muladd_16s_8ns_13ns_23...
Compiling module xil_defaultlib.poly6_ama_addmuladd_16s_11s_16s_...
Compiling module xil_defaultlib.poly6_ama_addmuladd_16s_11s_16s_...
Compiling module xil_defaultlib.poly6
Compiling module xil_defaultlib.AESL_automem_a
Compiling module xil_defaultlib.AESL_automem_b
Compiling module xil_defaultlib.AESL_automem_c
Compiling module xil_defaultlib.AESL_automem_out_r
Compiling module xil_defaultlib.apatb_poly6_top
Compiling module work.glbl
Built simulation snapshot poly6

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/xsim.dir/poly6/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 27 12:15:02 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/poly6/xsim_script.tcl
# xsim {poly6} -autoloadwcfg -tclbatch {poly6.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source poly6.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "402165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 402205 ns : File "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6.autotb.v" Line 410
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 27 12:15:11 2020...
0
1412432
-1072864
-8602470
-22359424
-43573180
-73528128
-113570674
-165114880
-229646664
-308726560
-403991038
-517152384
-649997140
-804383104
-982234890
-1185538048
-1416331744
-1676700000
-1968761494
2000309376
1638426388
1238409792
798133086
315507712
-211498104
-784839072
-1406371118
-2077828224
1494169468
718272512
-111766586
-996933632
-1937955088
1359701024
305989178
-803875200
-1969248796
1105911744
-166780370
-1490297856
1432940632
16211936
-1441663070
1358824832
-166981044
-1718050432
1007482518
-572530688
2140571584
566577568
-988770550
1781379200
300145844
-1123220160
1821823230
562271232
-588559064
-1610831520
1811811442
1112448896
610755868
333206272
308113766
565706752
1138204816
2059896608
-927748134
803871360
-1294201980
1411338944
376412110
-55596032
166388216
1096182496
-1504528062
1013770624
123744236
186076288
1269695542
-848125952
-1796771488
-1497080672
133720234
-1112845184
-851496364
1012009024
280983198
1352819712
39235272
746251360
-705561070
98902912
-1010470212
390974976
142913286
-1614938112
-442697168
-485094880
-1586448006
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
