# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FiniteStateMachines_and_Controllers.srcs/sources_1/new/clkdiv.vhd" \
"../../../../FiniteStateMachines_and_Controllers.srcs/sources_1/new/counter.vhd" \
"../../../../FiniteStateMachines_and_Controllers.srcs/sources_1/new/multi_stopwatch_ckt.vhd" \
"../../../../FiniteStateMachines_and_Controllers.srcs/sources_1/new/mutli_seg_ckt.vhd" \
"../../../../FiniteStateMachines_and_Controllers.srcs/sources_1/imports/new/seven_segment_ckt.vhd" \
"../../../../FiniteStateMachines_and_Controllers.srcs/sim_1/new/tb_multi_stopwatch_ckt.vhd" \

# Do not sort compile order
nosort
