timestamp 1697518002
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
use pmos_3p3_VRCSD7 pmos_3p3_VRCSD7_0 1 0 -1158 0 1 1031
use OR_magic OR_magic_0 1 0 828 0 1 925
use nmos_3p3_G2UGVV nmos_3p3_G2UGVV_0 1 0 -1158 0 1 411
use AND2_magic AND2_magic_1 1 0 -747 0 1 -204
use AND2_magic AND2_magic_0 1 0 -747 0 1 990
port "IN2" 6 -701 -588 -701 -588 m1
port "VOUT" 7 2142 436 2142 436 m1
port "IN1" 5 -701 611 -701 611 m1
port "SEL" 10 -1530 626 -1530 626 m1
port "VDD" 8 -1164 1471 -1164 1471 nsc
port "VSS" 9 -1157 98 -1157 98 psc
node "IN2" 0 94.8004 -701 -588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7644 410 0 0 0 0 0 0 0 0
node "m1_768_n185#" 0 136.044 768 -185 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18886 742 0 0 0 0 0 0 0 0
node "VOUT" 1 133.983 2142 436 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12831 640 0 0 0 0 0 0 0 0
node "m1_641_n787#" 3 574.403 641 -787 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37787 1470 89732 2714 0 0 0 0 0 0
node "m1_392_n788#" 2 363.278 392 -788 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7980 508 90000 2708 0 0 0 0 0 0
node "IN1" 0 60.5781 -701 611 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8134 430 0 0 0 0 0 0 0 0
node "m1_729_1006#" 1 129.724 729 1006 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12760 708 0 0 0 0 0 0 0 0
node "m1_n1289_301#" 5 795.033 -1289 301 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 119440 5148 0 0 0 0 0 0 0 0
node "m1_692_1446#" 0 116.695 692 1446 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13250 630 0 0 0 0 0 0 0 0
node "a_n998_200#" 11 754.881 -998 200 p 0 0 0 0 0 0 0 0 0 0 0 0 9968 402 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 43567 1806 0 0 0 0 0 0 0 0
node "SEL" 81 578.64 -1530 626 m1 0 0 0 0 0 0 0 0 0 0 0 0 35888 1374 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21119 776 0 0 0 0 0 0 0 0
node "a_n1430_1007#" 83 348.22 -1430 1007 p 0 0 0 0 0 0 0 0 0 0 0 0 26112 1184 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 10761 1351.66 -1164 1471 nsc 74036 1950 0 0 8502 374 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140743 5140 90301 2704 0 0 0 0 0 0
substrate "VSS" 0 0 -1157 98 psc 0 0 0 0 0 0 12445 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173325 5506 0 0 0 0 0 0 0 0
cap "m1_392_n788#" "a_n998_200#" 1.2899
cap "m1_641_n787#" "VDD" 0.0383711
cap "IN1" "VDD" 32.5191
cap "a_n1430_1007#" "SEL" 17.6071
cap "m1_641_n787#" "IN2" 1.38949
cap "a_n998_200#" "m1_768_n185#" 5.49567
cap "m1_641_n787#" "a_n998_200#" 0.332954
cap "m1_692_1446#" "m1_729_1006#" 14.8878
cap "IN1" "SEL" 0.593052
cap "VDD" "IN2" 0.844337
cap "VDD" "SEL" 38.4078
cap "IN1" "a_n998_200#" 9.24526
cap "VDD" "a_n998_200#" 9.49457
cap "m1_392_n788#" "m1_n1289_301#" 2.02439
cap "m1_729_1006#" "m1_n1289_301#" 1.98781
cap "m1_692_1446#" "m1_768_n185#" 1.93592
cap "m1_641_n787#" "m1_692_1446#" 0.829463
cap "m1_392_n788#" "VOUT" 0.000579405
cap "a_n998_200#" "IN2" 17.0006
cap "a_n998_200#" "SEL" 5.38256
cap "a_n1430_1007#" "m1_n1289_301#" 26.6841
cap "m1_692_1446#" "VDD" 1.85871
cap "m1_641_n787#" "m1_n1289_301#" 0.0892321
cap "IN1" "m1_n1289_301#" 27.8301
cap "m1_641_n787#" "VOUT" 1.74853
cap "VDD" "m1_n1289_301#" 567.473
cap "m1_392_n788#" "m1_768_n185#" 1.40597
cap "m1_729_1006#" "m1_768_n185#" 4.42425
cap "m1_392_n788#" "m1_641_n787#" 288.621
cap "SEL" "m1_n1289_301#" 144.192
cap "a_n998_200#" "m1_n1289_301#" 65.108
cap "m1_392_n788#" "VDD" 11.4232
cap "VDD" "m1_729_1006#" 0.305429
cap "m1_641_n787#" "m1_768_n185#" 27.8743
cap "m1_392_n788#" "IN2" 0.240555
cap "VDD" "a_n1430_1007#" 33.6703
cap "AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "OR_magic_0/VDD" 0.149751
cap "AND2_magic_1/A" "AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" 0.143691
cap "AND2_magic_1/VSS" "AND2_magic_0/A" -140.041
cap "OR_magic_0/A" "OR_magic_0/VDD" 0.186532
cap "AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" "AND2_magic_1/VSS" 0.9599
cap "AND2_magic_0/A" "OR_magic_0/VDD" 22.7896
cap "AND2_magic_1/A" "AND2_magic_0/A" 32.8614
cap "AND2_magic_0/B" "AND2_magic_0/A" 0.7295
cap "AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" "OR_magic_0/VDD" -8.88178e-16
cap "AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" "AND2_magic_0/B" 0.798021
cap "AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" "AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" 3.71767
cap "AND2_magic_1/VSS" "AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 33.6453
cap "AND2_magic_1/A" "AND2_magic_1/VSS" 46.1065
cap "AND2_magic_1/VSS" "OR_magic_0/VDD" 284.882
cap "AND2_magic_1/B" "AND2_magic_1/VSS" 4.33303
cap "AND2_magic_1/VSS" "AND2_magic_0/B" 15.6432
cap "AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" "OR_magic_0/VDD" 0.73904
cap "AND2_magic_1/A" "AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 10.2848
cap "AND2_magic_1/B" "AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 16.7575
cap "AND2_magic_1/A" "OR_magic_0/VDD" 232.867
cap "AND2_magic_0/B" "OR_magic_0/VDD" -0.322855
cap "AND2_magic_1/B" "OR_magic_0/VDD" -0.709621
cap "AND2_magic_1/B" "AND2_magic_1/A" -3.15206
cap "AND2_magic_1/A" "AND2_magic_0/B" -2.03296
cap "AND2_magic_1/VSS" "AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" -2.10287
cap "AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" "AND2_magic_0/A" 0.37187
cap "AND2_magic_1/A" "OR_magic_0/B" -2.74784
cap "AND2_magic_0/A" "AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 0.102929
cap "OR_magic_0/B" "AND2_magic_1/A" -2.74784
cap "OR_magic_0/B" "AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" -0.565015
cap "AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" "AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" 6.76761
cap "OR_magic_0/VSS" "OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" 26.6539
cap "OR_magic_0/VSS" "OR_magic_0/B" 125.081
cap "AND2_magic_0/A" "OR_magic_0/A" 1.08097
cap "OR_magic_0/VSS" "OR_magic_0/VDD" 816.184
cap "OR_magic_0/VOUT" "AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 0.0757386
cap "AND2_magic_1/A" "OR_magic_0/VDD" 7.10543e-15
cap "OR_magic_0/VSS" "AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 103.654
cap "AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" "AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" -1.05307
cap "AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" "OR_magic_0/A" 0.177344
cap "OR_magic_0/VSS" "OR_magic_0/A" 18.6587
cap "AND2_magic_1/B" "AND2_magic_0/A" 14.6549
cap "OR_magic_0/B" "OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" 105.893
cap "AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 3.19205
cap "OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" "OR_magic_0/VDD" -0.586305
cap "OR_magic_0/B" "OR_magic_0/VDD" 85.0905
cap "OR_magic_0/pmos_3p3_VZX6F7_1/a_n252_n112#" "AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 0.114283
cap "AND2_magic_1/B" "OR_magic_0/VSS" 23.57
cap "OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" "AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 1.13879
cap "OR_magic_0/B" "AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 2.45913
cap "OR_magic_0/B" "OR_magic_0/A" 7.42985
cap "AND2_magic_0/A" "OR_magic_0/VOUT" 0.00364792
cap "OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" "OR_magic_0/A" -0.0407976
cap "OR_magic_0/VDD" "AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 4.73018
cap "OR_magic_0/A" "OR_magic_0/VDD" 17.0505
cap "AND2_magic_0/A" "AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.661839
cap "AND2_magic_0/A" "AND2_magic_1/A" 1.11393
cap "OR_magic_0/VSS" "AND2_magic_0/A" 2.68613
cap "OR_magic_0/A" "AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 1.84418
cap "OR_magic_0/VSS" "OR_magic_0/VOUT" 0.659382
cap "OR_magic_0/VSS" "AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" 15.3254
cap "OR_magic_0/VSS" "AND2_magic_1/A" 21.2147
cap "AND2_magic_0/A" "OR_magic_0/pmos_3p3_VZX6F7_1/a_n252_n112#" 0.0148567
cap "AND2_magic_1/B" "OR_magic_0/VDD" -5.68434e-14
cap "AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" "AND2_magic_0/B" 1.20695
cap "AND2_magic_0/A" "OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" 0.00997442
cap "OR_magic_0/VSS" "AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" 3.10648
cap "AND2_magic_0/A" "OR_magic_0/VDD" 25.6519
cap "OR_magic_0/VSS" "OR_magic_0/pmos_3p3_VZX6F7_1/a_n252_n112#" 3.50993
cap "OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" "OR_magic_0/VDD" 3.20264
cap "OR_magic_0/B" "OR_magic_0/VDD" -5.68434e-14
cap "OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" "OR_magic_0/VOUT" 0.905408
cap "OR_magic_0/VSS" "OR_magic_0/VOUT" -0.78462
cap "OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" "OR_magic_0/B" 2.27995
cap "OR_magic_0/VSS" "OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" 0.0348256
cap "OR_magic_0/VOUT" "OR_magic_0/VDD" 5.68434e-14
cap "AND2_magic_0/B" "OR_magic_0/VDD" 18.2247
cap "AND2_magic_0/A" "AND2_magic_1/VSS" 4.26062
cap "AND2_magic_0/A" "OR_magic_0/VDD" -115.547
cap "AND2_magic_1/B" "AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.326046
cap "AND2_magic_0/A" "OR_magic_0/A" -0.993906
cap "AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "AND2_magic_1/VSS" -1.44686
cap "AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "OR_magic_0/VDD" 72.9314
cap "AND2_magic_1/VSS" "OR_magic_0/VDD" 3.3687
cap "AND2_magic_1/A" "AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" 2.61074
cap "AND2_magic_0/B" "AND2_magic_1/A" 0.030024
cap "AND2_magic_0/A" "AND2_magic_1/A" 110.384
cap "AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" "AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" 3.55015
cap "OR_magic_0/VDD" "OR_magic_0/pmos_3p3_VZX6F7_1/a_n252_n112#" 0.197979
cap "OR_magic_0/VDD" "OR_magic_0/A" 2.03179
cap "AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "AND2_magic_1/A" 0.252263
cap "AND2_magic_1/A" "AND2_magic_1/VSS" 0.0568074
cap "AND2_magic_1/A" "OR_magic_0/VDD" 410.652
cap "AND2_magic_1/A" "OR_magic_0/A" 0.0109723
cap "AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" "AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 1.48047
cap "AND2_magic_0/A" "AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" -0.0701986
cap "AND2_magic_0/A" "AND2_magic_0/B" 13.8713
cap "AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" -2.2822
cap "AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "AND2_magic_0/B" 16.7575
cap "AND2_magic_0/A" "AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" 65.7216
cap "OR_magic_0/VDD" "AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" 30.6317
cap "AND2_magic_1/A" "AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.676168
cap "AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "OR_magic_0/VSS" 0.197895
cap "OR_magic_0/VSS" "AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.167237
cap "OR_magic_0/VDD" "OR_magic_0/VSS" 12.6473
cap "OR_magic_0/B" "OR_magic_0/A" 1.74542
cap "AND2_magic_0/A" "OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" 0.0140381
cap "OR_magic_0/A" "OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" -0.114799
cap "AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "OR_magic_0/VOUT" 0.0162546
cap "AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "OR_magic_0/pmos_3p3_VZX6F7_1/a_n252_n112#" 0.798276
cap "OR_magic_0/VDD" "OR_magic_0/pmos_3p3_VZX6F7_1/a_n252_n112#" 32.7747
cap "AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "OR_magic_0/A" 5.34363
cap "OR_magic_0/A" "AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.361946
cap "AND2_magic_0/A" "AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" -0.00193026
cap "OR_magic_0/VDD" "OR_magic_0/A" 87.8171
cap "OR_magic_0/VDD" "AND2_magic_0/A" 3.84453
cap "OR_magic_0/VDD" "OR_magic_0/B" -0.842989
cap "AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" 0.0715921
cap "OR_magic_0/VDD" "OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" -0.0508565
cap "AND2_magic_1/B" "AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" 4.16021
cap "AND2_magic_0/A" "OR_magic_0/VSS" 1.17615
cap "OR_magic_0/A" "OR_magic_0/VSS" -0.501809
cap "AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" "AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" 6.59949
cap "AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" "AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" 3.19205
cap "AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" "AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" 1.60255
cap "AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" -0.0648461
cap "OR_magic_0/VOUT" "AND2_magic_0/A" 0.00513411
cap "AND2_magic_0/A" "OR_magic_0/pmos_3p3_VZX6F7_1/a_n252_n112#" 0.0209095
cap "OR_magic_0/A" "OR_magic_0/pmos_3p3_VZX6F7_1/a_n252_n112#" 103.277
cap "OR_magic_0/VDD" "AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" 31.7792
cap "OR_magic_0/VDD" "AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" 12.9345
cap "AND2_magic_0/A" "OR_magic_0/A" -0.993906
cap "OR_magic_0/VDD" "AND2_magic_0/B" 3.46039
cap "OR_magic_0/VDD" "OR_magic_0/B" 1.13687e-13
cap "OR_magic_0/A" "OR_magic_0/VDD" 2.84217e-14
merge "AND2_magic_1/A" "nmos_3p3_G2UGVV_0/a_160_n156#" -1099.18 0 0 0 0 0 0 0 0 0 0 0 0 -5488 -2562 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9384 -412 0 0 0 0 0 0 0 0
merge "nmos_3p3_G2UGVV_0/a_160_n156#" "a_n998_200#"
merge "a_n998_200#" "nmos_3p3_G2UGVV_0/a_n56_n156#"
merge "nmos_3p3_G2UGVV_0/a_n56_n156#" "nmos_3p3_G2UGVV_0/a_n272_n156#"
merge "nmos_3p3_G2UGVV_0/a_n272_n156#" "pmos_3p3_VRCSD7_0/a_160_n336#"
merge "pmos_3p3_VRCSD7_0/a_160_n336#" "SEL"
merge "SEL" "pmos_3p3_VRCSD7_0/a_n56_n336#"
merge "pmos_3p3_VRCSD7_0/a_n56_n336#" "pmos_3p3_VRCSD7_0/a_n272_n336#"
merge "pmos_3p3_VRCSD7_0/a_n272_n336#" "pmos_3p3_VRCSD7_0/a_160_24#"
merge "pmos_3p3_VRCSD7_0/a_160_24#" "pmos_3p3_VRCSD7_0/a_n56_24#"
merge "pmos_3p3_VRCSD7_0/a_n56_24#" "pmos_3p3_VRCSD7_0/a_n272_24#"
merge "pmos_3p3_VRCSD7_0/a_n272_24#" "a_n1430_1007#"
merge "AND2_magic_0/VDD" "AND2_magic_1/VDD" -1722.02 0 -4738 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -54941 -3084 0 0 0 0 0 0 0 0
merge "AND2_magic_1/VDD" "OR_magic_0/VDD"
merge "OR_magic_0/VDD" "m1_692_1446#"
merge "m1_692_1446#" "pmos_3p3_VRCSD7_0/a_56_n292#"
merge "pmos_3p3_VRCSD7_0/a_56_n292#" "pmos_3p3_VRCSD7_0/a_n360_n292#"
merge "pmos_3p3_VRCSD7_0/a_n360_n292#" "pmos_3p3_VRCSD7_0/a_56_68#"
merge "pmos_3p3_VRCSD7_0/a_56_68#" "pmos_3p3_VRCSD7_0/a_n360_68#"
merge "pmos_3p3_VRCSD7_0/a_n360_68#" "pmos_3p3_VRCSD7_0/w_n446_n422#"
merge "pmos_3p3_VRCSD7_0/w_n446_n422#" "VDD"
merge "AND2_magic_0/A" "nmos_3p3_G2UGVV_0/a_272_n112#" -791.433 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -61060 -3338 0 0 0 0 0 0 0 0
merge "nmos_3p3_G2UGVV_0/a_272_n112#" "nmos_3p3_G2UGVV_0/a_n160_n112#"
merge "nmos_3p3_G2UGVV_0/a_n160_n112#" "pmos_3p3_VRCSD7_0/a_272_n292#"
merge "pmos_3p3_VRCSD7_0/a_272_n292#" "pmos_3p3_VRCSD7_0/a_n160_n292#"
merge "pmos_3p3_VRCSD7_0/a_n160_n292#" "pmos_3p3_VRCSD7_0/a_272_68#"
merge "pmos_3p3_VRCSD7_0/a_272_68#" "pmos_3p3_VRCSD7_0/a_n160_68#"
merge "pmos_3p3_VRCSD7_0/a_n160_68#" "m1_n1289_301#"
merge "AND2_magic_0/VSS" "AND2_magic_1/VSS" -1154.15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -41487 -2490 0 0 0 0 0 0 0 0
merge "AND2_magic_1/VSS" "m1_392_n788#"
merge "m1_392_n788#" "nmos_3p3_G2UGVV_0/VSUBS"
merge "nmos_3p3_G2UGVV_0/VSUBS" "nmos_3p3_G2UGVV_0/a_56_n112#"
merge "nmos_3p3_G2UGVV_0/a_56_n112#" "nmos_3p3_G2UGVV_0/a_n360_n112#"
merge "nmos_3p3_G2UGVV_0/a_n360_n112#" "OR_magic_0/VSS"
merge "OR_magic_0/VSS" "m1_641_n787#"
merge "m1_641_n787#" "pmos_3p3_VRCSD7_0/VSUBS"
merge "pmos_3p3_VRCSD7_0/VSUBS" "VSS"
merge "AND2_magic_0/OUT" "OR_magic_0/A" -231.681 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -665 -298 0 0 0 0 0 0 0 0
merge "OR_magic_0/A" "m1_729_1006#"
merge "AND2_magic_1/OUT" "OR_magic_0/B" -178.486 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -230 -282 0 0 0 0 0 0 0 0
merge "OR_magic_0/B" "m1_768_n185#"
merge "OR_magic_0/VOUT" "VOUT" -38.3736 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2350 -194 0 0 0 0 0 0 0 0
merge "AND2_magic_0/B" "IN1" -49.0014 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2009 -180 0 0 0 0 0 0 0 0
merge "AND2_magic_1/B" "IN2" -53.9497 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1960 -178 0 0 0 0 0 0 0 0
