{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681863469310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681863469311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 19:17:49 2023 " "Processing started: Tue Apr 18 19:17:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681863469311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681863469311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CONPAR -c CONPAR " "Command: quartus_map --read_settings_files=on --write_settings_files=off CONPAR -c CONPAR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681863469311 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1681863469742 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \";\" CONPAR.vhd(70) " "VHDL syntax error at CONPAR.vhd(70) near text \"elsif\";  expecting \";\"" {  } { { "CONPAR.vhd" "" { Text "C:/altera/13.1/CONPAR/CONPAR.vhd" 70 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1681863470120 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"end\", or \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement CONPAR.vhd(77) " "VHDL syntax error at CONPAR.vhd(77) near text \"process\";  expecting \"end\", or \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "CONPAR.vhd" "" { Text "C:/altera/13.1/CONPAR/CONPAR.vhd" 77 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1681863470120 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"is\";  expecting \":=\", or \"<=\" CONPAR.vhd(77) " "VHDL syntax error at CONPAR.vhd(77) near text \"is\";  expecting \":=\", or \"<=\"" {  } { { "CONPAR.vhd" "" { Text "C:/altera/13.1/CONPAR/CONPAR.vhd" 77 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1681863470120 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROcess\";  expecting \"if\" CONPAR.vhd(92) " "VHDL syntax error at CONPAR.vhd(92) near text \"PROcess\";  expecting \"if\"" {  } { { "CONPAR.vhd" "" { Text "C:/altera/13.1/CONPAR/CONPAR.vhd" 92 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1681863470120 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" CONPAR.vhd(94) " "VHDL syntax error at CONPAR.vhd(94) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "CONPAR.vhd" "" { Text "C:/altera/13.1/CONPAR/CONPAR.vhd" 94 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1681863470120 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" CONPAR.vhd(100) " "VHDL syntax error at CONPAR.vhd(100) near text \"process\";  expecting \"if\"" {  } { { "CONPAR.vhd" "" { Text "C:/altera/13.1/CONPAR/CONPAR.vhd" 100 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1681863470120 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"is\";  expecting \":=\", or \"<=\" CONPAR.vhd(103) " "VHDL syntax error at CONPAR.vhd(103) near text \"is\";  expecting \":=\", or \"<=\"" {  } { { "CONPAR.vhd" "" { Text "C:/altera/13.1/CONPAR/CONPAR.vhd" 103 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1681863470121 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" CONPAR.vhd(112) " "VHDL syntax error at CONPAR.vhd(112) near text \"process\";  expecting \"if\"" {  } { { "CONPAR.vhd" "" { Text "C:/altera/13.1/CONPAR/CONPAR.vhd" 112 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1681863470121 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"end\", or \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement CONPAR.vhd(115) " "VHDL syntax error at CONPAR.vhd(115) near text \"process\";  expecting \"end\", or \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "CONPAR.vhd" "" { Text "C:/altera/13.1/CONPAR/CONPAR.vhd" 115 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1681863470121 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"is\";  expecting \":=\", or \"<=\" CONPAR.vhd(115) " "VHDL syntax error at CONPAR.vhd(115) near text \"is\";  expecting \":=\", or \"<=\"" {  } { { "CONPAR.vhd" "" { Text "C:/altera/13.1/CONPAR/CONPAR.vhd" 115 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1681863470121 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROcess\";  expecting \"if\" CONPAR.vhd(129) " "VHDL syntax error at CONPAR.vhd(129) near text \"PROcess\";  expecting \"if\"" {  } { { "CONPAR.vhd" "" { Text "C:/altera/13.1/CONPAR/CONPAR.vhd" 129 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1681863470121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conpar.vhd 0 0 " "Found 0 design units, including 0 entities, in source file conpar.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681863470122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl3.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vhdl3.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681863470126 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681863470232 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 18 19:17:50 2023 " "Processing ended: Tue Apr 18 19:17:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681863470232 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681863470232 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681863470232 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681863470232 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 1  " "Quartus II Full Compilation was unsuccessful. 13 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681863470831 ""}
