--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx_ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.948ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u_pll_clk/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: u_pll_clk/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: u_pll_clk/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u_pll_clk/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: u_pll_clk/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: u_pll_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u_pll_clk/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: u_pll_clk/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: u_pll_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_pll_clk_clkout1 = PERIOD TIMEGRP "u_pll_clk_clkout1" 
TS_clk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4264 paths analyzed, 965 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.995ns.
--------------------------------------------------------------------------------

Paths for end point u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5 (SLICE_X5Y69.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1 (FF)
  Destination:          u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.019ns (Levels of Logic = 2)
  Clock Path Skew:      0.142ns (0.471 - 0.329)
  Source Clock:         clk_100m rising at 0.000ns
  Destination Clock:    clk_100m rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1 to u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y70.BQ      Tcko                  0.430   u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1
    SLICE_X4Y64.D5       net (fanout=34)       4.880   u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1
    SLICE_X4Y64.CMUX     Topdc                 0.402   u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack4_F
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack4
    SLICE_X4Y64.A2       net (fanout=2)        0.734   u_sdram_top/sdram_wr_ack
    SLICE_X4Y64.A        Tilo                  0.235   u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X5Y69.CE       net (fanout=5)        0.930   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X5Y69.CLK      Tceck                 0.408   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5
    -------------------------------------------------  ---------------------------
    Total                                      8.019ns (1.475ns logic, 6.544ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2 (FF)
  Destination:          u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.854ns (Levels of Logic = 2)
  Clock Path Skew:      0.142ns (0.471 - 0.329)
  Source Clock:         clk_100m rising at 0.000ns
  Destination Clock:    clk_100m rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2 to u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y70.CQ      Tcko                  0.430   u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2
    SLICE_X4Y64.CX       net (fanout=39)       4.925   u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2
    SLICE_X4Y64.CMUX     Tcxc                  0.192   u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack4
    SLICE_X4Y64.A2       net (fanout=2)        0.734   u_sdram_top/sdram_wr_ack
    SLICE_X4Y64.A        Tilo                  0.235   u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X5Y69.CE       net (fanout=5)        0.930   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X5Y69.CLK      Tceck                 0.408   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5
    -------------------------------------------------  ---------------------------
    Total                                      7.854ns (1.265ns logic, 6.589ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_8 (FF)
  Destination:          u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.818ns (Levels of Logic = 3)
  Clock Path Skew:      0.130ns (0.471 - 0.341)
  Source Clock:         clk_100m rising at 0.000ns
  Destination Clock:    clk_100m rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_8 to u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y70.AQ      Tcko                  0.430   u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_1_1
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_8
    SLICE_X4Y64.B3       net (fanout=6)        4.182   u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk<8>
    SLICE_X4Y64.B        Tilo                  0.235   u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack3
    SLICE_X4Y64.C6       net (fanout=1)        0.261   u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack2
    SLICE_X4Y64.CMUX     Tilo                  0.403   u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack4_G
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack4
    SLICE_X4Y64.A2       net (fanout=2)        0.734   u_sdram_top/sdram_wr_ack
    SLICE_X4Y64.A        Tilo                  0.235   u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X5Y69.CE       net (fanout=5)        0.930   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X5Y69.CLK      Tceck                 0.408   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5
    -------------------------------------------------  ---------------------------
    Total                                      7.818ns (1.711ns logic, 6.107ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 (SLICE_X5Y69.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1 (FF)
  Destination:          u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.016ns (Levels of Logic = 2)
  Clock Path Skew:      0.142ns (0.471 - 0.329)
  Source Clock:         clk_100m rising at 0.000ns
  Destination Clock:    clk_100m rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1 to u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y70.BQ      Tcko                  0.430   u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1
    SLICE_X4Y64.D5       net (fanout=34)       4.880   u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1
    SLICE_X4Y64.CMUX     Topdc                 0.402   u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack4_F
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack4
    SLICE_X4Y64.A2       net (fanout=2)        0.734   u_sdram_top/sdram_wr_ack
    SLICE_X4Y64.A        Tilo                  0.235   u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X5Y69.CE       net (fanout=5)        0.930   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X5Y69.CLK      Tceck                 0.405   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
    -------------------------------------------------  ---------------------------
    Total                                      8.016ns (1.472ns logic, 6.544ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2 (FF)
  Destination:          u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.851ns (Levels of Logic = 2)
  Clock Path Skew:      0.142ns (0.471 - 0.329)
  Source Clock:         clk_100m rising at 0.000ns
  Destination Clock:    clk_100m rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2 to u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y70.CQ      Tcko                  0.430   u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2
    SLICE_X4Y64.CX       net (fanout=39)       4.925   u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2
    SLICE_X4Y64.CMUX     Tcxc                  0.192   u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack4
    SLICE_X4Y64.A2       net (fanout=2)        0.734   u_sdram_top/sdram_wr_ack
    SLICE_X4Y64.A        Tilo                  0.235   u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X5Y69.CE       net (fanout=5)        0.930   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X5Y69.CLK      Tceck                 0.405   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
    -------------------------------------------------  ---------------------------
    Total                                      7.851ns (1.262ns logic, 6.589ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_8 (FF)
  Destination:          u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.815ns (Levels of Logic = 3)
  Clock Path Skew:      0.130ns (0.471 - 0.341)
  Source Clock:         clk_100m rising at 0.000ns
  Destination Clock:    clk_100m rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_8 to u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y70.AQ      Tcko                  0.430   u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_1_1
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_8
    SLICE_X4Y64.B3       net (fanout=6)        4.182   u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk<8>
    SLICE_X4Y64.B        Tilo                  0.235   u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack3
    SLICE_X4Y64.C6       net (fanout=1)        0.261   u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack2
    SLICE_X4Y64.CMUX     Tilo                  0.403   u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack4_G
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack4
    SLICE_X4Y64.A2       net (fanout=2)        0.734   u_sdram_top/sdram_wr_ack
    SLICE_X4Y64.A        Tilo                  0.235   u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X5Y69.CE       net (fanout=5)        0.930   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X5Y69.CLK      Tceck                 0.405   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
    -------------------------------------------------  ---------------------------
    Total                                      7.815ns (1.708ns logic, 6.107ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1 (SLICE_X5Y69.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1 (FF)
  Destination:          u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.014ns (Levels of Logic = 2)
  Clock Path Skew:      0.142ns (0.471 - 0.329)
  Source Clock:         clk_100m rising at 0.000ns
  Destination Clock:    clk_100m rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1 to u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y70.BQ      Tcko                  0.430   u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1
    SLICE_X4Y64.D5       net (fanout=34)       4.880   u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1
    SLICE_X4Y64.CMUX     Topdc                 0.402   u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack4_F
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack4
    SLICE_X4Y64.A2       net (fanout=2)        0.734   u_sdram_top/sdram_wr_ack
    SLICE_X4Y64.A        Tilo                  0.235   u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X5Y69.CE       net (fanout=5)        0.930   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X5Y69.CLK      Tceck                 0.403   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
    -------------------------------------------------  ---------------------------
    Total                                      8.014ns (1.470ns logic, 6.544ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2 (FF)
  Destination:          u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.849ns (Levels of Logic = 2)
  Clock Path Skew:      0.142ns (0.471 - 0.329)
  Source Clock:         clk_100m rising at 0.000ns
  Destination Clock:    clk_100m rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2 to u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y70.CQ      Tcko                  0.430   u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2
    SLICE_X4Y64.CX       net (fanout=39)       4.925   u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2
    SLICE_X4Y64.CMUX     Tcxc                  0.192   u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack4
    SLICE_X4Y64.A2       net (fanout=2)        0.734   u_sdram_top/sdram_wr_ack
    SLICE_X4Y64.A        Tilo                  0.235   u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X5Y69.CE       net (fanout=5)        0.930   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X5Y69.CLK      Tceck                 0.403   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
    -------------------------------------------------  ---------------------------
    Total                                      7.849ns (1.260ns logic, 6.589ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_8 (FF)
  Destination:          u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.813ns (Levels of Logic = 3)
  Clock Path Skew:      0.130ns (0.471 - 0.341)
  Source Clock:         clk_100m rising at 0.000ns
  Destination Clock:    clk_100m rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_8 to u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y70.AQ      Tcko                  0.430   u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_1_1
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_8
    SLICE_X4Y64.B3       net (fanout=6)        4.182   u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk<8>
    SLICE_X4Y64.B        Tilo                  0.235   u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack3
    SLICE_X4Y64.C6       net (fanout=1)        0.261   u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack2
    SLICE_X4Y64.CMUX     Tilo                  0.403   u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack4_G
                                                       u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack4
    SLICE_X4Y64.A2       net (fanout=2)        0.734   u_sdram_top/sdram_wr_ack
    SLICE_X4Y64.A        Tilo                  0.235   u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X5Y69.CE       net (fanout=5)        0.930   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X5Y69.CLK      Tceck                 0.403   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
    -------------------------------------------------  ---------------------------
    Total                                      7.813ns (1.706ns logic, 6.107ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_pll_clk_clkout1 = PERIOD TIMEGRP "u_pll_clk_clkout1" TS_clk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (SLICE_X6Y64.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 (FF)
  Destination:          u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.067 - 0.984)
  Source Clock:         clk_50m rising at 0.000ns
  Destination Clock:    clk_100m rising at 0.000ns
  Clock Uncertainty:    0.253ns

  Clock Uncertainty:          0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 to u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y61.DQ       Tcko                  0.198   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6
    SLICE_X6Y64.CX       net (fanout=1)        0.367   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
    SLICE_X6Y64.CLK      Tckdi       (-Th)    -0.041   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.239ns logic, 0.367ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8 (SLICE_X22Y49.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8 (FF)
  Destination:          u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.936 - 0.870)
  Source Clock:         clk_50m rising at 0.000ns
  Destination Clock:    clk_100m rising at 0.000ns
  Clock Uncertainty:    0.253ns

  Clock Uncertainty:          0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8 to u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.CQ      Tcko                  0.200   u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<9>
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8
    SLICE_X22Y49.AX      net (fanout=1)        0.368   u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<8>
    SLICE_X22Y49.CLK     Tckdi       (-Th)    -0.041   u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<7>
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.241ns logic, 0.368ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 (SLICE_X6Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 (FF)
  Destination:          u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.652ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.067 - 0.984)
  Source Clock:         clk_50m rising at 0.000ns
  Destination Clock:    clk_100m rising at 0.000ns
  Clock Uncertainty:    0.253ns

  Clock Uncertainty:          0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 to u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y61.DMUX     Tshcko                0.244   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5
    SLICE_X6Y64.BX       net (fanout=1)        0.367   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
    SLICE_X6Y64.CLK      Tckdi       (-Th)    -0.041   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.652ns (0.285ns logic, 0.367ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_pll_clk_clkout1 = PERIOD TIMEGRP "u_pll_clk_clkout1" TS_clk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y30.CLKB
  Clock network: clk_100m
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_pll_clk/clkout2_buf/I0
  Logical resource: u_pll_clk/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: u_pll_clk/clkout1
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_cmd_r<3>/CLK0
  Logical resource: u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_cmd_r_3/CK0
  Location pin: OLOGIC_X13Y71.CLK0
  Clock network: clk_100m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_pll_clk_clkout0 = PERIOD TIMEGRP "u_pll_clk_clkout0" 
TS_clk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1007 paths analyzed, 576 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.286ns.
--------------------------------------------------------------------------------

Paths for end point u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (SLICE_X9Y51.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_top/u_sdram_fifo_ctrl/wr_load_r1 (FF)
  Destination:          u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.572ns (Levels of Logic = 1)
  Clock Path Skew:      -0.318ns (2.101 - 2.419)
  Source Clock:         clk_100m rising at 10.000ns
  Destination Clock:    clk_50m rising at 20.000ns
  Clock Uncertainty:    0.253ns

  Clock Uncertainty:          0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_top/u_sdram_fifo_ctrl/wr_load_r1 to u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y63.BQ      Tcko                  0.476   u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr<9>
                                                       u_sdram_top/u_sdram_fifo_ctrl/wr_load_r1
    SLICE_X26Y64.C4      net (fanout=4)        0.589   u_sdram_top/u_sdram_fifo_ctrl/wr_load_r1
    SLICE_X26Y64.C       Tilo                  0.255   u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr<9>
                                                       u_sdram_top/u_sdram_fifo_ctrl/rst_n_rd_load_flag_OR_27_o1
    SLICE_X9Y51.SR       net (fanout=7)        2.903   u_sdram_top/u_sdram_fifo_ctrl/rst_n_rd_load_flag_OR_27_o
    SLICE_X9Y51.CLK      Trck                  0.349   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    -------------------------------------------------  ---------------------------
    Total                                      4.572ns (1.080ns logic, 3.492ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_top/u_sdram_fifo_ctrl/wr_load_r2 (FF)
  Destination:          u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.449ns (Levels of Logic = 1)
  Clock Path Skew:      -0.318ns (2.101 - 2.419)
  Source Clock:         clk_100m rising at 10.000ns
  Destination Clock:    clk_50m rising at 20.000ns
  Clock Uncertainty:    0.253ns

  Clock Uncertainty:          0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_top/u_sdram_fifo_ctrl/wr_load_r2 to u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y63.CQ      Tcko                  0.476   u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr<9>
                                                       u_sdram_top/u_sdram_fifo_ctrl/wr_load_r2
    SLICE_X26Y64.C5      net (fanout=3)        0.466   u_sdram_top/u_sdram_fifo_ctrl/wr_load_r2
    SLICE_X26Y64.C       Tilo                  0.255   u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr<9>
                                                       u_sdram_top/u_sdram_fifo_ctrl/rst_n_rd_load_flag_OR_27_o1
    SLICE_X9Y51.SR       net (fanout=7)        2.903   u_sdram_top/u_sdram_fifo_ctrl/rst_n_rd_load_flag_OR_27_o
    SLICE_X9Y51.CLK      Trck                  0.349   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    -------------------------------------------------  ---------------------------
    Total                                      4.449ns (1.080ns logic, 3.369ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (SLICE_X9Y51.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_top/u_sdram_fifo_ctrl/wr_load_r1 (FF)
  Destination:          u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.547ns (Levels of Logic = 1)
  Clock Path Skew:      -0.318ns (2.101 - 2.419)
  Source Clock:         clk_100m rising at 10.000ns
  Destination Clock:    clk_50m rising at 20.000ns
  Clock Uncertainty:    0.253ns

  Clock Uncertainty:          0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_top/u_sdram_fifo_ctrl/wr_load_r1 to u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y63.BQ      Tcko                  0.476   u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr<9>
                                                       u_sdram_top/u_sdram_fifo_ctrl/wr_load_r1
    SLICE_X26Y64.C4      net (fanout=4)        0.589   u_sdram_top/u_sdram_fifo_ctrl/wr_load_r1
    SLICE_X26Y64.C       Tilo                  0.255   u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr<9>
                                                       u_sdram_top/u_sdram_fifo_ctrl/rst_n_rd_load_flag_OR_27_o1
    SLICE_X9Y51.SR       net (fanout=7)        2.903   u_sdram_top/u_sdram_fifo_ctrl/rst_n_rd_load_flag_OR_27_o
    SLICE_X9Y51.CLK      Trck                  0.324   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      4.547ns (1.055ns logic, 3.492ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_top/u_sdram_fifo_ctrl/wr_load_r2 (FF)
  Destination:          u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.424ns (Levels of Logic = 1)
  Clock Path Skew:      -0.318ns (2.101 - 2.419)
  Source Clock:         clk_100m rising at 10.000ns
  Destination Clock:    clk_50m rising at 20.000ns
  Clock Uncertainty:    0.253ns

  Clock Uncertainty:          0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_top/u_sdram_fifo_ctrl/wr_load_r2 to u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y63.CQ      Tcko                  0.476   u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr<9>
                                                       u_sdram_top/u_sdram_fifo_ctrl/wr_load_r2
    SLICE_X26Y64.C5      net (fanout=3)        0.466   u_sdram_top/u_sdram_fifo_ctrl/wr_load_r2
    SLICE_X26Y64.C       Tilo                  0.255   u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr<9>
                                                       u_sdram_top/u_sdram_fifo_ctrl/rst_n_rd_load_flag_OR_27_o1
    SLICE_X9Y51.SR       net (fanout=7)        2.903   u_sdram_top/u_sdram_fifo_ctrl/rst_n_rd_load_flag_OR_27_o
    SLICE_X9Y51.CLK      Trck                  0.324   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      4.424ns (1.055ns logic, 3.369ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (SLICE_X9Y51.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_top/u_sdram_fifo_ctrl/wr_load_r1 (FF)
  Destination:          u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.544ns (Levels of Logic = 1)
  Clock Path Skew:      -0.318ns (2.101 - 2.419)
  Source Clock:         clk_100m rising at 10.000ns
  Destination Clock:    clk_50m rising at 20.000ns
  Clock Uncertainty:    0.253ns

  Clock Uncertainty:          0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_top/u_sdram_fifo_ctrl/wr_load_r1 to u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y63.BQ      Tcko                  0.476   u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr<9>
                                                       u_sdram_top/u_sdram_fifo_ctrl/wr_load_r1
    SLICE_X26Y64.C4      net (fanout=4)        0.589   u_sdram_top/u_sdram_fifo_ctrl/wr_load_r1
    SLICE_X26Y64.C       Tilo                  0.255   u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr<9>
                                                       u_sdram_top/u_sdram_fifo_ctrl/rst_n_rd_load_flag_OR_27_o1
    SLICE_X9Y51.SR       net (fanout=7)        2.903   u_sdram_top/u_sdram_fifo_ctrl/rst_n_rd_load_flag_OR_27_o
    SLICE_X9Y51.CLK      Trck                  0.321   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    -------------------------------------------------  ---------------------------
    Total                                      4.544ns (1.052ns logic, 3.492ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_top/u_sdram_fifo_ctrl/wr_load_r2 (FF)
  Destination:          u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.421ns (Levels of Logic = 1)
  Clock Path Skew:      -0.318ns (2.101 - 2.419)
  Source Clock:         clk_100m rising at 10.000ns
  Destination Clock:    clk_50m rising at 20.000ns
  Clock Uncertainty:    0.253ns

  Clock Uncertainty:          0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_top/u_sdram_fifo_ctrl/wr_load_r2 to u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y63.CQ      Tcko                  0.476   u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr<9>
                                                       u_sdram_top/u_sdram_fifo_ctrl/wr_load_r2
    SLICE_X26Y64.C5      net (fanout=3)        0.466   u_sdram_top/u_sdram_fifo_ctrl/wr_load_r2
    SLICE_X26Y64.C       Tilo                  0.255   u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr<9>
                                                       u_sdram_top/u_sdram_fifo_ctrl/rst_n_rd_load_flag_OR_27_o1
    SLICE_X9Y51.SR       net (fanout=7)        2.903   u_sdram_top/u_sdram_fifo_ctrl/rst_n_rd_load_flag_OR_27_o
    SLICE_X9Y51.CLK      Trck                  0.321   u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    -------------------------------------------------  ---------------------------
    Total                                      4.421ns (1.052ns logic, 3.369ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_pll_clk_clkout0 = PERIOD TIMEGRP "u_pll_clk_clkout0" TS_clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (SLICE_X22Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 (FF)
  Destination:          u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (0.943 - 0.859)
  Source Clock:         clk_100m rising at 20.000ns
  Destination Clock:    clk_50m rising at 20.000ns
  Clock Uncertainty:    0.253ns

  Clock Uncertainty:          0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 to u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y47.BQ      Tcko                  0.234   u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9
    SLICE_X22Y46.BX      net (fanout=1)        0.220   u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
    SLICE_X22Y46.CLK     Tckdi       (-Th)    -0.041   u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.275ns logic, 0.220ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7 (SLICE_X21Y46.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 (FF)
  Destination:          u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 0)
  Clock Path Skew:      0.096ns (0.955 - 0.859)
  Source Clock:         clk_100m rising at 20.000ns
  Destination Clock:    clk_50m rising at 20.000ns
  Clock Uncertainty:    0.253ns

  Clock Uncertainty:          0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 to u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y47.AQ      Tcko                  0.234   u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7
    SLICE_X21Y46.DX      net (fanout=1)        0.300   u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<7>
    SLICE_X21Y46.CLK     Tckdi       (-Th)    -0.059   u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.293ns logic, 0.300ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (SLICE_X21Y46.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 (FF)
  Destination:          u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (0.955 - 0.853)
  Source Clock:         clk_100m rising at 20.000ns
  Destination Clock:    clk_50m rising at 20.000ns
  Clock Uncertainty:    0.253ns

  Clock Uncertainty:          0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 to u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y48.DQ      Tcko                  0.234   u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6
    SLICE_X21Y46.CX      net (fanout=1)        0.318   u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
    SLICE_X21Y46.CLK     Tckdi       (-Th)    -0.059   u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.293ns logic, 0.318ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_pll_clk_clkout0 = PERIOD TIMEGRP "u_pll_clk_clkout0" TS_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y30.CLKA
  Clock network: clk_50m
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_pll_clk/clkout1_buf/I0
  Logical resource: u_pll_clk/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: u_pll_clk/clkout0
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<9>/CLK
  Logical resource: u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_50m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_pll_clk_clkout2 = PERIOD TIMEGRP "u_pll_clk_clkout2" 
TS_clk * 2 PHASE         -2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_pll_clk_clkout2 = PERIOD TIMEGRP "u_pll_clk_clkout2" TS_clk * 2 PHASE
        -2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_pll_clk/clkout3_buf/I0
  Logical resource: u_pll_clk/clkout3_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: u_pll_clk/clkout2
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: sdram_clock_out/CLK0
  Logical resource: u_oddr2/CK0
  Location pin: OLOGIC_X3Y70.CLK0
  Clock network: clk_100m_shift
--------------------------------------------------------------------------------
Slack: 7.960ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: sdram_clock_out/CLK1
  Logical resource: u_oddr2/CK1
  Location pin: OLOGIC_X3Y70.CLK1
  Clock network: clk_100m_shift
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      5.000ns|     15.990ns|            0|            0|            0|         5271|
| TS_u_pll_clk_clkout1          |     10.000ns|      7.995ns|          N/A|            0|            0|         4264|            0|
| TS_u_pll_clk_clkout0          |     20.000ns|     10.286ns|          N/A|            0|            0|         1007|            0|
| TS_u_pll_clk_clkout2          |     10.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.995|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5271 paths, 0 nets, and 1857 connections

Design statistics:
   Minimum period:  10.286ns{1}   (Maximum frequency:  97.220MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 16:29:35 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 192 MB



