library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity SensorN_vias is
	generic
	(N_vias   : natural := 1);
		
	port
	(Sensor_in  : in std_logic_vector(N_vias-1 downto 0); 
	 Sensor_out : out std_logic); 
		
end entity;

architecture FRANCIN of SensorN_vias is

begin
	for i in 1 to N_vias generate
		
		
	end generate;

end architecture;
