\hypertarget{group___s_y_s_c_f_g__flags__definition}{}\doxysection{Flags}
\label{group___s_y_s_c_f_g__flags__definition}\index{Flags@{Flags}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g__flags__definition_ga3a2f0d6e19b37bbddaaf9d1ac478f8e2}{SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM2\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g__flags__definition_gab050de5b3d4ada293e70d19414183b04}{SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM2\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9f5f6472989faf6dc577b801caadbf}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+BSY}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g__flags__definition_ga3a2f0d6e19b37bbddaaf9d1ac478f8e2}{SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM2\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g__flags__definition_gab050de5b3d4ada293e70d19414183b04}{SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM2\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9f5f6472989faf6dc577b801caadbf}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+BSY}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g__flags__definition_ga3a2f0d6e19b37bbddaaf9d1ac478f8e2}{SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM2\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g__flags__definition_gab050de5b3d4ada293e70d19414183b04}{SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM2\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9f5f6472989faf6dc577b801caadbf}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+BSY}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g__flags__definition_ga3a2f0d6e19b37bbddaaf9d1ac478f8e2}{SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM2\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g__flags__definition_gab050de5b3d4ada293e70d19414183b04}{SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM2\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9f5f6472989faf6dc577b801caadbf}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+BSY}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_y_s_c_f_g__flags__definition_gab050de5b3d4ada293e70d19414183b04}\label{group___s_y_s_c_f_g__flags__definition_gab050de5b3d4ada293e70d19414183b04}} 
\index{Flags@{Flags}!SYSCFG\_FLAG\_SRAM2\_BUSY@{SYSCFG\_FLAG\_SRAM2\_BUSY}}
\index{SYSCFG\_FLAG\_SRAM2\_BUSY@{SYSCFG\_FLAG\_SRAM2\_BUSY}!Flags@{Flags}}
\doxysubsubsection{\texorpdfstring{SYSCFG\_FLAG\_SRAM2\_BUSY}{SYSCFG\_FLAG\_SRAM2\_BUSY}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM2\+\_\+\+BUSY~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9f5f6472989faf6dc577b801caadbf}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+BSY}}}

SRAM2 busy by erase operation \mbox{\Hypertarget{group___s_y_s_c_f_g__flags__definition_gab050de5b3d4ada293e70d19414183b04}\label{group___s_y_s_c_f_g__flags__definition_gab050de5b3d4ada293e70d19414183b04}} 
\index{Flags@{Flags}!SYSCFG\_FLAG\_SRAM2\_BUSY@{SYSCFG\_FLAG\_SRAM2\_BUSY}}
\index{SYSCFG\_FLAG\_SRAM2\_BUSY@{SYSCFG\_FLAG\_SRAM2\_BUSY}!Flags@{Flags}}
\doxysubsubsection{\texorpdfstring{SYSCFG\_FLAG\_SRAM2\_BUSY}{SYSCFG\_FLAG\_SRAM2\_BUSY}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM2\+\_\+\+BUSY~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9f5f6472989faf6dc577b801caadbf}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+BSY}}}

SRAM2 busy by erase operation \mbox{\Hypertarget{group___s_y_s_c_f_g__flags__definition_gab050de5b3d4ada293e70d19414183b04}\label{group___s_y_s_c_f_g__flags__definition_gab050de5b3d4ada293e70d19414183b04}} 
\index{Flags@{Flags}!SYSCFG\_FLAG\_SRAM2\_BUSY@{SYSCFG\_FLAG\_SRAM2\_BUSY}}
\index{SYSCFG\_FLAG\_SRAM2\_BUSY@{SYSCFG\_FLAG\_SRAM2\_BUSY}!Flags@{Flags}}
\doxysubsubsection{\texorpdfstring{SYSCFG\_FLAG\_SRAM2\_BUSY}{SYSCFG\_FLAG\_SRAM2\_BUSY}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM2\+\_\+\+BUSY~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9f5f6472989faf6dc577b801caadbf}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+BSY}}}

SRAM2 busy by erase operation \mbox{\Hypertarget{group___s_y_s_c_f_g__flags__definition_gab050de5b3d4ada293e70d19414183b04}\label{group___s_y_s_c_f_g__flags__definition_gab050de5b3d4ada293e70d19414183b04}} 
\index{Flags@{Flags}!SYSCFG\_FLAG\_SRAM2\_BUSY@{SYSCFG\_FLAG\_SRAM2\_BUSY}}
\index{SYSCFG\_FLAG\_SRAM2\_BUSY@{SYSCFG\_FLAG\_SRAM2\_BUSY}!Flags@{Flags}}
\doxysubsubsection{\texorpdfstring{SYSCFG\_FLAG\_SRAM2\_BUSY}{SYSCFG\_FLAG\_SRAM2\_BUSY}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM2\+\_\+\+BUSY~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9f5f6472989faf6dc577b801caadbf}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+BSY}}}

SRAM2 busy by erase operation \mbox{\Hypertarget{group___s_y_s_c_f_g__flags__definition_ga3a2f0d6e19b37bbddaaf9d1ac478f8e2}\label{group___s_y_s_c_f_g__flags__definition_ga3a2f0d6e19b37bbddaaf9d1ac478f8e2}} 
\index{Flags@{Flags}!SYSCFG\_FLAG\_SRAM2\_PE@{SYSCFG\_FLAG\_SRAM2\_PE}}
\index{SYSCFG\_FLAG\_SRAM2\_PE@{SYSCFG\_FLAG\_SRAM2\_PE}!Flags@{Flags}}
\doxysubsubsection{\texorpdfstring{SYSCFG\_FLAG\_SRAM2\_PE}{SYSCFG\_FLAG\_SRAM2\_PE}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM2\+\_\+\+PE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}}}

SRAM2 parity error \mbox{\Hypertarget{group___s_y_s_c_f_g__flags__definition_ga3a2f0d6e19b37bbddaaf9d1ac478f8e2}\label{group___s_y_s_c_f_g__flags__definition_ga3a2f0d6e19b37bbddaaf9d1ac478f8e2}} 
\index{Flags@{Flags}!SYSCFG\_FLAG\_SRAM2\_PE@{SYSCFG\_FLAG\_SRAM2\_PE}}
\index{SYSCFG\_FLAG\_SRAM2\_PE@{SYSCFG\_FLAG\_SRAM2\_PE}!Flags@{Flags}}
\doxysubsubsection{\texorpdfstring{SYSCFG\_FLAG\_SRAM2\_PE}{SYSCFG\_FLAG\_SRAM2\_PE}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM2\+\_\+\+PE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}}}

SRAM2 parity error \mbox{\Hypertarget{group___s_y_s_c_f_g__flags__definition_ga3a2f0d6e19b37bbddaaf9d1ac478f8e2}\label{group___s_y_s_c_f_g__flags__definition_ga3a2f0d6e19b37bbddaaf9d1ac478f8e2}} 
\index{Flags@{Flags}!SYSCFG\_FLAG\_SRAM2\_PE@{SYSCFG\_FLAG\_SRAM2\_PE}}
\index{SYSCFG\_FLAG\_SRAM2\_PE@{SYSCFG\_FLAG\_SRAM2\_PE}!Flags@{Flags}}
\doxysubsubsection{\texorpdfstring{SYSCFG\_FLAG\_SRAM2\_PE}{SYSCFG\_FLAG\_SRAM2\_PE}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM2\+\_\+\+PE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}}}

SRAM2 parity error \mbox{\Hypertarget{group___s_y_s_c_f_g__flags__definition_ga3a2f0d6e19b37bbddaaf9d1ac478f8e2}\label{group___s_y_s_c_f_g__flags__definition_ga3a2f0d6e19b37bbddaaf9d1ac478f8e2}} 
\index{Flags@{Flags}!SYSCFG\_FLAG\_SRAM2\_PE@{SYSCFG\_FLAG\_SRAM2\_PE}}
\index{SYSCFG\_FLAG\_SRAM2\_PE@{SYSCFG\_FLAG\_SRAM2\_PE}!Flags@{Flags}}
\doxysubsubsection{\texorpdfstring{SYSCFG\_FLAG\_SRAM2\_PE}{SYSCFG\_FLAG\_SRAM2\_PE}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM2\+\_\+\+PE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}}}

SRAM2 parity error 