Reading timing models for corner nom_ff_n40C_5v50…
Reading cell library for the 'nom_ff_n40C_5v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-17-01/06-yosys-synthesis/tt_um_felixfeierabend.nl.v'…
Linking design 'tt_um_felixfeierabend' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- unpropagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.008760    0.098549    0.464690    0.464690 v _174_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.098549    0.000000    0.464690 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004220    0.146988    0.116389    0.581080 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _071_ (net)
                      0.146988    0.000000    0.581080 ^ _140_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.096038    0.080190    0.661269 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.096038    0.000000    0.661269 v _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.661269   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.104009    0.354009   library hold time
                                              0.354009   data required time
---------------------------------------------------------------------------------------------
                                              0.354009   data required time
                                             -0.661269   data arrival time
---------------------------------------------------------------------------------------------
                                              0.307260   slack (MET)


Startpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.011247    0.113156    0.475762    0.475762 v _172_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.113156    0.000000    0.475762 v _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004057    0.146444    0.111201    0.586963 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _069_ (net)
                      0.146444    0.000000    0.586963 ^ _136_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003038    0.127884    0.104102    0.691065 v _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.127884    0.000000    0.691065 v _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.691065   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.097318    0.347318   library hold time
                                              0.347318   data required time
---------------------------------------------------------------------------------------------
                                              0.347318   data required time
                                             -0.691065   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343747   slack (MET)


Startpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.010889    0.111054    0.474169    0.474169 v _171_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.111054    0.000000    0.474169 v _132_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004057    0.146850    0.117593    0.591762 ^ _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _067_ (net)
                      0.146850    0.000000    0.591762 ^ _133_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003038    0.117616    0.104170    0.695932 v _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.117616    0.000000    0.695932 v _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.695932   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.099437    0.349437   library hold time
                                              0.349437   data required time
---------------------------------------------------------------------------------------------
                                              0.349437   data required time
                                             -0.695932   data arrival time
---------------------------------------------------------------------------------------------
                                              0.346495   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.019220    0.257267    0.645480    0.645480 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.257267    0.000000    0.645480 ^ _128_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.101506    0.068949    0.714429 v _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.101506    0.000000    0.714429 v _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.714429   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.102761    0.352761   library hold time
                                              0.352761   data required time
---------------------------------------------------------------------------------------------
                                              0.352761   data required time
                                             -0.714429   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361668   slack (MET)


Startpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016364    0.143210    0.498543    0.498543 v _173_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.143210    0.000000    0.498543 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004220    0.171755    0.150719    0.649262 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.171755    0.000000    0.649262 ^ _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.102795    0.083137    0.732399 v _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.102795    0.000000    0.732399 v _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.732399   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.102495    0.352495   library hold time
                                              0.352495   data required time
---------------------------------------------------------------------------------------------
                                              0.352495   data required time
                                             -0.732399   data arrival time
---------------------------------------------------------------------------------------------
                                              0.379904   slack (MET)


Startpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.018924    0.158246    0.509941    0.509941 v _170_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.158246    0.000000    0.509941 v _129_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004220    0.171124    0.155411    0.665352 ^ _129_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _065_ (net)
                      0.171124    0.000000    0.665352 ^ _130_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.102623    0.083062    0.748414 v _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.102623    0.000000    0.748414 v _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.748414   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.102530    0.352530   library hold time
                                              0.352530   data required time
---------------------------------------------------------------------------------------------
                                              0.352530   data required time
                                             -0.748414   data arrival time
---------------------------------------------------------------------------------------------
                                              0.395884   slack (MET)


Startpoint: _176_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004447    0.106782    0.547911    0.547911 ^ _176_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.106782    0.000000    0.547911 ^ _123_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004489    0.077549    0.070847    0.618758 v _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _060_ (net)
                      0.077549    0.000000    0.618758 v _125_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.013650    0.327735    0.218530    0.837288 ^ _125_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _062_ (net)
                      0.327735    0.000000    0.837288 ^ _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003038    0.113289    0.061918    0.899206 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.113289    0.000000    0.899206 v _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.899206   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100330    0.350330   library hold time
                                              0.350330   data required time
---------------------------------------------------------------------------------------------
                                              0.350330   data required time
                                             -0.899206   data arrival time
---------------------------------------------------------------------------------------------
                                              0.548876   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009478    0.135546    0.063076    4.063076 ^ ena (in)
                                                         ena (net)
                      0.135546    0.000000    4.063076 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025991    0.282591    0.197002    4.260078 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.282591    0.000000    4.260078 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003038    0.218717    0.183026    4.443104 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.218717    0.000000    4.443104 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.443104   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.197052   19.552950   library setup time
                                             19.552950   data required time
---------------------------------------------------------------------------------------------
                                             19.552950   data required time
                                             -4.443104   data arrival time
---------------------------------------------------------------------------------------------
                                             15.109846   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009478    0.135546    0.063076    4.063076 ^ ena (in)
                                                         ena (net)
                      0.135546    0.000000    4.063076 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025991    0.282591    0.197002    4.260078 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.282591    0.000000    4.260078 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003038    0.218717    0.183026    4.443104 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.218717    0.000000    4.443104 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.443104   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.197052   19.552950   library setup time
                                             19.552950   data required time
---------------------------------------------------------------------------------------------
                                             19.552950   data required time
                                             -4.443104   data arrival time
---------------------------------------------------------------------------------------------
                                             15.109846   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009478    0.135546    0.063076    4.063076 ^ ena (in)
                                                         ena (net)
                      0.135546    0.000000    4.063076 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025991    0.282591    0.197002    4.260078 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.282591    0.000000    4.260078 v _130_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.154319    0.149059    4.409137 ^ _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.154319    0.000000    4.409137 ^ _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.409137   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.183502   19.566498   library setup time
                                             19.566498   data required time
---------------------------------------------------------------------------------------------
                                             19.566498   data required time
                                             -4.409137   data arrival time
---------------------------------------------------------------------------------------------
                                             15.157362   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009478    0.135546    0.063076    4.063076 ^ ena (in)
                                                         ena (net)
                      0.135546    0.000000    4.063076 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025991    0.282591    0.197002    4.260078 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.282591    0.000000    4.260078 v _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.154319    0.149059    4.409137 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.154319    0.000000    4.409137 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.409137   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.183502   19.566498   library setup time
                                             19.566498   data required time
---------------------------------------------------------------------------------------------
                                             19.566498   data required time
                                             -4.409137   data arrival time
---------------------------------------------------------------------------------------------
                                             15.157362   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009478    0.135546    0.063076    4.063076 ^ ena (in)
                                                         ena (net)
                      0.135546    0.000000    4.063076 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025991    0.282591    0.197002    4.260078 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.282591    0.000000    4.260078 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.154319    0.149059    4.409137 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.154319    0.000000    4.409137 ^ _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.409137   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.183502   19.566498   library setup time
                                             19.566498   data required time
---------------------------------------------------------------------------------------------
                                             19.566498   data required time
                                             -4.409137   data arrival time
---------------------------------------------------------------------------------------------
                                             15.157362   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009478    0.135546    0.063076    4.063076 ^ ena (in)
                                                         ena (net)
                      0.135546    0.000000    4.063076 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025991    0.282591    0.197002    4.260078 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.282591    0.000000    4.260078 v _128_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.160128    0.138733    4.398811 ^ _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.160128    0.000000    4.398811 ^ _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.398811   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.184725   19.565277   library setup time
                                             19.565277   data required time
---------------------------------------------------------------------------------------------
                                             19.565277   data required time
                                             -4.398811   data arrival time
---------------------------------------------------------------------------------------------
                                             15.166464   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009478    0.135546    0.063076    4.063076 ^ ena (in)
                                                         ena (net)
                      0.135546    0.000000    4.063076 ^ _154_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.229028    0.103747    4.166823 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _077_ (net)
                      0.229028    0.000000    4.166823 v _155_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003038    0.197076    0.167329    4.334152 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.197076    0.000000    4.334152 ^ _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.334152   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.192499   19.557503   library setup time
                                             19.557503   data required time
---------------------------------------------------------------------------------------------
                                             19.557503   data required time
                                             -4.334152   data arrival time
---------------------------------------------------------------------------------------------
                                             15.223351   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009478    0.135546    0.063076    4.063076 ^ ena (in)
                                                         ena (net)
                      0.135546    0.000000    4.063076 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025991    0.282591    0.197002    4.260078 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.282591    0.000000    4.260078 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003038    0.218717    0.183026    4.443104 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.218717    0.000000    4.443104 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.443104   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.197052   19.552950   library setup time
                                             19.552950   data required time
---------------------------------------------------------------------------------------------
                                             19.552950   data required time
                                             -4.443104   data arrival time
---------------------------------------------------------------------------------------------
                                             15.109846   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
rst_n                                    10     31    -21 (VIOLATED)
_198_/Q                                  10     20    -10 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 163 unannotated drivers.
 clk
 ena
 rst_n
 ui_in[0]
 ui_in[1]
 ui_in[2]
 ui_in[3]
 ui_in[4]
 ui_in[5]
 ui_in[6]
 ui_in[7]
 uio_in[0]
 uio_in[1]
 uio_in[2]
 uio_in[3]
 uio_in[4]
 uio_in[5]
 uio_in[6]
 uio_in[7]
 _089_/ZN
 _090_/ZN
 _091_/ZN
 _092_/ZN
 _093_/ZN
 _094_/ZN
 _095_/ZN
 _096_/ZN
 _097_/ZN
 _098_/ZN
 _099_/ZN
 _100_/ZN
 _101_/ZN
 _102_/ZN
 _103_/ZN
 _104_/Z
 _105_/ZN
 _106_/Z
 _107_/ZN
 _108_/Z
 _109_/ZN
 _110_/ZN
 _111_/Z
 _112_/ZN
 _113_/ZN
 _114_/Z
 _115_/ZN
 _116_/ZN
 _117_/ZN
 _118_/ZN
 _119_/ZN
 _120_/ZN
 _121_/ZN
 _122_/ZN
 _123_/ZN
 _124_/ZN
 _125_/ZN
 _126_/ZN
 _127_/ZN
 _128_/ZN
 _129_/ZN
 _130_/ZN
 _131_/Z
 _132_/ZN
 _133_/ZN
 _134_/Z
 _135_/ZN
 _136_/ZN
 _137_/ZN
 _138_/ZN
 _139_/ZN
 _140_/ZN
 _141_/ZN
 _142_/Z
 _143_/ZN
 _144_/ZN
 _145_/ZN
 _146_/ZN
 _147_/ZN
 _148_/Z
 _149_/Z
 _150_/Z
 _151_/Z
 _152_/ZN
 _153_/ZN
 _154_/ZN
 _155_/ZN
 _156_/ZN
 _157_/ZN
 _158_/ZN
 _159_/ZN
 _160_/ZN
 _161_/ZN
 _162_/ZN
 _163_/ZN
 _164_/ZN
 _165_/ZN
 _166_/ZN
 _167_/ZN
 _168_/Q
 _169_/Q
 _170_/Q
 _171_/Q
 _172_/Q
 _173_/Q
 _174_/Q
 _175_/Q
 _176_/Q
 _177_/Q
 _178_/Q
 _179_/Q
 _180_/Q
 _181_/Q
 _182_/Q
 _183_/Q
 _184_/Q
 _185_/Q
 _186_/Q
 _187_/Q
 _188_/Q
 _189_/Q
 _190_/Q
 _191_/Q
 _192_/Q
 _193_/Q
 _194_/Q
 _195_/Q
 _196_/Q
 _197_/Q
 _198_/Q
 _199_/Z
 _200_/Z
 _201_/Z
 _202_/ZN
 _203_/ZN
 _204_/ZN
 _205_/ZN
 _206_/ZN
 _207_/ZN
 _208_/ZN
 _209_/ZN
 _210_/ZN
 _211_/ZN
 _212_/ZN
 _213_/ZN
 _214_/ZN
 _215_/ZN
 _216_/ZN
 _217_/ZN
 _218_/ZN
 _219_/ZN
 _220_/ZN
 _221_/ZN
 _222_/ZN
 _223_/ZN
 _224_/ZN
 _225_/ZN
 _226_/ZN
 _227_/ZN
 _228_/ZN
 _229_/ZN
 _230_/ZN
 _231_/ZN
 _232_/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_ff_n40C_5v50 0
max fanout violation count 2
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_ff_n40C_5v50 2
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_ff_n40C_5v50 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 18 unclocked register/latch pins.
  _168_/CLK
  _181_/CLK
  _182_/CLK
  _183_/CLK
  _184_/CLK
  _185_/CLK
  _186_/CLK
  _187_/CLK
  _188_/CLK
  _189_/CLK
  _190_/CLK
  _191_/CLK
  _192_/CLK
  _193_/CLK
  _194_/CLK
  _195_/CLK
  _196_/CLK
  _197_/CLK
Warning: There are 48 unconstrained endpoints.
  uio_oe[0]
  uio_oe[1]
  uio_oe[2]
  uio_oe[3]
  uio_oe[4]
  uio_oe[5]
  uio_oe[6]
  uio_oe[7]
  uio_out[0]
  uio_out[1]
  uio_out[2]
  uio_out[3]
  uio_out[4]
  uio_out[5]
  uio_out[6]
  uio_out[7]
  uo_out[0]
  uo_out[1]
  uo_out[2]
  uo_out[3]
  uo_out[4]
  uo_out[5]
  uo_out[6]
  uo_out[7]
  _168_/D
  _175_/D
  _176_/D
  _177_/D
  _178_/D
  _179_/D
  _180_/D
  _181_/D
  _182_/D
  _183_/D
  _184_/D
  _185_/D
  _186_/D
  _187_/D
  _188_/D
  _189_/D
  _190_/D
  _191_/D
  _192_/D
  _193_/D
  _194_/D
  _195_/D
  _196_/D
  _197_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           6.017759e-04 2.616790e-05 1.624610e-08 6.279601e-04  83.9%
Combinational        9.955736e-05 2.061516e-05 1.305115e-08 1.201856e-04  16.1%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                7.013336e-04 4.678306e-05 2.929722e-08 7.481459e-04 100.0%
                            93.7%         6.3%         0.0%
%OL_METRIC_F power__internal__total 0.0007013335707597435
%OL_METRIC_F power__switching__total 4.6783057769062e-5
%OL_METRIC_F power__leakage__total 2.929722064948237e-8
%OL_METRIC_F power__total 0.0007481459178961813

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_ff_n40C_5v50 -0.25
======================= nom_ff_n40C_5v50 Corner ===================================

Clock clk
0.073974 source latency _169_/CLK ^
-0.073974 target latency _169_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250000 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_ff_n40C_5v50 0.25
======================= nom_ff_n40C_5v50 Corner ===================================

Clock clk
0.073974 source latency _169_/CLK ^
-0.073974 target latency _169_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250000 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_ff_n40C_5v50 0.30726042024829253
nom_ff_n40C_5v50: 0.30726042024829253
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_ff_n40C_5v50 14.012211343393213
nom_ff_n40C_5v50: 14.012211343393213
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_ff_n40C_5v50 0.0
nom_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_ff_n40C_5v50 0.0
nom_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_ff_n40C_5v50 0
nom_ff_n40C_5v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_ff_n40C_5v50 0.0
nom_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_ff_n40C_5v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_ff_n40C_5v50 0.307260
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_ff_n40C_5v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_ff_n40C_5v50 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: no
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.073974         network latency _169_/CLK
        0.969240 network latency _168_/CLK
---------------
0.073974 0.969240 latency
        0.895266 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
0.720225         network latency _168_/CLK
        0.720225 network latency _168_/CLK
---------------
0.720225 0.720225 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.044203         network latency _169_/CLK
        0.044203 network latency _169_/CLK
---------------
0.044203 0.044203 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.86 fmax = 536.26
%OL_END_REPORT
Writing SDF files for all corners…
