<stg><name>dut</name>


<trans_list>

<trans id="218" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="41" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows

]]></Node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
entry:2 %trunc_ln31 = trunc i32 %rows_read

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64">
<![CDATA[
entry:28 %standarisedData = alloca i64 1

]]></Node>
<StgValue><ssdm name="standarisedData"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
entry:29 %covMatrix = alloca i64 1

]]></Node>
<StgValue><ssdm name="covMatrix"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64">
<![CDATA[
entry:30 %pca_m_pcVals_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pca_m_pcVals_0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64">
<![CDATA[
entry:31 %pca_m_pcVals_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pca_m_pcVals_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64">
<![CDATA[
entry:32 %pca_m_pcVecs = alloca i64 1

]]></Node>
<StgValue><ssdm name="pca_m_pcVecs"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64">
<![CDATA[
entry:33 %pca_m_pcVecs_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pca_m_pcVecs_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64">
<![CDATA[
entry:34 %pca_m_pcVecs_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pca_m_pcVecs_4"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64">
<![CDATA[
entry:35 %call_ln363 = call void @aveImpl<double, 15, 80, 1, 2, 16>, i32 %rows_read, i32 %cols_read, i64 %input_r

]]></Node>
<StgValue><ssdm name="call_ln363"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="58" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64">
<![CDATA[
entry:35 %call_ln363 = call void @aveImpl<double, 15, 80, 1, 2, 16>, i32 %rows_read, i32 %cols_read, i64 %input_r

]]></Node>
<StgValue><ssdm name="call_ln363"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:36 %call_ln364 = call void @covCoreWrapper<double, 15, 80, 1, 2, 16>, i32 %rows_read, i32 %cols_read, i64 %input_r, i64 %covMatrix

]]></Node>
<StgValue><ssdm name="call_ln364"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="32">
<![CDATA[
entry:38 %zext_ln31 = zext i32 %rows_read

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %mul_ln31 = mul i64 %zext_ln31, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:36 %call_ln364 = call void @covCoreWrapper<double, 15, 80, 1, 2, 16>, i32 %rows_read, i32 %cols_read, i64 %input_r, i64 %covMatrix

]]></Node>
<StgValue><ssdm name="call_ln364"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %mul_ln31 = mul i64 %zext_ln31, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="8" op_4_bw="64" op_5_bw="64" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:40 %call_ln31 = call void @dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2, i64 %mul_ln31, i32 %rows_read, i8 %trunc_ln31, i64 %covMatrix, i64 %standarisedData

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="65" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="8" op_4_bw="64" op_5_bw="64" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:40 %call_ln31 = call void @dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2, i64 %mul_ln31, i32 %rows_read, i8 %trunc_ln31, i64 %covMatrix, i64 %standarisedData

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="32" op_7_bw="64" op_8_bw="0" op_9_bw="0">
<![CDATA[
entry:41 %call_ln298 = call void @implement, i64 %pca_m_pcVals_0, i64 %pca_m_pcVals_1, i64 %pca_m_pcVecs, i64 %pca_m_pcVecs_3, i64 %pca_m_pcVecs_4, i32 %rows_read, i64 %standarisedData

]]></Node>
<StgValue><ssdm name="call_ln298"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="67" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="32" op_7_bw="64" op_8_bw="0" op_9_bw="0">
<![CDATA[
entry:41 %call_ln298 = call void @implement, i64 %pca_m_pcVals_0, i64 %pca_m_pcVals_1, i64 %pca_m_pcVecs, i64 %pca_m_pcVecs_3, i64 %pca_m_pcVecs_4, i32 %rows_read, i64 %standarisedData

]]></Node>
<StgValue><ssdm name="call_ln298"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %pca_m_pcVals_1_addr = getelementptr i64 %pca_m_pcVals_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pca_m_pcVals_1_addr"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:43 %pca_m_pcVals_1_load = load i2 %pca_m_pcVals_1_addr

]]></Node>
<StgValue><ssdm name="pca_m_pcVals_1_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="70" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:43 %pca_m_pcVals_1_load = load i2 %pca_m_pcVals_1_addr

]]></Node>
<StgValue><ssdm name="pca_m_pcVals_1_load"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:45 %pca_m_pcVals_1_addr_1 = getelementptr i64 %pca_m_pcVals_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pca_m_pcVals_1_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:46 %pca_m_pcVals_1_load_1 = load i2 %pca_m_pcVals_1_addr_1

]]></Node>
<StgValue><ssdm name="pca_m_pcVals_1_load_1"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %pca_m_pcVals_1_addr_2 = getelementptr i64 %pca_m_pcVals_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pca_m_pcVals_1_addr_2"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:49 %pca_m_pcVals_1_load_2 = load i2 %pca_m_pcVals_1_addr_2

]]></Node>
<StgValue><ssdm name="pca_m_pcVals_1_load_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="75" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:46 %pca_m_pcVals_1_load_1 = load i2 %pca_m_pcVals_1_addr_1

]]></Node>
<StgValue><ssdm name="pca_m_pcVals_1_load_1"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:49 %pca_m_pcVals_1_load_2 = load i2 %pca_m_pcVals_1_addr_2

]]></Node>
<StgValue><ssdm name="pca_m_pcVals_1_load_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="77" st_id="12" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="80" st_id="13" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="83" st_id="14" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="86" st_id="15" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="87" st_id="15" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="88" st_id="15" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="89" st_id="16" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="90" st_id="16" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="91" st_id="16" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="92" st_id="17" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="93" st_id="17" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="94" st_id="17" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="95" st_id="18" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="96" st_id="18" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="97" st_id="18" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="98" st_id="19" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="99" st_id="19" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="100" st_id="19" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="101" st_id="20" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="102" st_id="20" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="103" st_id="20" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="104" st_id="21" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="105" st_id="21" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="106" st_id="21" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="107" st_id="22" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="108" st_id="22" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="109" st_id="22" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="110" st_id="23" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="111" st_id="23" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="112" st_id="23" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="113" st_id="24" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="114" st_id="24" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="115" st_id="24" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="116" st_id="25" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="117" st_id="25" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="118" st_id="25" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="119" st_id="26" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="120" st_id="26" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="121" st_id="26" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="122" st_id="27" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="123" st_id="27" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="124" st_id="27" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="125" st_id="28" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="126" st_id="28" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="127" st_id="28" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="128" st_id="29" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="129" st_id="29" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="130" st_id="29" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="131" st_id="30" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="132" st_id="30" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="133" st_id="30" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="134" st_id="31" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="135" st_id="31" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="136" st_id="31" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="137" st_id="32" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="138" st_id="32" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="139" st_id="32" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="140" st_id="33" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="141" st_id="33" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="142" st_id="33" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="143" st_id="34" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="144" st_id="34" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="145" st_id="34" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="146" st_id="35" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="147" st_id="35" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="148" st_id="35" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="149" st_id="36" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="150" st_id="36" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="151" st_id="36" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="152" st_id="37" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="153" st_id="37" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="154" st_id="37" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="155" st_id="38" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="156" st_id="38" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="157" st_id="38" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="158" st_id="39" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="159" st_id="39" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="160" st_id="39" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="161" st_id="40" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="162" st_id="40" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="163" st_id="40" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="164" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln31 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_23

]]></Node>
<StgValue><ssdm name="spectopmodule_ln31"/></StgValue>
</operation>

<operation id="165" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="166" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="167" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="168" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="169" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="170" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="171" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputComponents_0, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="172" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outputComponents_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="173" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputComponents_1, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="174" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outputComponents_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="175" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputComponents_2, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="176" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outputComponents_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="177" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outputExplainedVariance_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="178" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputExplainedVariance_0, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="179" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outputExplainedVariance_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="180" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputExplainedVariance_1, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="181" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outputExplainedVariance_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="182" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputExplainedVariance_2, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="183" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputLoadings_0, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="184" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outputLoadings_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="185" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputLoadings_1, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="186" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outputLoadings_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="187" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputLoadings_2, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="188" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outputLoadings_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="189" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37 %icmp_ln277 = icmp_eq  i32 %rows_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln277"/></StgValue>
</operation>

<operation id="190" st_id="41" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load

]]></Node>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</operation>

<operation id="191" st_id="41" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</operation>

<operation id="192" st_id="41" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</operation>

<operation id="193" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:51 %br_ln350 = br i1 %icmp_ln277, void %VITIS_LOOP_351_3.i.preheader, void %for.body.i5

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="194" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="34" op_0_bw="32">
<![CDATA[
VITIS_LOOP_351_3.i.preheader:0 %zext_ln350 = zext i32 %rows_read

]]></Node>
<StgValue><ssdm name="zext_ln350"/></StgValue>
</operation>

<operation id="195" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
VITIS_LOOP_351_3.i.preheader:1 %p_shl3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %rows_read, i2 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="196" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_351_3.i.preheader:2 %sub_ln350 = sub i34 %p_shl3, i34 %zext_ln350

]]></Node>
<StgValue><ssdm name="sub_ln350"/></StgValue>
</operation>

<operation id="197" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="0" op_12_bw="0">
<![CDATA[
VITIS_LOOP_351_3.i.preheader:3 %call_ln350 = call void @dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3, i34 %sub_ln350, i64 %outputLoadings_2, i64 %outputLoadings_0, i64 %outputLoadings_1, i64 %sqrtVals, i64 %sqrtVals_1, i64 %sqrtVals_2, i64 %pca_m_pcVecs, i64 %pca_m_pcVecs_3, i64 %pca_m_pcVecs_4

]]></Node>
<StgValue><ssdm name="call_ln350"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="198" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="0" op_12_bw="0">
<![CDATA[
VITIS_LOOP_351_3.i.preheader:3 %call_ln350 = call void @dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3, i34 %sub_ln350, i64 %outputLoadings_2, i64 %outputLoadings_0, i64 %outputLoadings_1, i64 %sqrtVals, i64 %sqrtVals_1, i64 %sqrtVals_2, i64 %pca_m_pcVecs, i64 %pca_m_pcVecs_3, i64 %pca_m_pcVecs_4

]]></Node>
<StgValue><ssdm name="call_ln350"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="199" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_351_3.i.preheader:4 %call_ln31 = call void @dut_Pipeline_VITIS_LOOP_321_1, i32 %rows_read, i64 %outputComponents_2, i64 %outputComponents_1, i64 %outputComponents_0, i64 %pca_m_pcVecs, i64 %pca_m_pcVecs_3, i64 %pca_m_pcVecs_4

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="200" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_351_3.i.preheader:4 %call_ln31 = call void @dut_Pipeline_VITIS_LOOP_321_1, i32 %rows_read, i64 %outputComponents_2, i64 %outputComponents_1, i64 %outputComponents_0, i64 %pca_m_pcVecs, i64 %pca_m_pcVecs_3, i64 %pca_m_pcVecs_4

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>

<operation id="201" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_351_3.i.preheader:5 %br_ln0 = br void %for.body.i5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="202" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i5:0 %pca_m_pcVals_0_addr = getelementptr i64 %pca_m_pcVals_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pca_m_pcVals_0_addr"/></StgValue>
</operation>

<operation id="203" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body.i5:1 %pca_m_pcVals_0_load = load i2 %pca_m_pcVals_0_addr

]]></Node>
<StgValue><ssdm name="pca_m_pcVals_0_load"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="204" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body.i5:1 %pca_m_pcVals_0_load = load i2 %pca_m_pcVals_0_addr

]]></Node>
<StgValue><ssdm name="pca_m_pcVals_0_load"/></StgValue>
</operation>

<operation id="205" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i5:2 %pca_m_pcVals_0_addr_1 = getelementptr i64 %pca_m_pcVals_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pca_m_pcVals_0_addr_1"/></StgValue>
</operation>

<operation id="206" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body.i5:3 %pca_m_pcVals_0_load_1 = load i2 %pca_m_pcVals_0_addr_1

]]></Node>
<StgValue><ssdm name="pca_m_pcVals_0_load_1"/></StgValue>
</operation>

<operation id="207" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i5:4 %pca_m_pcVals_0_addr_2 = getelementptr i64 %pca_m_pcVals_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pca_m_pcVals_0_addr_2"/></StgValue>
</operation>

<operation id="208" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body.i5:5 %pca_m_pcVals_0_load_2 = load i2 %pca_m_pcVals_0_addr_2

]]></Node>
<StgValue><ssdm name="pca_m_pcVals_0_load_2"/></StgValue>
</operation>

<operation id="209" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64">
<![CDATA[
for.body.i5:6 %bitcast_ln310 = bitcast i64 %pca_m_pcVals_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln310"/></StgValue>
</operation>

<operation id="210" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i5:7 %write_ln310 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %outputExplainedVariance_0, i64 %bitcast_ln310

]]></Node>
<StgValue><ssdm name="write_ln310"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="211" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body.i5:3 %pca_m_pcVals_0_load_1 = load i2 %pca_m_pcVals_0_addr_1

]]></Node>
<StgValue><ssdm name="pca_m_pcVals_0_load_1"/></StgValue>
</operation>

<operation id="212" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body.i5:5 %pca_m_pcVals_0_load_2 = load i2 %pca_m_pcVals_0_addr_2

]]></Node>
<StgValue><ssdm name="pca_m_pcVals_0_load_2"/></StgValue>
</operation>

<operation id="213" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64">
<![CDATA[
for.body.i5:8 %bitcast_ln310_1 = bitcast i64 %pca_m_pcVals_0_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln310_1"/></StgValue>
</operation>

<operation id="214" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i5:9 %write_ln310 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %outputExplainedVariance_1, i64 %bitcast_ln310_1

]]></Node>
<StgValue><ssdm name="write_ln310"/></StgValue>
</operation>

<operation id="215" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64">
<![CDATA[
for.body.i5:10 %bitcast_ln310_2 = bitcast i64 %pca_m_pcVals_0_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln310_2"/></StgValue>
</operation>

<operation id="216" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i5:11 %write_ln310 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %outputExplainedVariance_2, i64 %bitcast_ln310_2

]]></Node>
<StgValue><ssdm name="write_ln310"/></StgValue>
</operation>

<operation id="217" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0">
<![CDATA[
for.body.i5:12 %ret_ln44 = ret

]]></Node>
<StgValue><ssdm name="ret_ln44"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
