# This is the template file for creating symbols with tragesym						
# every line starting with '#' is a comment line.						
# save it as text file with tab separated cells and start tragesym						
						
[options]						
# wordswap swaps labels if the pin is on the right side an looks like this:						
#   "PB1 (CLK)". That's useful for micro controller port labels						
# rotate_labels rotates the pintext of top and bottom pins						
#   this is useful for large symbols like FPGAs with more than 100 pins						
# sort_labels will sort the pins by it's labels						
#   useful for address ports, busses, ...						
wordswap	yes					
rotate_labels	yes					
sort_labels	no					
generate_pinseq	yes					
sym_width	14000					
pinwidthvertical	400					
pinwidthhorizontal	400					
						
[geda_attr]						
# name will be printed in the top of the symbol						
# if you have a device with slots, you'll have to use slot= and slotdef=						
# use comment= if there are special information you want to add						
version	20111024					
name	PsoC 5 100pin					
device	PsoC					
refdes	U?					
footprint	100TQFP-PSOC					
description	Symbol for the 100pin PsoC5 part					
documentation	http://www.cedt.iisc.ernet.in/people/students/kabhijit/					
author	PE-Group CEDT					
numslots	0					
#slot	1					
#slotdef	1:					
#slotdef	2:					
#slotdef	3:					
#slotdef	4:					
dist-license	GPL					
use-license	GPL					
#comment						
						
[pins]						
# tabseparated list of pin descriptions						
#						
# pinnr is the physical number of the pin						
# seq is the pinseq= attribute, leave it blank if it doesn't matter						
# type can be (in, out, io, oc, oe, pas, tp, tri, clk, pwr)						
# style can be (line,dot,clk,dotclk,none). none if only want to add a net						
# posit. can be (l,r,t,b) or empty for nets						
# net specifies the name of the net. Vcc or GND for example.						
# label represents the pinlabel.						
#	negation lines can be added with "\_" example: \_enable\_ 					
#	if you want to write a "\" use "\\" as escape sequence					
#						
#pinnr	seq	type	style	posit.	net	label
1	1	io	line	l		P2[5] TRACEDATA[1], GPIO
2	2	io	line	l		P2[6] TRACEDATA[2], GPIO
3	3	io	line	l		P2[7] TRACEDATA[3], GPIO
4	4	io	line	l		P12[4] I2C0: SCL, SIO
5	5	io	line	l		P12[5] I2C0: SDA, SIO
6	6	io	line	l		P6[4] GPIO
7	7	io	line	l		P6[5] GPIO
8	8	io	line	l		P6[6] GPIO
9	9	io	line	l		P6[7] GPIO
10	10	pwr	line	l		Vssb
11	11	pwr	line	l		Ind
12	12	pwr	line	l		Vboost
13	13	pwr	line	l		Vbat
14	14	pwr	line	l		Vssd
15	15	in	line	l		\XRES
16	16	io	line	l		P5[0] GPIO
17	17	io	line	l		P5[1] GPIO
18	18	io	line	l		P5[2] GPIO
19	19	io	line	l		P5[3] GPIO
20	20	io	line	l		JTAG P1[0] TMS, SWDIO, GPIO
21	21	io	line	l		JTAG P1[1] TCK, SWDCK, GPIO
22	22	io	line	l		P1[2] conf_\XRES, GPIO
23	23	io	line	l		JTAG P1[3] TDO, SWV, GPIO
24	24	io	line	l		JTAG P1[4] TDI, GPIO
25	25	io	line	l		JTAG P1[5] nTRST, GPIO
26	26	pwr	line	b		Vddio1
27	27	io	line	b		P1[6] GPIO
28	28	pas	line	b		P1[7] GPIO
29	29	io	line	b		P12[6]GPIO
30	30	io	line	b		P12[7] GPIO
31	31	io	line	b		P5[4] GPIO
32	32	io	line	b		P5[5] SIO
33	33	io	line	b		P5[6] SIO
34	34	io	line	b		P5[7] GPIO
35	35	io	line	b		P15[6] DP
36	36	io	line	b		P15[7] DM
37	37	pwr	line	b		VDDd
38	38	pwr	line	b		VSSd
39	39	pwr	line	b		VCCd
40	40	pas	line	b		NC
41	41	pas	line	b		NC
42	42	io	line	b		P15[0] MHz XTAL: Xo, GPIO
43	43	io	line	b		P15[1] MHz XTAL: Xi, GPIO
44	44	io	line	b		P3[0] IDAC1, GPIO
45	45	io	line	b		P3[1] IDAC1, GPIO
46	46	io	line	b		P3[2] IDAC3, GPIO
47	47	io	line	b		P3[3] OpAmp3+, GPIO
48	48	io	line	b		P3[4] OpAmp1-, GPIO
49	49	io	line	b		P3[5] OpAmp1+, GPIO
50	50	pwr	line	b		Vddio3
51	51	io	line	r		P3[6] GPIO, OpAmp1out
52	52	io	line	r		P3[7] GPIO, OpAmp3out
53	53	io	line	r		P12[0] SIO, I2C1: SCL
54	54	io	line	r		P12[1] SIO, I2C1: SDA
55	55	io	line	r		P15[2] GPIO, kHz XTAL: Xo
56	56	io	line	r		P15[3] GPIO, kHz XTAL: Xi
57	57	pas	line	r		NC
58	58	pas	line	r		NC
59	59	pas	line	r		NC
60	60	pas	line	r		NC
61	61	pas	line	r		NC
62	62	pas	line	r		NC
63	63	pwr	line	r		Vcca
64	64	pwr	line	r		Vssa
65	65	pwr	line	r		Vdda
66	66	pwr	line	r		Vssd
67	67	io	line	r		P12[2] SIO
68	68	io	line	r		P12[3] SIO
69	69	io	line	r		P4[0] GPIO
70	70	io	line	r		P4[1] GPIO
71	71	io	line	r		P0[0] GPIO, OpAmp2out
72	72	io	line	r		P0[1] GPIO, OpAmp0out
73	73	io	line	r		P0[2] GPIO, OpAmp0+
74	74	io	line	r		P0[3] GPIO, OpAmp0-/Extref0
75	75	pwr	line	r		Vddio0
76	76	io	line	t		P0[4] GPIO, OpAmp2+
77	77	io	line	t		P0[5] GPIO, OpAmp2-
78	78	io	line	t		P0[6] GPIO, IDAC0
79	79	io	line	t		P0[7] GPIO, IDAC2
80	80	io	line	t		P4[2] GPIO
81	81	io	line	t		P4[3] GPIO
82	82	io	line	t		P4[4] GPIO
83	83	io	line	t		P4[5] GPIO
84	84	io	line	t		P4[6] GPIO
85	85	io	line	t		P4[7] GPIO
86	86	pwr	line	t		Vccd
87	87	pwr	line	t		Vssd
88	88	pwr	line	t		Vddd
89	89	io	line	t		P6[0] GPIO
90	90	io	line	t		P6[1] GPIO
91	91	io	line	t		P6[2] GPIO
92	92	io	line	t		P6[3] GPIO
93	93	io	line	t		P15[4] GPIO
94	94	io	line	t		P15[5] GPIO
95	95	io	line	t		P2[0] GPIO
96	96	io	line	t		P2[1] GPIO
97	97	io	line	t		P2[2] GPIO
98	98	io	line	t		P2[3] GPIO, TRACECLK
99	99	io	line	t		P2[4] GPIO, TRACEDATA[0]
100	100	pwr	line	t		Vddio2
