<stg><name>operator_float_div3</name>


<trans_list>

<trans id="109" from="1" to="2">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="3">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="3" to="4">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="4" to="5">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="5" to="6">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="6" to="7">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="7" to="8">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="8" to="9">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="9" to="10">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="10" to="11">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="11" to="12">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="12" to="13">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="13" to="14">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="14" to="15">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="15" to="16">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="16" to="17">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="17" to="18">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="18" to="19">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="19" to="20">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="20" to="21">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="21" to="22">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:3  %in_read = call float @_ssdm_op_Read.ap_auto.float(float %in_r) nounwind

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:4  %p_Val2_s = bitcast float %in_read to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:5  %p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></Node>
<StgValue><ssdm name="p_Repl2_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:6  %new_exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="new_exp_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:7  %new_mant_V_1 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="new_mant_V_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:8  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 22)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:9  %shift_V_cast_cast = select i1 %tmp, i8 1, i8 2

]]></Node>
<StgValue><ssdm name="shift_V_cast_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:13  %tmp_3 = icmp eq i8 %new_exp_V, 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:14  %tmp_4 = icmp ult i8 %shift_V_cast_cast, %new_exp_V

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:15  %tmp_8 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %p_Val2_s, i32 24, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:16  %icmp = icmp eq i7 %tmp_8, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:17  %shift_V = sub i8 1, %new_exp_V

]]></Node>
<StgValue><ssdm name="shift_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:18  %shift_V_1 = add i8 -1, %new_exp_V

]]></Node>
<StgValue><ssdm name="shift_V_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:10  %tmp_1 = icmp ugt i8 %shift_V_cast_cast, %new_exp_V

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:11  %new_exp_V_1 = sub i8 %new_exp_V, %shift_V_cast_cast

]]></Node>
<StgValue><ssdm name="new_exp_V_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:12  %new_exp_V_2 = select i1 %tmp_1, i8 0, i8 %new_exp_V_1

]]></Node>
<StgValue><ssdm name="new_exp_V_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:19  %sel_tmp2_demorgan = or i1 %tmp_3, %tmp_4

]]></Node>
<StgValue><ssdm name="sel_tmp2_demorgan"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:20  %sel_tmp2 = xor i1 %sel_tmp2_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:21  %sel_tmp3 = and i1 %icmp, %sel_tmp2

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:22  %shift_V_2 = select i1 %sel_tmp3, i8 %shift_V, i8 %shift_V_1

]]></Node>
<StgValue><ssdm name="shift_V_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:23  %shift_V_3 = select i1 %tmp_3, i8 0, i8 %shift_V_2

]]></Node>
<StgValue><ssdm name="shift_V_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:24  %sel_tmp6 = xor i1 %tmp_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:25  %sel_tmp7 = and i1 %tmp_4, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:26  %shift_V_4 = select i1 %sel_tmp7, i8 %shift_V_cast_cast, i8 %shift_V_3

]]></Node>
<StgValue><ssdm name="shift_V_4"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:67  %tmp_5 = icmp eq i8 %new_exp_V, -1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:68  %p_Repl2_1 = select i1 %tmp_5, i8 %new_exp_V_2, i8 %new_exp_V

]]></Node>
<StgValue><ssdm name="p_Repl2_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="23">
<![CDATA[
._crit_edge_ifconv:27  %tmp_9 = zext i23 %new_mant_V_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:28  %tmp_s = zext i8 %shift_V_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="23" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:29  %tmp_cast = zext i8 %shift_V_4 to i23

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="4" lat="4">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge_ifconv:30  %tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="4" lat="4">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:31  %tmp_7 = shl i32 %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="3" lat="4">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge_ifconv:30  %tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="3" lat="4">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:31  %tmp_7 = shl i32 %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="2" lat="4">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge_ifconv:30  %tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="2" lat="4">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:31  %tmp_7 = shl i32 %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="1" lat="4">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge_ifconv:30  %tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="4">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:31  %tmp_7 = shl i32 %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="26" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:33  %tmp_11 = trunc i32 %tmp_7 to i26

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="26" op_0_bw="23">
<![CDATA[
._crit_edge_ifconv:32  %tmp_6 = zext i23 %tmp_2 to i26

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
._crit_edge_ifconv:34  %xf_V = select i1 %icmp, i26 %tmp_6, i26 %tmp_11

]]></Node>
<StgValue><ssdm name="xf_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="26" op_0_bw="26" op_1_bw="26" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge_ifconv:35  %p_Result_s = call i26 @_ssdm_op_BitSet.i26.i26.i32.i1(i26 %xf_V, i32 23, i1 true)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
._crit_edge_ifconv:36  %xf_V_1 = select i1 %tmp_3, i26 %xf_V, i26 %p_Result_s

]]></Node>
<StgValue><ssdm name="xf_V_1"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
._crit_edge_ifconv:37  %xf_V_4 = add i26 1, %xf_V_1

]]></Node>
<StgValue><ssdm name="xf_V_4"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="2" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:38  %p_Result_i_i = call i2 @_ssdm_op_PartSelect.i2.i26.i32.i32(i26 %xf_V_4, i32 24, i32 25) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_i_i"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:42  %p_Result_25_i_i = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %xf_V_4, i32 20, i32 23) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_25_i_i"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:46  %p_Result_25_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %xf_V_4, i32 16, i32 19) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_25_1_i_i"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:50  %p_Result_25_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %xf_V_4, i32 12, i32 15) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_25_2_i_i"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:54  %p_Result_25_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %xf_V_4, i32 8, i32 11) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_25_3_i_i"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:58  %p_Result_25_4_i_i = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %xf_V_4, i32 4, i32 7) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_25_4_i_i"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="26">
<![CDATA[
._crit_edge_ifconv:62  %tmp_13 = trunc i26 %xf_V_4 to i4

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="2">
<![CDATA[
._crit_edge_ifconv:39  %d_chunk_V = zext i2 %p_Result_i_i to i4

]]></Node>
<StgValue><ssdm name="d_chunk_V"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
._crit_edge_ifconv:40  %call_ret1_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V, i2 0) nounwind

]]></Node>
<StgValue><ssdm name="call_ret1_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="75" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
._crit_edge_ifconv:40  %call_ret1_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V, i2 0) nounwind

]]></Node>
<StgValue><ssdm name="call_ret1_i_i"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:41  %r_V = extractvalue { i4, i2 } %call_ret1_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="77" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
._crit_edge_ifconv:43  %call_ret2_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_i_i, i2 %r_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ret2_i_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="78" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
._crit_edge_ifconv:43  %call_ret2_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_i_i, i2 %r_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ret2_i_i"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:45  %r_V_1 = extractvalue { i4, i2 } %call_ret2_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="80" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
._crit_edge_ifconv:47  %call_ret3_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_1_i_i, i2 %r_V_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ret3_i_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="81" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
._crit_edge_ifconv:47  %call_ret3_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_1_i_i, i2 %r_V_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ret3_i_i"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:49  %r_V_2 = extractvalue { i4, i2 } %call_ret3_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="83" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
._crit_edge_ifconv:51  %call_ret4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_2_i_i, i2 %r_V_2) nounwind

]]></Node>
<StgValue><ssdm name="call_ret4_i_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="84" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
._crit_edge_ifconv:51  %call_ret4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_2_i_i, i2 %r_V_2) nounwind

]]></Node>
<StgValue><ssdm name="call_ret4_i_i"/></StgValue>
</operation>

<operation id="85" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:53  %r_V_3 = extractvalue { i4, i2 } %call_ret4_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="86" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
._crit_edge_ifconv:55  %call_ret5_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_3_i_i, i2 %r_V_3) nounwind

]]></Node>
<StgValue><ssdm name="call_ret5_i_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="87" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
._crit_edge_ifconv:55  %call_ret5_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_3_i_i, i2 %r_V_3) nounwind

]]></Node>
<StgValue><ssdm name="call_ret5_i_i"/></StgValue>
</operation>

<operation id="88" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:57  %r_V_4 = extractvalue { i4, i2 } %call_ret5_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="89" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
._crit_edge_ifconv:59  %call_ret6_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_4_i_i, i2 %r_V_4) nounwind

]]></Node>
<StgValue><ssdm name="call_ret6_i_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="90" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
._crit_edge_ifconv:59  %call_ret6_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_4_i_i, i2 %r_V_4) nounwind

]]></Node>
<StgValue><ssdm name="call_ret6_i_i"/></StgValue>
</operation>

<operation id="91" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:61  %r_V_5 = extractvalue { i4, i2 } %call_ret6_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="92" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
._crit_edge_ifconv:63  %call_ret_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %tmp_13, i2 %r_V_5) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_i_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="93" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(float %in_r) nounwind, !map !161

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !167

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:2  call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @operator_float_div3_s) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:44  %q_chunk_V = extractvalue { i4, i2 } %call_ret2_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V"/></StgValue>
</operation>

<operation id="97" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:48  %q_chunk_V_1 = extractvalue { i4, i2 } %call_ret3_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_1"/></StgValue>
</operation>

<operation id="98" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:52  %q_chunk_V_2 = extractvalue { i4, i2 } %call_ret4_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_2"/></StgValue>
</operation>

<operation id="99" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:56  %q_chunk_V_3 = extractvalue { i4, i2 } %call_ret5_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_3"/></StgValue>
</operation>

<operation id="100" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:60  %q_chunk_V_4 = extractvalue { i4, i2 } %call_ret6_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_4"/></StgValue>
</operation>

<operation id="101" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
._crit_edge_ifconv:63  %call_ret_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %tmp_13, i2 %r_V_5) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_i_i"/></StgValue>
</operation>

<operation id="102" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:64  %q_chunk_V_5 = extractvalue { i4, i2 } %call_ret_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_5"/></StgValue>
</operation>

<operation id="103" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="4">
<![CDATA[
._crit_edge_ifconv:65  %tmp_14 = trunc i4 %q_chunk_V to i3

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="104" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="23" op_0_bw="23" op_1_bw="3" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4">
<![CDATA[
._crit_edge_ifconv:66  %new_mant_V = call i23 @_ssdm_op_BitConcatenate.i23.i3.i4.i4.i4.i4.i4(i3 %tmp_14, i4 %q_chunk_V_1, i4 %q_chunk_V_2, i4 %q_chunk_V_3, i4 %q_chunk_V_4, i4 %q_chunk_V_5)

]]></Node>
<StgValue><ssdm name="new_mant_V"/></StgValue>
</operation>

<operation id="105" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
._crit_edge_ifconv:69  %p_Repl2_s = select i1 %tmp_5, i23 %new_mant_V, i23 %new_mant_V_1

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="106" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
._crit_edge_ifconv:70  %p_Result_1 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_2, i8 %p_Repl2_1, i23 %p_Repl2_s) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="107" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:71  %out = bitcast i32 %p_Result_1 to float

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="108" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:72  ret float %out

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
