<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="es" lang="es" dir="ltr">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>FPGA and ASIC Convergence</title>
    <link type="text/css" rel="stylesheet" media="all" href="http://arco.esi.uclm.es/public/papers/style.css" />
      </head>


<body>
  
  <div class="cv-title">FPGA and ASIC Convergence</div>

  <table class="cv-table">
  <tr>
    <td class="data">

        <div class="cv-authors">
    C.     	Valderrama; J.D. Dondo; L. Jojczick; P.         	DaCunha Possa
    </div>

        <div class="cv-legend">
          <div> <b>Cenference:</b> Southern Conference on Programmable Logic</div>
    
              <div><b>Location:</b> Cordoba (Argentina)</div>
      <div><b>Date:</b> 11/04/2011 - 14/04/2011</div>
    
              <div><b>Pages:</b> 269-274</div>
      
      
      
    
                
              <div><a href="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=5782660&abstractAccess=no&userType=inst"
       title="publisher link"> Published link </a></div>
    
              <div><a class="cv-download-pdf"
      href="http://arco.esi.uclm.es/public/papers/2011-SPL.pdf"
      title="download paper">Download PDF </a></div>
        </div>
    </td>

        <td>
    <a class="cv-first-page"
     href="http://arco.esi.uclm.es/public/papers/2011-SPL.pdf"
     title="download paper"> <img src="http://arco.esi.uclm.es/public/papers/2011-SPL-page1.png" alt="[link]"/></a>
    </td>
  
  </tr>
  </table>

        <div class="cv-abstract">
    <div><b>Abstract</b></div>
    The growing demands on multimedia applications and high-speed high-quality telecommunication systems with real-time constrains oriented to portable, low power consumption, devices, have being driven technologies evelopment, methodologies and design flows of embedded systems during the last years. Through the analysis of design methodologies and strategies facing multi-core, reconfigurability and power consumption challenges, this educational survey will follow that evolution approaching ASIC and FPGA architectures on the embedded systems arena.
    </div>
  
</body>

</html>



<!-- Local Variables: -->
<!--   mode: nxml -->
<!--   mode: auto-revert -->
<!-- End: -->