
*** Running vivado
    with args -log LayerTop_v2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source LayerTop_v2.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source LayerTop_v2.tcl -notrace
Command: link_design -top LayerTop_v2 -part xc7z035ffg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/ip/blk_mem_act/blk_mem_act.dcp' for cell 'u_blk_mem_act'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/ip/blk_mem_kernel/blk_mem_kernel.dcp' for cell 'u_blk_mem_kernel'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/ip/blk_mem_cl_act_buf/blk_mem_cl_act_buf.dcp' for cell 'u_ConvLayer/u_act_buf'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/ip/blk_mem_cl_kernel_buf/blk_mem_cl_kernel_buf.dcp' for cell 'u_ConvLayer/u_kernel_buf0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/ip/blk_mem_increase_buf/blk_mem_increase_buf.dcp' for cell 'u_ConvLayer/u_IncreaseBuf0/u_bib'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/ip/blk_mem_input_buffer/blk_mem_input_buffer.dcp' for cell 'u_ConvLayer/u_MemoryGate0/u_input_buffer'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.992 . Memory (MB): peak = 892.293 ; gain = 0.453
INFO: [Netlist 29-17] Analyzing 1380 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/constrs_1/new/clk.xdc]
Finished Parsing XDC File [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/constrs_1/new/clk.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1080.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1080.016 ; gain = 621.762
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.749 . Memory (MB): peak = 1081.145 ; gain = 1.129

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11f3af23b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1723.723 ; gain = 642.578

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1070bfabf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1933.762 ; gain = 0.098
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 88871bbf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1933.762 ; gain = 0.098
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: dc034bcc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1933.762 ; gain = 0.098
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: dc034bcc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1933.762 ; gain = 0.098
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: dc034bcc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1933.762 ; gain = 0.098
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: dc034bcc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1933.762 ; gain = 0.098
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1933.762 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12083e20b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1933.762 ; gain = 0.098

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.999 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 50 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 100
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 104cb7e41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.321 . Memory (MB): peak = 2284.371 ; gain = 0.000
Ending Power Optimization Task | Checksum: 104cb7e41

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2284.371 ; gain = 350.609

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Ending Logic Optimization Task | Checksum: 1375179a6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2284.371 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1375179a6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2284.371 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2284.371 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1375179a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2284.371 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 2284.371 ; gain = 1204.355
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2284.371 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.runs/impl_1/LayerTop_v2_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2284.371 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file LayerTop_v2_drc_opted.rpt -pb LayerTop_v2_drc_opted.pb -rpx LayerTop_v2_drc_opted.rpx
Command: report_drc -file LayerTop_v2_drc_opted.rpt -pb LayerTop_v2_drc_opted.pb -rpx LayerTop_v2_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.runs/impl_1/LayerTop_v2_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2284.371 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 379a58f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2284.371 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2284.371 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12216e188

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2284.371 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e3406bf6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2284.371 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e3406bf6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2284.371 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e3406bf6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2284.371 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 21ebaa175

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2284.371 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 354 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 162 nets or cells. Created 0 new cell, deleted 162 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2284.371 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            162  |                   162  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            162  |                   162  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1e72c3d0d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:45 . Memory (MB): peak = 2284.371 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 211039a11

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 2284.371 ; gain = 0.000
Phase 2 Global Placement | Checksum: 211039a11

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 2284.371 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15e95e165

Time (s): cpu = 00:01:15 ; elapsed = 00:00:50 . Memory (MB): peak = 2284.371 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1417bc7cc

Time (s): cpu = 00:01:20 ; elapsed = 00:00:53 . Memory (MB): peak = 2284.371 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 114a26f8d

Time (s): cpu = 00:01:21 ; elapsed = 00:00:53 . Memory (MB): peak = 2284.371 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9f3dba16

Time (s): cpu = 00:01:21 ; elapsed = 00:00:53 . Memory (MB): peak = 2284.371 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19761a6bc

Time (s): cpu = 00:01:29 ; elapsed = 00:01:01 . Memory (MB): peak = 2284.371 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18c5d3626

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 2284.371 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f90732eb

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 2284.371 ; gain = 0.000
Phase 3 Detail Placement | Checksum: f90732eb

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 2284.371 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17ce049e3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 17ce049e3

Time (s): cpu = 00:01:45 ; elapsed = 00:01:14 . Memory (MB): peak = 2284.371 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.875. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12f39a490

Time (s): cpu = 00:01:45 ; elapsed = 00:01:14 . Memory (MB): peak = 2284.371 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 12f39a490

Time (s): cpu = 00:01:45 ; elapsed = 00:01:14 . Memory (MB): peak = 2284.371 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12f39a490

Time (s): cpu = 00:01:46 ; elapsed = 00:01:14 . Memory (MB): peak = 2284.371 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12f39a490

Time (s): cpu = 00:01:46 ; elapsed = 00:01:15 . Memory (MB): peak = 2284.371 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2284.371 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 13413bac3

Time (s): cpu = 00:01:46 ; elapsed = 00:01:15 . Memory (MB): peak = 2284.371 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13413bac3

Time (s): cpu = 00:01:46 ; elapsed = 00:01:15 . Memory (MB): peak = 2284.371 ; gain = 0.000
Ending Placer Task | Checksum: bdd06152

Time (s): cpu = 00:01:46 ; elapsed = 00:01:15 . Memory (MB): peak = 2284.371 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:17 . Memory (MB): peak = 2284.371 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2284.371 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2284.371 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.runs/impl_1/LayerTop_v2_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2284.371 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file LayerTop_v2_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2284.371 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file LayerTop_v2_utilization_placed.rpt -pb LayerTop_v2_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file LayerTop_v2_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2284.371 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 579181d7 ConstDB: 0 ShapeSum: 663edf7b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 141d12794

Time (s): cpu = 00:01:32 ; elapsed = 00:01:15 . Memory (MB): peak = 2387.137 ; gain = 102.766
Post Restoration Checksum: NetGraph: 8dd869a2 NumContArr: b3f8bdf2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 141d12794

Time (s): cpu = 00:01:32 ; elapsed = 00:01:16 . Memory (MB): peak = 2418.164 ; gain = 133.793

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 141d12794

Time (s): cpu = 00:01:32 ; elapsed = 00:01:16 . Memory (MB): peak = 2429.719 ; gain = 145.348

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 141d12794

Time (s): cpu = 00:01:32 ; elapsed = 00:01:16 . Memory (MB): peak = 2429.719 ; gain = 145.348
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12137d8a1

Time (s): cpu = 00:01:51 ; elapsed = 00:01:30 . Memory (MB): peak = 2515.551 ; gain = 231.180
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.799  | TNS=0.000  | WHS=-0.263 | THS=-505.492|

Phase 2 Router Initialization | Checksum: 1334d74d4

Time (s): cpu = 00:01:59 ; elapsed = 00:01:34 . Memory (MB): peak = 2562.512 ; gain = 278.141

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00262488 %
  Global Horizontal Routing Utilization  = 0.00540436 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 35091
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 35057
  Number of Partially Routed Nets     = 34
  Number of Node Overlaps             = 24


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fedeeeb0

Time (s): cpu = 00:02:08 ; elapsed = 00:01:40 . Memory (MB): peak = 2582.473 ; gain = 298.102

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1396
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.756  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20d28c476

Time (s): cpu = 00:02:21 ; elapsed = 00:01:48 . Memory (MB): peak = 2582.473 ; gain = 298.102
Phase 4 Rip-up And Reroute | Checksum: 20d28c476

Time (s): cpu = 00:02:21 ; elapsed = 00:01:48 . Memory (MB): peak = 2582.473 ; gain = 298.102

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 20d28c476

Time (s): cpu = 00:02:21 ; elapsed = 00:01:48 . Memory (MB): peak = 2582.473 ; gain = 298.102

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20d28c476

Time (s): cpu = 00:02:22 ; elapsed = 00:01:48 . Memory (MB): peak = 2582.473 ; gain = 298.102
Phase 5 Delay and Skew Optimization | Checksum: 20d28c476

Time (s): cpu = 00:02:22 ; elapsed = 00:01:48 . Memory (MB): peak = 2582.473 ; gain = 298.102

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2801d8a79

Time (s): cpu = 00:02:25 ; elapsed = 00:01:50 . Memory (MB): peak = 2582.473 ; gain = 298.102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.842  | TNS=0.000  | WHS=0.059  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b7c17da5

Time (s): cpu = 00:02:25 ; elapsed = 00:01:50 . Memory (MB): peak = 2582.473 ; gain = 298.102
Phase 6 Post Hold Fix | Checksum: 1b7c17da5

Time (s): cpu = 00:02:25 ; elapsed = 00:01:50 . Memory (MB): peak = 2582.473 ; gain = 298.102

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.48899 %
  Global Horizontal Routing Utilization  = 2.86229 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24e3b88d5

Time (s): cpu = 00:02:25 ; elapsed = 00:01:51 . Memory (MB): peak = 2582.473 ; gain = 298.102

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24e3b88d5

Time (s): cpu = 00:02:25 ; elapsed = 00:01:51 . Memory (MB): peak = 2582.473 ; gain = 298.102

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25b9419eb

Time (s): cpu = 00:02:28 ; elapsed = 00:01:53 . Memory (MB): peak = 2582.473 ; gain = 298.102

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.842  | TNS=0.000  | WHS=0.059  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 25b9419eb

Time (s): cpu = 00:02:28 ; elapsed = 00:01:54 . Memory (MB): peak = 2582.473 ; gain = 298.102
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:28 ; elapsed = 00:01:54 . Memory (MB): peak = 2582.473 ; gain = 298.102

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:31 ; elapsed = 00:01:56 . Memory (MB): peak = 2582.473 ; gain = 298.102
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2582.473 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2582.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.runs/impl_1/LayerTop_v2_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2582.473 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file LayerTop_v2_drc_routed.rpt -pb LayerTop_v2_drc_routed.pb -rpx LayerTop_v2_drc_routed.rpx
Command: report_drc -file LayerTop_v2_drc_routed.rpt -pb LayerTop_v2_drc_routed.pb -rpx LayerTop_v2_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.runs/impl_1/LayerTop_v2_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file LayerTop_v2_methodology_drc_routed.rpt -pb LayerTop_v2_methodology_drc_routed.pb -rpx LayerTop_v2_methodology_drc_routed.rpx
Command: report_methodology -file LayerTop_v2_methodology_drc_routed.rpt -pb LayerTop_v2_methodology_drc_routed.pb -rpx LayerTop_v2_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.runs/impl_1/LayerTop_v2_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2661.961 ; gain = 79.488
INFO: [runtcl-4] Executing : report_power -file LayerTop_v2_power_routed.rpt -pb LayerTop_v2_power_summary_routed.pb -rpx LayerTop_v2_power_routed.rpx
Command: report_power -file LayerTop_v2_power_routed.rpt -pb LayerTop_v2_power_summary_routed.pb -rpx LayerTop_v2_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2677.164 ; gain = 15.203
INFO: [runtcl-4] Executing : report_route_status -file LayerTop_v2_route_status.rpt -pb LayerTop_v2_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file LayerTop_v2_timing_summary_routed.rpt -pb LayerTop_v2_timing_summary_routed.pb -rpx LayerTop_v2_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file LayerTop_v2_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file LayerTop_v2_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file LayerTop_v2_bus_skew_routed.rpt -pb LayerTop_v2_bus_skew_routed.pb -rpx LayerTop_v2_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Dec 22 23:06:05 2020...
