module Register_File #(
    parameter N = 6,       
    parameter M = 32        
)(
    input  logic [N-1:0] A1, A2, A3,
    input  logic clk,
    input  logic WE3,
    input  logic [M-1:0] WD3,  
    input  logic [M-1:0] R15,  
    output logic [M-1:0] RD1,
    output logic [M-1:0] RD2
);

    logic [M-1:0] mem [2**N-1:0];

    // Escritura sincr√≥nica
    always_ff @(posedge clk) begin
        if (WE3)
            mem[A3] <= WD3;
    end

    // Lecturas combinacionales
    assign RD1 = mem[A1];
    assign RD2 = mem[A2];

endmodule
