{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748364269987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748364269987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 02:44:29 2025 " "Processing started: Wed May 28 02:44:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748364269987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1748364269987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Simple_CPU -c Simple_CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Simple_CPU -c Simple_CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1748364269987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1748364270666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1748364270667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364280647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364280647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_buf " "Found entity 1: tri_buf" {  } { { "tri_buf.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/tri_buf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364280650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364280650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_processor " "Found entity 1: simple_processor" {  } { { "simple_processor.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/simple_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364280653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364280653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364280655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364280655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputsig.v 1 1 " "Found 1 design units, including 1 entities, in source file outputsig.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputsig " "Found entity 1: outputsig" {  } { { "outputsig.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/outputsig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364280658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364280658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_hot_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file one_hot_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_onehot " "Found entity 1: binary_to_onehot" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364280660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364280660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "find_ns.v 1 1 " "Found 1 design units, including 1 entities, in source file find_ns.v" { { "Info" "ISGN_ENTITY_NAME" "1 find_ns " "Found entity 1: find_ns" {  } { { "find_ns.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/find_ns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364280662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364280662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364280665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364280665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364280668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364280668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364280670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364280670 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "23 tb_simple_processor.v(68) " "Verilog HDL Expression warning at tb_simple_processor.v(68): truncated literal to match 23 bits" {  } { { "tb_simple_processor.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/tb_simple_processor.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1748364280672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_simple_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_simple_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_simple_processor " "Found entity 1: tb_simple_processor" {  } { { "tb_simple_processor.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/tb_simple_processor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364280673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364280673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_im.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_im.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_IM " "Found entity 1: fake_IM" {  } { { "fake_IM.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/fake_IM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748364280675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748364280675 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_simple_processor " "Elaborating entity \"tb_simple_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1748364280715 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_simple_processor.v(79) " "Verilog HDL warning at tb_simple_processor.v(79): ignoring unsupported system task" {  } { { "tb_simple_processor.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/tb_simple_processor.v" 79 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1748364280716 "|tb_simple_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_processor simple_processor:DUT " "Elaborating entity \"simple_processor\" for hierarchy \"simple_processor:DUT\"" {  } { { "tb_simple_processor.v" "DUT" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/tb_simple_processor.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller simple_processor:DUT\|controller:my_controller " "Elaborating entity \"controller\" for hierarchy \"simple_processor:DUT\|controller:my_controller\"" {  } { { "simple_processor.v" "my_controller" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/simple_processor.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "find_ns simple_processor:DUT\|controller:my_controller\|find_ns:next " "Elaborating entity \"find_ns\" for hierarchy \"simple_processor:DUT\|controller:my_controller\|find_ns:next\"" {  } { { "controller.v" "next" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/controller.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputsig simple_processor:DUT\|controller:my_controller\|outputsig:outsig " "Elaborating entity \"outputsig\" for hierarchy \"simple_processor:DUT\|controller:my_controller\|outputsig:outsig\"" {  } { { "controller.v" "outsig" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/controller.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280751 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "outputsig.v(29) " "Verilog HDL Case Statement warning at outputsig.v(29): incomplete case statement has no default case item" {  } { { "outputsig.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/outputsig.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1748364280753 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|outputsig:outsig"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "outputsig.v(29) " "Verilog HDL Case Statement information at outputsig.v(29): all case item expressions in this case statement are onehot" {  } { { "outputsig.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/outputsig.v" 29 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1748364280753 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|outputsig:outsig"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_step outputsig.v(28) " "Verilog HDL Always Construct warning at outputsig.v(28): inferring latch(es) for variable \"PC_step\", which holds its previous value in one or more paths through the always construct" {  } { { "outputsig.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/outputsig.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1748364280754 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|outputsig:outsig"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "branch outputsig.v(5) " "Output port \"branch\" at outputsig.v(5) has no driver" {  } { { "outputsig.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/outputsig.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1748364280755 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|outputsig:outsig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_step outputsig.v(28) " "Inferred latch for \"PC_step\" at outputsig.v(28)" {  } { { "outputsig.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/outputsig.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748364280755 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|outputsig:outsig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_onehot simple_processor:DUT\|controller:my_controller\|binary_to_onehot:r_en_decoder " "Elaborating entity \"binary_to_onehot\" for hierarchy \"simple_processor:DUT\|controller:my_controller\|binary_to_onehot:r_en_decoder\"" {  } { { "controller.v" "r_en_decoder" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/controller.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280767 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "one_hot_decoder.v(7) " "Verilog HDL Case Statement warning at one_hot_decoder.v(7): incomplete case statement has no default case item" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1748364280767 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "onehot one_hot_decoder.v(5) " "Verilog HDL Always Construct warning at one_hot_decoder.v(5): inferring latch(es) for variable \"onehot\", which holds its previous value in one or more paths through the always construct" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1748364280768 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "onehot\[0\] one_hot_decoder.v(5) " "Inferred latch for \"onehot\[0\]\" at one_hot_decoder.v(5)" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748364280770 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "onehot\[1\] one_hot_decoder.v(5) " "Inferred latch for \"onehot\[1\]\" at one_hot_decoder.v(5)" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748364280770 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "onehot\[2\] one_hot_decoder.v(5) " "Inferred latch for \"onehot\[2\]\" at one_hot_decoder.v(5)" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748364280770 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "onehot\[3\] one_hot_decoder.v(5) " "Inferred latch for \"onehot\[3\]\" at one_hot_decoder.v(5)" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748364280770 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "onehot\[4\] one_hot_decoder.v(5) " "Inferred latch for \"onehot\[4\]\" at one_hot_decoder.v(5)" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748364280770 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "onehot\[5\] one_hot_decoder.v(5) " "Inferred latch for \"onehot\[5\]\" at one_hot_decoder.v(5)" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748364280771 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "onehot\[6\] one_hot_decoder.v(5) " "Inferred latch for \"onehot\[6\]\" at one_hot_decoder.v(5)" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748364280771 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "onehot\[7\] one_hot_decoder.v(5) " "Inferred latch for \"onehot\[7\]\" at one_hot_decoder.v(5)" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748364280771 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "onehot\[8\] one_hot_decoder.v(5) " "Inferred latch for \"onehot\[8\]\" at one_hot_decoder.v(5)" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748364280771 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "onehot\[9\] one_hot_decoder.v(5) " "Inferred latch for \"onehot\[9\]\" at one_hot_decoder.v(5)" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748364280771 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "onehot\[10\] one_hot_decoder.v(5) " "Inferred latch for \"onehot\[10\]\" at one_hot_decoder.v(5)" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748364280772 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "onehot\[11\] one_hot_decoder.v(5) " "Inferred latch for \"onehot\[11\]\" at one_hot_decoder.v(5)" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748364280772 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "onehot\[12\] one_hot_decoder.v(5) " "Inferred latch for \"onehot\[12\]\" at one_hot_decoder.v(5)" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748364280772 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "onehot\[13\] one_hot_decoder.v(5) " "Inferred latch for \"onehot\[13\]\" at one_hot_decoder.v(5)" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748364280772 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "onehot\[14\] one_hot_decoder.v(5) " "Inferred latch for \"onehot\[14\]\" at one_hot_decoder.v(5)" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748364280772 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "onehot\[15\] one_hot_decoder.v(5) " "Inferred latch for \"onehot\[15\]\" at one_hot_decoder.v(5)" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748364280772 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "onehot\[16\] one_hot_decoder.v(5) " "Inferred latch for \"onehot\[16\]\" at one_hot_decoder.v(5)" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748364280772 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "onehot\[17\] one_hot_decoder.v(5) " "Inferred latch for \"onehot\[17\]\" at one_hot_decoder.v(5)" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748364280773 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "onehot\[18\] one_hot_decoder.v(5) " "Inferred latch for \"onehot\[18\]\" at one_hot_decoder.v(5)" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748364280773 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "onehot\[19\] one_hot_decoder.v(5) " "Inferred latch for \"onehot\[19\]\" at one_hot_decoder.v(5)" {  } { { "one_hot_decoder.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/one_hot_decoder.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748364280773 "|tb_simple_processor|simple_processor:DUT|controller:my_controller|binary_to_onehot:r_en_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath simple_processor:DUT\|datapath:my_datapath " "Elaborating entity \"datapath\" for hierarchy \"simple_processor:DUT\|datapath:my_datapath\"" {  } { { "simple_processor.v" "my_datapath" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/simple_processor.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register simple_processor:DUT\|datapath:my_datapath\|register:reg_gen\[0\].my_regs " "Elaborating entity \"register\" for hierarchy \"simple_processor:DUT\|datapath:my_datapath\|register:reg_gen\[0\].my_regs\"" {  } { { "datapath.v" "reg_gen\[0\].my_regs" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_buf simple_processor:DUT\|datapath:my_datapath\|tri_buf:tri_gen\[15\].my_tris " "Elaborating entity \"tri_buf\" for hierarchy \"simple_processor:DUT\|datapath:my_datapath\|tri_buf:tri_gen\[15\].my_tris\"" {  } { { "datapath.v" "tri_gen\[15\].my_tris" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu simple_processor:DUT\|datapath:my_datapath\|alu:my_alu " "Elaborating entity \"alu\" for hierarchy \"simple_processor:DUT\|datapath:my_datapath\|alu:my_alu\"" {  } { { "datapath.v" "my_alu" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc simple_processor:DUT\|pc:my_pc " "Elaborating entity \"pc\" for hierarchy \"simple_processor:DUT\|pc:my_pc\"" {  } { { "simple_processor.v" "my_pc" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/simple_processor.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280808 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "low_val pc.v(7) " "Verilog HDL or VHDL warning at pc.v(7): object \"low_val\" assigned a value but never read" {  } { { "pc.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/pc.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1748364280809 "|tb_simple_processor|simple_processor:DUT|pc:my_pc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp pc.v(9) " "Verilog HDL or VHDL warning at pc.v(9): object \"temp\" assigned a value but never read" {  } { { "pc.v" "" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/pc.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1748364280809 "|tb_simple_processor|simple_processor:DUT|pc:my_pc"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d_in G_reg " "Port \"d_in\" does not exist in macrofunction \"G_reg\"" {  } { { "datapath.v" "G_reg" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 41 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280846 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d_out G_reg " "Port \"d_out\" does not exist in macrofunction \"G_reg\"" {  } { { "datapath.v" "G_reg" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 41 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280846 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst_n G_reg " "Port \"rst_n\" does not exist in macrofunction \"G_reg\"" {  } { { "datapath.v" "G_reg" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 41 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280847 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a my_alu " "Port \"a\" does not exist in macrofunction \"my_alu\"" {  } { { "datapath.v" "my_alu" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 40 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280847 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "alu_op my_alu " "Port \"alu_op\" does not exist in macrofunction \"my_alu\"" {  } { { "datapath.v" "my_alu" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 40 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280847 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b my_alu " "Port \"b\" does not exist in macrofunction \"my_alu\"" {  } { { "datapath.v" "my_alu" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 40 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280847 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d_in A_reg " "Port \"d_in\" does not exist in macrofunction \"A_reg\"" {  } { { "datapath.v" "A_reg" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 34 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280847 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d_out A_reg " "Port \"d_out\" does not exist in macrofunction \"A_reg\"" {  } { { "datapath.v" "A_reg" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 34 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280847 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst_n A_reg " "Port \"rst_n\" does not exist in macrofunction \"A_reg\"" {  } { { "datapath.v" "A_reg" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 34 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280847 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst_n reg_gen\[7\].my_regs " "Port \"rst_n\" does not exist in macrofunction \"reg_gen\[7\].my_regs\"" {  } { { "datapath.v" "reg_gen\[7\].my_regs" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 22 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280849 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst_n reg_gen\[6\].my_regs " "Port \"rst_n\" does not exist in macrofunction \"reg_gen\[6\].my_regs\"" {  } { { "datapath.v" "reg_gen\[6\].my_regs" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 22 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280850 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst_n reg_gen\[5\].my_regs " "Port \"rst_n\" does not exist in macrofunction \"reg_gen\[5\].my_regs\"" {  } { { "datapath.v" "reg_gen\[5\].my_regs" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 22 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280850 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst_n reg_gen\[4\].my_regs " "Port \"rst_n\" does not exist in macrofunction \"reg_gen\[4\].my_regs\"" {  } { { "datapath.v" "reg_gen\[4\].my_regs" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 22 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280850 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst_n reg_gen\[3\].my_regs " "Port \"rst_n\" does not exist in macrofunction \"reg_gen\[3\].my_regs\"" {  } { { "datapath.v" "reg_gen\[3\].my_regs" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 22 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280851 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst_n reg_gen\[2\].my_regs " "Port \"rst_n\" does not exist in macrofunction \"reg_gen\[2\].my_regs\"" {  } { { "datapath.v" "reg_gen\[2\].my_regs" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 22 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280851 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst_n reg_gen\[1\].my_regs " "Port \"rst_n\" does not exist in macrofunction \"reg_gen\[1\].my_regs\"" {  } { { "datapath.v" "reg_gen\[1\].my_regs" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 22 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280851 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst_n reg_gen\[0\].my_regs " "Port \"rst_n\" does not exist in macrofunction \"reg_gen\[0\].my_regs\"" {  } { { "datapath.v" "reg_gen\[0\].my_regs" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/datapath.v" 22 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280852 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "branch my_datapath " "Port \"branch\" does not exist in macrofunction \"my_datapath\"" {  } { { "simple_processor.v" "my_datapath" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/simple_processor.v" 35 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280852 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_PC my_datapath " "Port \"inc_PC\" does not exist in macrofunction \"my_datapath\"" {  } { { "simple_processor.v" "my_datapath" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/simple_processor.v" 35 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280852 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inst_reg my_datapath " "Port \"inst_reg\" does not exist in macrofunction \"my_datapath\"" {  } { { "simple_processor.v" "my_datapath" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/simple_processor.v" 35 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280852 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "reset my_datapath " "Port \"reset\" does not exist in macrofunction \"my_datapath\"" {  } { { "simple_processor.v" "my_datapath" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/simple_processor.v" 35 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280852 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "tri_controler_OH my_datapath " "Port \"tri_controler_OH\" does not exist in macrofunction \"my_datapath\"" {  } { { "simple_processor.v" "my_datapath" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/simple_processor.v" 35 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280853 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "write my_datapath " "Port \"write\" does not exist in macrofunction \"my_datapath\"" {  } { { "simple_processor.v" "my_datapath" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/simple_processor.v" 35 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280853 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "code outsig " "Port \"code\" does not exist in macrofunction \"outsig\"" {  } { { "controller.v" "outsig" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/controller.v" 11 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280854 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_pc outsig " "Port \"inc_pc\" does not exist in macrofunction \"outsig\"" {  } { { "controller.v" "outsig" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/controller.v" 11 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280854 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "tri_controller outsig " "Port \"tri_controller\" does not exist in macrofunction \"outsig\"" {  } { { "controller.v" "outsig" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/controller.v" 11 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280854 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "code next " "Port \"code\" does not exist in macrofunction \"next\"" {  } { { "controller.v" "next" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/controller.v" 10 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280854 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "tri_controler_OH my_controller " "Port \"tri_controler_OH\" does not exist in macrofunction \"my_controller\"" {  } { { "simple_processor.v" "my_controller" { Text "C:/Users/owenj/Documents/ELEC2606/project/Simple-CPU/simple_processor.v" 21 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1748364280855 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1748364280875 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 28 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 28 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748364280937 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 28 02:44:40 2025 " "Processing ended: Wed May 28 02:44:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748364280937 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748364280937 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748364280937 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1748364280937 ""}
