\hypertarget{group___p_w_r___p_v_d__detection__level}{}\doxysection{PWR PVD detection level}
\label{group___p_w_r___p_v_d__detection__level}\index{PWR PVD detection level@{PWR PVD detection level}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_gaddf4616a143ac3481f3043f2a4c21c18}{PWR\+\_\+\+PVDLEVEL\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f90ed5fb8f7820030d4af6dd328e878}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV0}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_ga06e55b20a8777594f1a91ee71fac1f79}{PWR\+\_\+\+PVDLEVEL\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c408bce8836b7af46141cddcd6f20ac}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV1}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_gab26bb78650bbaef26ac9f9123c791cc7}{PWR\+\_\+\+PVDLEVEL\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3ecef9c0e7ba8ce56e16245bc71e08f}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV2}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_ga7b751743b3e29c237e6a0e1d7bdd0503}{PWR\+\_\+\+PVDLEVEL\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582890057e060cbf8a55109adf7e0de1}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV3}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_ga03c0d3ae547deb1a51b8acafac101698}{PWR\+\_\+\+PVDLEVEL\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cd20cdf94731917fce93dfd4edbd779}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV4}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_ga46a1476440945c2b6426b4973172f24b}{PWR\+\_\+\+PVDLEVEL\+\_\+5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf62a1df94e4815553b9f4d7a0ba8d38d}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV5}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_ga5dda7d0ac3fd3d606666455ca3c8f537}{PWR\+\_\+\+PVDLEVEL\+\_\+6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb05102ebd0b1df9e1224e4dfa4f56f}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV6}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_ga2c5cd8dd26b13bdf0164c1f7596b4bfd}{PWR\+\_\+\+PVDLEVEL\+\_\+7}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___p_w_r___p_v_d__detection__level_gaddf4616a143ac3481f3043f2a4c21c18}\label{group___p_w_r___p_v_d__detection__level_gaddf4616a143ac3481f3043f2a4c21c18}} 
\index{PWR PVD detection level@{PWR PVD detection level}!PWR\_PVDLEVEL\_0@{PWR\_PVDLEVEL\_0}}
\index{PWR\_PVDLEVEL\_0@{PWR\_PVDLEVEL\_0}!PWR PVD detection level@{PWR PVD detection level}}
\doxysubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_0}{PWR\_PVDLEVEL\_0}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+0~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f90ed5fb8f7820030d4af6dd328e878}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV0}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__pwr_8h_source_l00068}{68}} of file \mbox{\hyperlink{stm32f7xx__hal__pwr_8h_source}{stm32f7xx\+\_\+hal\+\_\+pwr.\+h}}.

\mbox{\Hypertarget{group___p_w_r___p_v_d__detection__level_ga06e55b20a8777594f1a91ee71fac1f79}\label{group___p_w_r___p_v_d__detection__level_ga06e55b20a8777594f1a91ee71fac1f79}} 
\index{PWR PVD detection level@{PWR PVD detection level}!PWR\_PVDLEVEL\_1@{PWR\_PVDLEVEL\_1}}
\index{PWR\_PVDLEVEL\_1@{PWR\_PVDLEVEL\_1}!PWR PVD detection level@{PWR PVD detection level}}
\doxysubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_1}{PWR\_PVDLEVEL\_1}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c408bce8836b7af46141cddcd6f20ac}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV1}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__pwr_8h_source_l00069}{69}} of file \mbox{\hyperlink{stm32f7xx__hal__pwr_8h_source}{stm32f7xx\+\_\+hal\+\_\+pwr.\+h}}.

\mbox{\Hypertarget{group___p_w_r___p_v_d__detection__level_gab26bb78650bbaef26ac9f9123c791cc7}\label{group___p_w_r___p_v_d__detection__level_gab26bb78650bbaef26ac9f9123c791cc7}} 
\index{PWR PVD detection level@{PWR PVD detection level}!PWR\_PVDLEVEL\_2@{PWR\_PVDLEVEL\_2}}
\index{PWR\_PVDLEVEL\_2@{PWR\_PVDLEVEL\_2}!PWR PVD detection level@{PWR PVD detection level}}
\doxysubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_2}{PWR\_PVDLEVEL\_2}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3ecef9c0e7ba8ce56e16245bc71e08f}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV2}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__pwr_8h_source_l00070}{70}} of file \mbox{\hyperlink{stm32f7xx__hal__pwr_8h_source}{stm32f7xx\+\_\+hal\+\_\+pwr.\+h}}.

\mbox{\Hypertarget{group___p_w_r___p_v_d__detection__level_ga7b751743b3e29c237e6a0e1d7bdd0503}\label{group___p_w_r___p_v_d__detection__level_ga7b751743b3e29c237e6a0e1d7bdd0503}} 
\index{PWR PVD detection level@{PWR PVD detection level}!PWR\_PVDLEVEL\_3@{PWR\_PVDLEVEL\_3}}
\index{PWR\_PVDLEVEL\_3@{PWR\_PVDLEVEL\_3}!PWR PVD detection level@{PWR PVD detection level}}
\doxysubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_3}{PWR\_PVDLEVEL\_3}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+3~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582890057e060cbf8a55109adf7e0de1}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV3}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__pwr_8h_source_l00071}{71}} of file \mbox{\hyperlink{stm32f7xx__hal__pwr_8h_source}{stm32f7xx\+\_\+hal\+\_\+pwr.\+h}}.

\mbox{\Hypertarget{group___p_w_r___p_v_d__detection__level_ga03c0d3ae547deb1a51b8acafac101698}\label{group___p_w_r___p_v_d__detection__level_ga03c0d3ae547deb1a51b8acafac101698}} 
\index{PWR PVD detection level@{PWR PVD detection level}!PWR\_PVDLEVEL\_4@{PWR\_PVDLEVEL\_4}}
\index{PWR\_PVDLEVEL\_4@{PWR\_PVDLEVEL\_4}!PWR PVD detection level@{PWR PVD detection level}}
\doxysubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_4}{PWR\_PVDLEVEL\_4}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+4~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cd20cdf94731917fce93dfd4edbd779}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV4}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__pwr_8h_source_l00072}{72}} of file \mbox{\hyperlink{stm32f7xx__hal__pwr_8h_source}{stm32f7xx\+\_\+hal\+\_\+pwr.\+h}}.

\mbox{\Hypertarget{group___p_w_r___p_v_d__detection__level_ga46a1476440945c2b6426b4973172f24b}\label{group___p_w_r___p_v_d__detection__level_ga46a1476440945c2b6426b4973172f24b}} 
\index{PWR PVD detection level@{PWR PVD detection level}!PWR\_PVDLEVEL\_5@{PWR\_PVDLEVEL\_5}}
\index{PWR\_PVDLEVEL\_5@{PWR\_PVDLEVEL\_5}!PWR PVD detection level@{PWR PVD detection level}}
\doxysubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_5}{PWR\_PVDLEVEL\_5}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+5~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf62a1df94e4815553b9f4d7a0ba8d38d}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV5}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__pwr_8h_source_l00073}{73}} of file \mbox{\hyperlink{stm32f7xx__hal__pwr_8h_source}{stm32f7xx\+\_\+hal\+\_\+pwr.\+h}}.

\mbox{\Hypertarget{group___p_w_r___p_v_d__detection__level_ga5dda7d0ac3fd3d606666455ca3c8f537}\label{group___p_w_r___p_v_d__detection__level_ga5dda7d0ac3fd3d606666455ca3c8f537}} 
\index{PWR PVD detection level@{PWR PVD detection level}!PWR\_PVDLEVEL\_6@{PWR\_PVDLEVEL\_6}}
\index{PWR\_PVDLEVEL\_6@{PWR\_PVDLEVEL\_6}!PWR PVD detection level@{PWR PVD detection level}}
\doxysubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_6}{PWR\_PVDLEVEL\_6}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+6~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb05102ebd0b1df9e1224e4dfa4f56f}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV6}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__pwr_8h_source_l00074}{74}} of file \mbox{\hyperlink{stm32f7xx__hal__pwr_8h_source}{stm32f7xx\+\_\+hal\+\_\+pwr.\+h}}.

\mbox{\Hypertarget{group___p_w_r___p_v_d__detection__level_ga2c5cd8dd26b13bdf0164c1f7596b4bfd}\label{group___p_w_r___p_v_d__detection__level_ga2c5cd8dd26b13bdf0164c1f7596b4bfd}} 
\index{PWR PVD detection level@{PWR PVD detection level}!PWR\_PVDLEVEL\_7@{PWR\_PVDLEVEL\_7}}
\index{PWR\_PVDLEVEL\_7@{PWR\_PVDLEVEL\_7}!PWR PVD detection level@{PWR PVD detection level}}
\doxysubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_7}{PWR\_PVDLEVEL\_7}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+7}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                          \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86012781b7d18d72e37caf8995cbe06}{PWR\_CR1\_PLS\_LEV7}}\textcolor{comment}{/* External input analog voltage }}
\DoxyCodeLine{\textcolor{comment}{                                                          (Compare internally to VREFINT) */}}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__pwr_8h_source_l00075}{75}} of file \mbox{\hyperlink{stm32f7xx__hal__pwr_8h_source}{stm32f7xx\+\_\+hal\+\_\+pwr.\+h}}.

