INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/model_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/operand_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module operand_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
