vendor_name = ModelSim
source_file = 1, /home-local/aluno/Downloads/iZero/componentes_CPU/display_quadruplo/display_quadruplo.v
source_file = 1, /home-local/aluno/Downloads/iZero/componentes_CPU/display_duplo/display_duplo.v
source_file = 1, /home-local/aluno/Downloads/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v
source_file = 1, /home-local/aluno/Downloads/iZero/componentes_CPU/unidade_de_controle/unidade_de_controle.v
source_file = 1, /home-local/aluno/Downloads/iZero/componentes_CPU/somador_pc/somador_pc.v
source_file = 1, /home-local/aluno/Downloads/iZero/componentes_CPU/saida_de_dados/saida_de_dados.v
source_file = 1, /home-local/aluno/Downloads/iZero/componentes_CPU/multiplexador_ula/multiplexador_ula.v
source_file = 1, /home-local/aluno/Downloads/iZero/componentes_CPU/multiplexador_escrita_br/multiplexador_escrita_br.v
source_file = 1, /home-local/aluno/Downloads/iZero/componentes_CPU/multiplexador_br/multiplexador_br.v
source_file = 1, /home-local/aluno/Downloads/iZero/componentes_CPU/memoria_de_instrucoes/memoria_de_instrucoes.v
source_file = 1, /home-local/aluno/Downloads/iZero/componentes_CPU/memoria_de_dados/memoria_de_dados.v
source_file = 1, /home-local/aluno/Downloads/iZero/componentes_CPU/extensor_de_bit/extensor_de_bit.v
source_file = 1, /home-local/aluno/Downloads/iZero/componentes_CPU/entrada_de_dados/entrada_de_dados.v
source_file = 1, /home-local/aluno/Downloads/iZero/componentes_CPU/contador_de_programa/contador_de_programa.v
source_file = 1, /home-local/aluno/Downloads/iZero/componentes_CPU/BCD_quatro_digitos/BCD_quatro_digitos.v
source_file = 1, /home-local/aluno/Downloads/iZero/componentes_CPU/BCD_dois_digitos/BCD_dois_digitos.v
source_file = 1, /home-local/aluno/Downloads/iZero/componentes_CPU/banco_de_registradores/banco_de_registradores.v
source_file = 1, /home-local/aluno/Downloads/iZero/iZero/iZero.bdf
source_file = 1, /home-local/aluno/Downloads/iZero/iZero/db/iZero.cbx.xml
source_file = 1, /opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, /opt/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /opt/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home-local/aluno/Downloads/iZero/iZero/db/altsyncram_mcc1.tdf
design_name = iZero
instance = comp, \D2_SINAL~output\, D2_SINAL~output, iZero, 1
instance = comp, \D1_SINAL~output\, D1_SINAL~output, iZero, 1
instance = comp, \D3_SINAL~output\, D3_SINAL~output, iZero, 1
instance = comp, \D1_DEZENA[6]~output\, D1_DEZENA[6]~output, iZero, 1
instance = comp, \D1_DEZENA[5]~output\, D1_DEZENA[5]~output, iZero, 1
instance = comp, \D1_DEZENA[4]~output\, D1_DEZENA[4]~output, iZero, 1
instance = comp, \D1_DEZENA[3]~output\, D1_DEZENA[3]~output, iZero, 1
instance = comp, \D1_DEZENA[2]~output\, D1_DEZENA[2]~output, iZero, 1
instance = comp, \D1_DEZENA[1]~output\, D1_DEZENA[1]~output, iZero, 1
instance = comp, \D1_DEZENA[0]~output\, D1_DEZENA[0]~output, iZero, 1
instance = comp, \D1_UNIDADE[6]~output\, D1_UNIDADE[6]~output, iZero, 1
instance = comp, \D1_UNIDADE[5]~output\, D1_UNIDADE[5]~output, iZero, 1
instance = comp, \D1_UNIDADE[4]~output\, D1_UNIDADE[4]~output, iZero, 1
instance = comp, \D1_UNIDADE[3]~output\, D1_UNIDADE[3]~output, iZero, 1
instance = comp, \D1_UNIDADE[2]~output\, D1_UNIDADE[2]~output, iZero, 1
instance = comp, \D1_UNIDADE[1]~output\, D1_UNIDADE[1]~output, iZero, 1
instance = comp, \D1_UNIDADE[0]~output\, D1_UNIDADE[0]~output, iZero, 1
instance = comp, \D2_DEZENA[6]~output\, D2_DEZENA[6]~output, iZero, 1
instance = comp, \D2_DEZENA[5]~output\, D2_DEZENA[5]~output, iZero, 1
instance = comp, \D2_DEZENA[4]~output\, D2_DEZENA[4]~output, iZero, 1
instance = comp, \D2_DEZENA[3]~output\, D2_DEZENA[3]~output, iZero, 1
instance = comp, \D2_DEZENA[2]~output\, D2_DEZENA[2]~output, iZero, 1
instance = comp, \D2_DEZENA[1]~output\, D2_DEZENA[1]~output, iZero, 1
instance = comp, \D2_DEZENA[0]~output\, D2_DEZENA[0]~output, iZero, 1
instance = comp, \D2_UNIDADE[6]~output\, D2_UNIDADE[6]~output, iZero, 1
instance = comp, \D2_UNIDADE[5]~output\, D2_UNIDADE[5]~output, iZero, 1
instance = comp, \D2_UNIDADE[4]~output\, D2_UNIDADE[4]~output, iZero, 1
instance = comp, \D2_UNIDADE[3]~output\, D2_UNIDADE[3]~output, iZero, 1
instance = comp, \D2_UNIDADE[2]~output\, D2_UNIDADE[2]~output, iZero, 1
instance = comp, \D2_UNIDADE[1]~output\, D2_UNIDADE[1]~output, iZero, 1
instance = comp, \D2_UNIDADE[0]~output\, D2_UNIDADE[0]~output, iZero, 1
instance = comp, \D3_CENTENA[6]~output\, D3_CENTENA[6]~output, iZero, 1
instance = comp, \D3_CENTENA[5]~output\, D3_CENTENA[5]~output, iZero, 1
instance = comp, \D3_CENTENA[4]~output\, D3_CENTENA[4]~output, iZero, 1
instance = comp, \D3_CENTENA[3]~output\, D3_CENTENA[3]~output, iZero, 1
instance = comp, \D3_CENTENA[2]~output\, D3_CENTENA[2]~output, iZero, 1
instance = comp, \D3_CENTENA[1]~output\, D3_CENTENA[1]~output, iZero, 1
instance = comp, \D3_CENTENA[0]~output\, D3_CENTENA[0]~output, iZero, 1
instance = comp, \D3_DEZENA[6]~output\, D3_DEZENA[6]~output, iZero, 1
instance = comp, \D3_DEZENA[5]~output\, D3_DEZENA[5]~output, iZero, 1
instance = comp, \D3_DEZENA[4]~output\, D3_DEZENA[4]~output, iZero, 1
instance = comp, \D3_DEZENA[3]~output\, D3_DEZENA[3]~output, iZero, 1
instance = comp, \D3_DEZENA[2]~output\, D3_DEZENA[2]~output, iZero, 1
instance = comp, \D3_DEZENA[1]~output\, D3_DEZENA[1]~output, iZero, 1
instance = comp, \D3_DEZENA[0]~output\, D3_DEZENA[0]~output, iZero, 1
instance = comp, \D3_MILHAR[6]~output\, D3_MILHAR[6]~output, iZero, 1
instance = comp, \D3_MILHAR[5]~output\, D3_MILHAR[5]~output, iZero, 1
instance = comp, \D3_MILHAR[4]~output\, D3_MILHAR[4]~output, iZero, 1
instance = comp, \D3_MILHAR[3]~output\, D3_MILHAR[3]~output, iZero, 1
instance = comp, \D3_MILHAR[2]~output\, D3_MILHAR[2]~output, iZero, 1
instance = comp, \D3_MILHAR[1]~output\, D3_MILHAR[1]~output, iZero, 1
instance = comp, \D3_MILHAR[0]~output\, D3_MILHAR[0]~output, iZero, 1
instance = comp, \D3_UNIDADE[6]~output\, D3_UNIDADE[6]~output, iZero, 1
instance = comp, \D3_UNIDADE[5]~output\, D3_UNIDADE[5]~output, iZero, 1
instance = comp, \D3_UNIDADE[4]~output\, D3_UNIDADE[4]~output, iZero, 1
instance = comp, \D3_UNIDADE[3]~output\, D3_UNIDADE[3]~output, iZero, 1
instance = comp, \D3_UNIDADE[2]~output\, D3_UNIDADE[2]~output, iZero, 1
instance = comp, \D3_UNIDADE[1]~output\, D3_UNIDADE[1]~output, iZero, 1
instance = comp, \D3_UNIDADE[0]~output\, D3_UNIDADE[0]~output, iZero, 1
instance = comp, \clock~input\, clock~input, iZero, 1
instance = comp, \clock~inputclkctrl\, clock~inputclkctrl, iZero, 1
instance = comp, \inst2|Add0~6\, inst2|Add0~6, iZero, 1
instance = comp, \inst26|estado.BUSCANDO~feeder\, inst26|estado.BUSCANDO~feeder, iZero, 1
instance = comp, \inst26|estado.BUSCANDO\, inst26|estado.BUSCANDO, iZero, 1
instance = comp, \inst2|Mux26~0\, inst2|Mux26~0, iZero, 1
instance = comp, \inst2|Mux26~0clkctrl\, inst2|Mux26~0clkctrl, iZero, 1
instance = comp, \inst3|memoria_instrucoes~7\, inst3|memoria_instrucoes~7, iZero, 1
instance = comp, \inst3|instrucao[1]\, inst3|instrucao[1], iZero, 1
instance = comp, \inst2|Add0~11\, inst2|Add0~11, iZero, 1
instance = comp, \inst2|Add0~13\, inst2|Add0~13, iZero, 1
instance = comp, \inst26|Mux6~0\, inst26|Mux6~0, iZero, 1
instance = comp, \inst3|memoria_instrucoes~10\, inst3|memoria_instrucoes~10, iZero, 1
instance = comp, \inst3|instrucao[31]\, inst3|instrucao[31], iZero, 1
instance = comp, \inst26|Mux0~0\, inst26|Mux0~0, iZero, 1
instance = comp, \inst26|ula_controle[2]\, inst26|ula_controle[2], iZero, 1
instance = comp, \inst26|Mux7~0\, inst26|Mux7~0, iZero, 1
instance = comp, \inst26|ula_controle[1]\, inst26|ula_controle[1], iZero, 1
instance = comp, \inst26|Mux8~0\, inst26|Mux8~0, iZero, 1
instance = comp, \inst3|instrucao[26]~_wirecell\, inst3|instrucao[26]~_wirecell, iZero, 1
instance = comp, \inst26|ula_controle[0]\, inst26|ula_controle[0], iZero, 1
instance = comp, \inst8|Mux12~2\, inst8|Mux12~2, iZero, 1
instance = comp, \inst8|Mux12~1\, inst8|Mux12~1, iZero, 1
instance = comp, \inst8|Mux12~3\, inst8|Mux12~3, iZero, 1
instance = comp, \inst26|Selector1~0\, inst26|Selector1~0, iZero, 1
instance = comp, \inst26|muxULA\, inst26|muxULA, iZero, 1
instance = comp, \inst3|memoria_instrucoes~4\, inst3|memoria_instrucoes~4, iZero, 1
instance = comp, \inst3|instrucao[11]\, inst3|instrucao[11], iZero, 1
instance = comp, \inst3|memoria_instrucoes~0\, inst3|memoria_instrucoes~0, iZero, 1
instance = comp, \inst3|instrucao[0]~1\, inst3|instrucao[0]~1, iZero, 1
instance = comp, \inst3|instrucao[0]\, inst3|instrucao[0], iZero, 1
instance = comp, \inst26|Selector0~0\, inst26|Selector0~0, iZero, 1
instance = comp, \inst26|ula_controle[3]~0\, inst26|ula_controle[3]~0, iZero, 1
instance = comp, \inst26|muxBR\, inst26|muxBR, iZero, 1
instance = comp, \inst4|regEscrito[0]~0\, inst4|regEscrito[0]~0, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[1]\, inst5|regs_rtl_1_bypass[1], iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[2]~0\, inst5|regs_rtl_1_bypass[2]~0, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[2]\, inst5|regs_rtl_1_bypass[2], iZero, 1
instance = comp, \inst3|memoria_instrucoes~1\, inst3|memoria_instrucoes~1, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[4]\, inst5|regs_rtl_1_bypass[4], iZero, 1
instance = comp, \inst3|instrucao[17]\, inst3|instrucao[17], iZero, 1
instance = comp, \inst4|regEscrito[1]~1\, inst4|regEscrito[1]~1, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[3]\, inst5|regs_rtl_1_bypass[3], iZero, 1
instance = comp, \inst5|regs~0\, inst5|regs~0, iZero, 1
instance = comp, \inst26|Mux10~0\, inst26|Mux10~0, iZero, 1
instance = comp, \inst26|Mux10~1\, inst26|Mux10~1, iZero, 1
instance = comp, \inst26|reg_escrita\, inst26|reg_escrita, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[0]\, inst5|regs_rtl_1_bypass[0], iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[12]\, inst5|regs_rtl_1_bypass[12], iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[11]~feeder\, inst5|regs_rtl_0_bypass[11]~feeder, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[11]\, inst5|regs_rtl_0_bypass[11], iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[1]~feeder\, inst5|regs_rtl_0_bypass[1]~feeder, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[1]\, inst5|regs_rtl_0_bypass[1], iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[3]~feeder\, inst5|regs_rtl_0_bypass[3]~feeder, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[3]\, inst5|regs_rtl_0_bypass[3], iZero, 1
instance = comp, \inst3|memoria_instrucoes~2\, inst3|memoria_instrucoes~2, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[2]\, inst5|regs_rtl_0_bypass[2], iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[0]~feeder\, inst5|regs_rtl_0_bypass[0]~feeder, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[0]\, inst5|regs_rtl_0_bypass[0], iZero, 1
instance = comp, \inst5|regs~2\, inst5|regs~2, iZero, 1
instance = comp, \~GND\, ~GND, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[13]\, inst5|regs_rtl_0_bypass[13], iZero, 1
instance = comp, \inst26|muxEscritaBR[0]~0\, inst26|muxEscritaBR[0]~0, iZero, 1
instance = comp, \inst26|muxEscritaBR[0]\, inst26|muxEscritaBR[0], iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[14]\, inst5|regs_rtl_0_bypass[14], iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[15]\, inst5|regs_rtl_0_bypass[15], iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[16]\, inst5|regs_rtl_0_bypass[16], iZero, 1
instance = comp, \inst5|regs~6\, inst5|regs~6, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[20]\, inst5|regs_rtl_1_bypass[20], iZero, 1
instance = comp, \inst3|memoria_instrucoes~0_wirecell\, inst3|memoria_instrucoes~0_wirecell, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[21]\, inst5|regs_rtl_0_bypass[21], iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[22]\, inst5|regs_rtl_0_bypass[22], iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[23]~feeder\, inst5|regs_rtl_1_bypass[23]~feeder, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[23]\, inst5|regs_rtl_1_bypass[23], iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[24]\, inst5|regs_rtl_1_bypass[24], iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[25]\, inst5|regs_rtl_1_bypass[25], iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[27]\, inst5|regs_rtl_0_bypass[27], iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[28]\, inst5|regs_rtl_1_bypass[28], iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[30]\, inst5|regs_rtl_1_bypass[30], iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[31]\, inst5|regs_rtl_0_bypass[31], iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[32]\, inst5|regs_rtl_0_bypass[32], iZero, 1
instance = comp, \inst8|Mux12~7\, inst8|Mux12~7, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[33]\, inst5|regs_rtl_0_bypass[33], iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[34]\, inst5|regs_rtl_1_bypass[34], iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[35]\, inst5|regs_rtl_0_bypass[35], iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[36]\, inst5|regs_rtl_1_bypass[36], iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[38]\, inst5|regs_rtl_1_bypass[38], iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[39]\, inst5|regs_rtl_1_bypass[39], iZero, 1
instance = comp, \inst12|Mux5~5\, inst12|Mux5~5, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[40]\, inst5|regs_rtl_0_bypass[40], iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[41]\, inst5|regs_rtl_1_bypass[41], iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[41]\, inst5|regs_rtl_0_bypass[41], iZero, 1
instance = comp, \inst5|regs_rtl_0|auto_generated|ram_block1a0\, inst5|regs_rtl_0|auto_generated|ram_block1a0, iZero, 1
instance = comp, \inst5|regs~50\, inst5|regs~50, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[42]~feeder\, inst5|regs_rtl_0_bypass[42]~feeder, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[42]\, inst5|regs_rtl_0_bypass[42], iZero, 1
instance = comp, \inst5|regs~49\, inst5|regs~49, iZero, 1
instance = comp, \inst8|Add0~102\, inst8|Add0~102, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[42]\, inst5|regs_rtl_1_bypass[42], iZero, 1
instance = comp, \inst5|regs_rtl_1|auto_generated|ram_block1a0\, inst5|regs_rtl_1|auto_generated|ram_block1a0, iZero, 1
instance = comp, \inst8|Add0~92\, inst8|Add0~92, iZero, 1
instance = comp, \inst8|Add0~103\, inst8|Add0~103, iZero, 1
instance = comp, \inst8|Add0~106\, inst8|Add0~106, iZero, 1
instance = comp, \inst8|Add0~104\, inst8|Add0~104, iZero, 1
instance = comp, \inst8|Add0~105\, inst8|Add0~105, iZero, 1
instance = comp, \inst8|Mux0~0\, inst8|Mux0~0, iZero, 1
instance = comp, \inst8|Mux0~1\, inst8|Mux0~1, iZero, 1
instance = comp, \inst12|Mux0~0\, inst12|Mux0~0, iZero, 1
instance = comp, \inst8|Add0~99\, inst8|Add0~99, iZero, 1
instance = comp, \inst8|Add0~96\, inst8|Add0~96, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[40]\, inst5|regs_rtl_1_bypass[40], iZero, 1
instance = comp, \inst7|operandoULA[29]~30\, inst7|operandoULA[29]~30, iZero, 1
instance = comp, \inst8|Add0~93\, inst8|Add0~93, iZero, 1
instance = comp, \inst8|Add0~89\, inst8|Add0~89, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[39]\, inst5|regs_rtl_0_bypass[39], iZero, 1
instance = comp, \inst5|regs~47\, inst5|regs~47, iZero, 1
instance = comp, \inst8|Add0~86\, inst8|Add0~86, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[38]\, inst5|regs_rtl_0_bypass[38], iZero, 1
instance = comp, \inst5|regs~46\, inst5|regs~46, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[37]\, inst5|regs_rtl_0_bypass[37], iZero, 1
instance = comp, \inst5|regs~5\, inst5|regs~5, iZero, 1
instance = comp, \inst8|Add0~83\, inst8|Add0~83, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[36]~feeder\, inst5|regs_rtl_0_bypass[36]~feeder, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[36]\, inst5|regs_rtl_0_bypass[36], iZero, 1
instance = comp, \inst5|regs~3\, inst5|regs~3, iZero, 1
instance = comp, \inst8|Add0~0\, inst8|Add0~0, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[35]\, inst5|regs_rtl_1_bypass[35], iZero, 1
instance = comp, \inst7|operandoULA[24]~1\, inst7|operandoULA[24]~1, iZero, 1
instance = comp, \inst8|Add0~1\, inst8|Add0~1, iZero, 1
instance = comp, \inst8|Add0~2\, inst8|Add0~2, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[34]\, inst5|regs_rtl_0_bypass[34], iZero, 1
instance = comp, \inst5|regs~7\, inst5|regs~7, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[33]\, inst5|regs_rtl_1_bypass[33], iZero, 1
instance = comp, \inst7|operandoULA[22]~3\, inst7|operandoULA[22]~3, iZero, 1
instance = comp, \inst8|Add0~3\, inst8|Add0~3, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[32]\, inst5|regs_rtl_1_bypass[32], iZero, 1
instance = comp, \inst7|operandoULA[21]~4\, inst7|operandoULA[21]~4, iZero, 1
instance = comp, \inst8|Add0~4\, inst8|Add0~4, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[31]\, inst5|regs_rtl_1_bypass[31], iZero, 1
instance = comp, \inst7|operandoULA[20]~5\, inst7|operandoULA[20]~5, iZero, 1
instance = comp, \inst8|Add0~5\, inst8|Add0~5, iZero, 1
instance = comp, \inst8|Add0~6\, inst8|Add0~6, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[30]\, inst5|regs_rtl_0_bypass[30], iZero, 1
instance = comp, \inst5|regs~11\, inst5|regs~11, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[29]\, inst5|regs_rtl_0_bypass[29], iZero, 1
instance = comp, \inst5|regs~12\, inst5|regs~12, iZero, 1
instance = comp, \inst8|Add0~7\, inst8|Add0~7, iZero, 1
instance = comp, \inst8|Add0~8\, inst8|Add0~8, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[28]\, inst5|regs_rtl_0_bypass[28], iZero, 1
instance = comp, \inst5|regs~13\, inst5|regs~13, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[27]\, inst5|regs_rtl_1_bypass[27], iZero, 1
instance = comp, \inst7|operandoULA[16]~9\, inst7|operandoULA[16]~9, iZero, 1
instance = comp, \inst8|Add0~9\, inst8|Add0~9, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[26]\, inst5|regs_rtl_1_bypass[26], iZero, 1
instance = comp, \inst7|operandoULA[15]~10\, inst7|operandoULA[15]~10, iZero, 1
instance = comp, \inst8|Add0~10\, inst8|Add0~10, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[25]\, inst5|regs_rtl_0_bypass[25], iZero, 1
instance = comp, \inst5|regs~16\, inst5|regs~16, iZero, 1
instance = comp, \inst8|Add0~11\, inst8|Add0~11, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[24]\, inst5|regs_rtl_0_bypass[24], iZero, 1
instance = comp, \inst5|regs~17\, inst5|regs~17, iZero, 1
instance = comp, \inst8|Add0~12\, inst8|Add0~12, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[23]~feeder\, inst5|regs_rtl_0_bypass[23]~feeder, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[23]\, inst5|regs_rtl_0_bypass[23], iZero, 1
instance = comp, \inst5|regs~19\, inst5|regs~19, iZero, 1
instance = comp, \inst8|Add0~13\, inst8|Add0~13, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[22]~feeder\, inst5|regs_rtl_1_bypass[22]~feeder, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[22]\, inst5|regs_rtl_1_bypass[22], iZero, 1
instance = comp, \inst5|regs~20\, inst5|regs~20, iZero, 1
instance = comp, \inst8|Add0~14\, inst8|Add0~14, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[21]\, inst5|regs_rtl_1_bypass[21], iZero, 1
instance = comp, \inst7|operandoULA[10]~13\, inst7|operandoULA[10]~13, iZero, 1
instance = comp, \inst8|Add0~15\, inst8|Add0~15, iZero, 1
instance = comp, \inst8|Add0~16\, inst8|Add0~16, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[20]\, inst5|regs_rtl_0_bypass[20], iZero, 1
instance = comp, \inst5|regs~23\, inst5|regs~23, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[19]\, inst5|regs_rtl_1_bypass[19], iZero, 1
instance = comp, \inst7|operandoULA[8]~15\, inst7|operandoULA[8]~15, iZero, 1
instance = comp, \inst8|Add0~17\, inst8|Add0~17, iZero, 1
instance = comp, \inst7|operandoULA[7]~16\, inst7|operandoULA[7]~16, iZero, 1
instance = comp, \inst7|operandoULA[7]~17\, inst7|operandoULA[7]~17, iZero, 1
instance = comp, \inst8|Add0~18\, inst8|Add0~18, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[18]\, inst5|regs_rtl_0_bypass[18], iZero, 1
instance = comp, \inst5|regs~25\, inst5|regs~25, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[17]\, inst5|regs_rtl_1_bypass[17], iZero, 1
instance = comp, \inst5|regs~26\, inst5|regs~26, iZero, 1
instance = comp, \inst8|Add0~19\, inst8|Add0~19, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[16]\, inst5|regs_rtl_1_bypass[16], iZero, 1
instance = comp, \inst5|regs~28\, inst5|regs~28, iZero, 1
instance = comp, \inst8|Add0~20\, inst8|Add0~20, iZero, 1
instance = comp, \inst3|memoria_instrucoes~6\, inst3|memoria_instrucoes~6, iZero, 1
instance = comp, \inst3|instrucao[4]\, inst3|instrucao[4], iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[15]\, inst5|regs_rtl_1_bypass[15], iZero, 1
instance = comp, \inst5|regs~30\, inst5|regs~30, iZero, 1
instance = comp, \inst8|Add0~21\, inst8|Add0~21, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[14]\, inst5|regs_rtl_1_bypass[14], iZero, 1
instance = comp, \inst5|regs~32\, inst5|regs~32, iZero, 1
instance = comp, \inst8|Add0~22\, inst8|Add0~22, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[13]\, inst5|regs_rtl_1_bypass[13], iZero, 1
instance = comp, \inst5|regs~34\, inst5|regs~34, iZero, 1
instance = comp, \inst8|Add0~23\, inst8|Add0~23, iZero, 1
instance = comp, \inst8|Add0~24\, inst8|Add0~24, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[11]~feeder\, inst5|regs_rtl_1_bypass[11]~feeder, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[11]\, inst5|regs_rtl_1_bypass[11], iZero, 1
instance = comp, \inst5|regs~38\, inst5|regs~38, iZero, 1
instance = comp, \inst8|Add0~25\, inst8|Add0~25, iZero, 1
instance = comp, \inst5|regs~39\, inst5|regs~39, iZero, 1
instance = comp, \inst8|Add0~27\, inst8|Add0~27, iZero, 1
instance = comp, \inst8|Add0~28\, inst8|Add0~28, iZero, 1
instance = comp, \inst8|Add0~30\, inst8|Add0~30, iZero, 1
instance = comp, \inst8|Add0~32\, inst8|Add0~32, iZero, 1
instance = comp, \inst8|Add0~34\, inst8|Add0~34, iZero, 1
instance = comp, \inst8|Add0~36\, inst8|Add0~36, iZero, 1
instance = comp, \inst8|Add0~38\, inst8|Add0~38, iZero, 1
instance = comp, \inst8|Add0~40\, inst8|Add0~40, iZero, 1
instance = comp, \inst8|Add0~42\, inst8|Add0~42, iZero, 1
instance = comp, \inst8|Add0~44\, inst8|Add0~44, iZero, 1
instance = comp, \inst8|Add0~46\, inst8|Add0~46, iZero, 1
instance = comp, \inst8|Add0~48\, inst8|Add0~48, iZero, 1
instance = comp, \inst8|Add0~50\, inst8|Add0~50, iZero, 1
instance = comp, \inst8|Add0~52\, inst8|Add0~52, iZero, 1
instance = comp, \inst8|Add0~54\, inst8|Add0~54, iZero, 1
instance = comp, \inst8|Add0~56\, inst8|Add0~56, iZero, 1
instance = comp, \inst8|Add0~58\, inst8|Add0~58, iZero, 1
instance = comp, \inst8|Add0~60\, inst8|Add0~60, iZero, 1
instance = comp, \inst8|Add0~62\, inst8|Add0~62, iZero, 1
instance = comp, \inst8|Add0~64\, inst8|Add0~64, iZero, 1
instance = comp, \inst8|Add0~66\, inst8|Add0~66, iZero, 1
instance = comp, \inst8|Add0~68\, inst8|Add0~68, iZero, 1
instance = comp, \inst8|Add0~70\, inst8|Add0~70, iZero, 1
instance = comp, \inst8|Add0~72\, inst8|Add0~72, iZero, 1
instance = comp, \inst8|Add0~74\, inst8|Add0~74, iZero, 1
instance = comp, \inst8|Add0~76\, inst8|Add0~76, iZero, 1
instance = comp, \inst8|Add0~78\, inst8|Add0~78, iZero, 1
instance = comp, \inst8|Add0~84\, inst8|Add0~84, iZero, 1
instance = comp, \inst8|Add0~87\, inst8|Add0~87, iZero, 1
instance = comp, \inst8|Add0~90\, inst8|Add0~90, iZero, 1
instance = comp, \inst8|Add0~94\, inst8|Add0~94, iZero, 1
instance = comp, \inst8|Add0~97\, inst8|Add0~97, iZero, 1
instance = comp, \inst8|Add0~100\, inst8|Add0~100, iZero, 1
instance = comp, \inst12|Mux0~1\, inst12|Mux0~1, iZero, 1
instance = comp, \inst12|Mux0~2\, inst12|Mux0~2, iZero, 1
instance = comp, \inst7|operandoULA[30]~31\, inst7|operandoULA[30]~31, iZero, 1
instance = comp, \inst8|Mux12~4\, inst8|Mux12~4, iZero, 1
instance = comp, \inst8|Mux12~6\, inst8|Mux12~6, iZero, 1
instance = comp, \inst8|Mux12~5\, inst8|Mux12~5, iZero, 1
instance = comp, \inst8|resultado~34\, inst8|resultado~34, iZero, 1
instance = comp, \inst12|Mux1~0\, inst12|Mux1~0, iZero, 1
instance = comp, \inst12|Mux1~1\, inst12|Mux1~1, iZero, 1
instance = comp, \inst12|Mux1~2\, inst12|Mux1~2, iZero, 1
instance = comp, \inst12|Mux1~3\, inst12|Mux1~3, iZero, 1
instance = comp, \inst12|Mux1~4\, inst12|Mux1~4, iZero, 1
instance = comp, \inst12|Mux1\, inst12|Mux1, iZero, 1
instance = comp, \inst5|regs~48\, inst5|regs~48, iZero, 1
instance = comp, \inst8|resultado~33\, inst8|resultado~33, iZero, 1
instance = comp, \inst12|Mux2~2\, inst12|Mux2~2, iZero, 1
instance = comp, \inst12|Mux2~3\, inst12|Mux2~3, iZero, 1
instance = comp, \inst12|Mux2~4\, inst12|Mux2~4, iZero, 1
instance = comp, \inst12|Mux2~0\, inst12|Mux2~0, iZero, 1
instance = comp, \inst12|Mux2~1\, inst12|Mux2~1, iZero, 1
instance = comp, \inst12|Mux2~5\, inst12|Mux2~5, iZero, 1
instance = comp, \inst12|Mux2\, inst12|Mux2, iZero, 1
instance = comp, \inst7|operandoULA[28]~29\, inst7|operandoULA[28]~29, iZero, 1
instance = comp, \inst8|resultado~32\, inst8|resultado~32, iZero, 1
instance = comp, \inst12|Mux3~0\, inst12|Mux3~0, iZero, 1
instance = comp, \inst12|Mux3~1\, inst12|Mux3~1, iZero, 1
instance = comp, \inst12|Mux3~2\, inst12|Mux3~2, iZero, 1
instance = comp, \inst12|Mux3~3\, inst12|Mux3~3, iZero, 1
instance = comp, \inst12|Mux3~4\, inst12|Mux3~4, iZero, 1
instance = comp, \inst12|Mux3\, inst12|Mux3, iZero, 1
instance = comp, \inst7|operandoULA[27]~28\, inst7|operandoULA[27]~28, iZero, 1
instance = comp, \inst8|resultado~31\, inst8|resultado~31, iZero, 1
instance = comp, \inst12|Mux4~0\, inst12|Mux4~0, iZero, 1
instance = comp, \inst12|Mux4~1\, inst12|Mux4~1, iZero, 1
instance = comp, \inst12|Mux4~2\, inst12|Mux4~2, iZero, 1
instance = comp, \inst12|Mux4~3\, inst12|Mux4~3, iZero, 1
instance = comp, \inst12|Mux4~4\, inst12|Mux4~4, iZero, 1
instance = comp, \inst12|Mux4\, inst12|Mux4, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[37]\, inst5|regs_rtl_1_bypass[37], iZero, 1
instance = comp, \inst7|operandoULA[26]~27\, inst7|operandoULA[26]~27, iZero, 1
instance = comp, \inst8|resultado~40\, inst8|resultado~40, iZero, 1
instance = comp, \inst12|Mux5~0\, inst12|Mux5~0, iZero, 1
instance = comp, \inst12|Mux5~1\, inst12|Mux5~1, iZero, 1
instance = comp, \inst12|Mux5~2\, inst12|Mux5~2, iZero, 1
instance = comp, \inst12|Mux5~3\, inst12|Mux5~3, iZero, 1
instance = comp, \inst12|Mux5~4\, inst12|Mux5~4, iZero, 1
instance = comp, \inst12|Mux5\, inst12|Mux5, iZero, 1
instance = comp, \inst7|operandoULA[25]~0\, inst7|operandoULA[25]~0, iZero, 1
instance = comp, \inst8|Mux6~4\, inst8|Mux6~4, iZero, 1
instance = comp, \inst8|resultado~10\, inst8|resultado~10, iZero, 1
instance = comp, \inst8|Mux6~0\, inst8|Mux6~0, iZero, 1
instance = comp, \inst8|Mux6~1\, inst8|Mux6~1, iZero, 1
instance = comp, \inst8|Mux6~2\, inst8|Mux6~2, iZero, 1
instance = comp, \inst8|Mux6~3\, inst8|Mux6~3, iZero, 1
instance = comp, \inst12|Mux6~0\, inst12|Mux6~0, iZero, 1
instance = comp, \inst5|regs~4\, inst5|regs~4, iZero, 1
instance = comp, \inst8|Mux7~0\, inst8|Mux7~0, iZero, 1
instance = comp, \inst8|resultado~39\, inst8|resultado~39, iZero, 1
instance = comp, \inst8|Mux7~1\, inst8|Mux7~1, iZero, 1
instance = comp, \inst8|Mux7~2\, inst8|Mux7~2, iZero, 1
instance = comp, \inst8|Mux7~3\, inst8|Mux7~3, iZero, 1
instance = comp, \inst8|Mux7~4\, inst8|Mux7~4, iZero, 1
instance = comp, \inst12|Mux7~0\, inst12|Mux7~0, iZero, 1
instance = comp, \inst7|operandoULA[23]~2\, inst7|operandoULA[23]~2, iZero, 1
instance = comp, \inst8|Mux8~0\, inst8|Mux8~0, iZero, 1
instance = comp, \inst8|resultado~28\, inst8|resultado~28, iZero, 1
instance = comp, \inst8|Mux8~1\, inst8|Mux8~1, iZero, 1
instance = comp, \inst8|Mux8~2\, inst8|Mux8~2, iZero, 1
instance = comp, \inst8|Mux8~3\, inst8|Mux8~3, iZero, 1
instance = comp, \inst8|Mux8~4\, inst8|Mux8~4, iZero, 1
instance = comp, \inst12|Mux8~0\, inst12|Mux8~0, iZero, 1
instance = comp, \inst5|regs~8\, inst5|regs~8, iZero, 1
instance = comp, \inst8|Mux9~2\, inst8|Mux9~2, iZero, 1
instance = comp, \inst8|resultado~37\, inst8|resultado~37, iZero, 1
instance = comp, \inst8|Mux9~0\, inst8|Mux9~0, iZero, 1
instance = comp, \inst8|Mux9~1\, inst8|Mux9~1, iZero, 1
instance = comp, \inst8|Mux9~3\, inst8|Mux9~3, iZero, 1
instance = comp, \inst8|Mux9~4\, inst8|Mux9~4, iZero, 1
instance = comp, \inst12|Mux9~0\, inst12|Mux9~0, iZero, 1
instance = comp, \inst5|regs~9\, inst5|regs~9, iZero, 1
instance = comp, \inst8|Mux10~0\, inst8|Mux10~0, iZero, 1
instance = comp, \inst8|resultado~29\, inst8|resultado~29, iZero, 1
instance = comp, \inst8|Mux10~1\, inst8|Mux10~1, iZero, 1
instance = comp, \inst8|Mux10~2\, inst8|Mux10~2, iZero, 1
instance = comp, \inst8|Mux10~3\, inst8|Mux10~3, iZero, 1
instance = comp, \inst8|Mux10~4\, inst8|Mux10~4, iZero, 1
instance = comp, \inst12|Mux10~0\, inst12|Mux10~0, iZero, 1
instance = comp, \inst5|regs~10\, inst5|regs~10, iZero, 1
instance = comp, \inst8|Mux11~2\, inst8|Mux11~2, iZero, 1
instance = comp, \inst8|resultado~38\, inst8|resultado~38, iZero, 1
instance = comp, \inst8|Mux11~3\, inst8|Mux11~3, iZero, 1
instance = comp, \inst8|Mux11~4\, inst8|Mux11~4, iZero, 1
instance = comp, \inst8|Mux11~5\, inst8|Mux11~5, iZero, 1
instance = comp, \inst8|Mux11~6\, inst8|Mux11~6, iZero, 1
instance = comp, \inst12|Mux11~0\, inst12|Mux11~0, iZero, 1
instance = comp, \inst7|operandoULA[19]~6\, inst7|operandoULA[19]~6, iZero, 1
instance = comp, \inst8|Mux12~12\, inst8|Mux12~12, iZero, 1
instance = comp, \inst8|resultado~16\, inst8|resultado~16, iZero, 1
instance = comp, \inst8|Mux12~8\, inst8|Mux12~8, iZero, 1
instance = comp, \inst8|Mux12~9\, inst8|Mux12~9, iZero, 1
instance = comp, \inst8|Mux12~10\, inst8|Mux12~10, iZero, 1
instance = comp, \inst8|Mux12~11\, inst8|Mux12~11, iZero, 1
instance = comp, \inst12|Mux12~0\, inst12|Mux12~0, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[29]\, inst5|regs_rtl_1_bypass[29], iZero, 1
instance = comp, \inst7|operandoULA[18]~7\, inst7|operandoULA[18]~7, iZero, 1
instance = comp, \inst8|Mux13~2\, inst8|Mux13~2, iZero, 1
instance = comp, \inst8|resultado~17\, inst8|resultado~17, iZero, 1
instance = comp, \inst8|Mux13~3\, inst8|Mux13~3, iZero, 1
instance = comp, \inst8|Mux13~4\, inst8|Mux13~4, iZero, 1
instance = comp, \inst8|Mux13~5\, inst8|Mux13~5, iZero, 1
instance = comp, \inst8|Mux13~6\, inst8|Mux13~6, iZero, 1
instance = comp, \inst12|Mux13~0\, inst12|Mux13~0, iZero, 1
instance = comp, \inst7|operandoULA[17]~8\, inst7|operandoULA[17]~8, iZero, 1
instance = comp, \inst8|Mux14~4\, inst8|Mux14~4, iZero, 1
instance = comp, \inst8|resultado~14\, inst8|resultado~14, iZero, 1
instance = comp, \inst8|Mux14~0\, inst8|Mux14~0, iZero, 1
instance = comp, \inst8|Mux14~1\, inst8|Mux14~1, iZero, 1
instance = comp, \inst8|Mux14~2\, inst8|Mux14~2, iZero, 1
instance = comp, \inst8|Mux14~3\, inst8|Mux14~3, iZero, 1
instance = comp, \inst12|Mux14~0\, inst12|Mux14~0, iZero, 1
instance = comp, \inst5|regs~14\, inst5|regs~14, iZero, 1
instance = comp, \inst8|Mux15~2\, inst8|Mux15~2, iZero, 1
instance = comp, \inst8|Mux15~5\, inst8|Mux15~5, iZero, 1
instance = comp, \inst8|resultado~15\, inst8|resultado~15, iZero, 1
instance = comp, \inst8|Mux15~3\, inst8|Mux15~3, iZero, 1
instance = comp, \inst8|Mux15~4\, inst8|Mux15~4, iZero, 1
instance = comp, \inst8|Mux15~6\, inst8|Mux15~6, iZero, 1
instance = comp, \inst12|Mux15~0\, inst12|Mux15~0, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[26]\, inst5|regs_rtl_0_bypass[26], iZero, 1
instance = comp, \inst5|regs~15\, inst5|regs~15, iZero, 1
instance = comp, \inst8|Mux16~4\, inst8|Mux16~4, iZero, 1
instance = comp, \inst8|resultado~12\, inst8|resultado~12, iZero, 1
instance = comp, \inst8|Mux16~0\, inst8|Mux16~0, iZero, 1
instance = comp, \inst8|Mux16~1\, inst8|Mux16~1, iZero, 1
instance = comp, \inst8|Mux16~2\, inst8|Mux16~2, iZero, 1
instance = comp, \inst8|Mux16~3\, inst8|Mux16~3, iZero, 1
instance = comp, \inst12|Mux16~0\, inst12|Mux16~0, iZero, 1
instance = comp, \inst7|operandoULA[14]~11\, inst7|operandoULA[14]~11, iZero, 1
instance = comp, \inst8|Mux17~2\, inst8|Mux17~2, iZero, 1
instance = comp, \inst8|resultado~13\, inst8|resultado~13, iZero, 1
instance = comp, \inst8|Mux17~3\, inst8|Mux17~3, iZero, 1
instance = comp, \inst8|Mux17~4\, inst8|Mux17~4, iZero, 1
instance = comp, \inst8|Mux17~5\, inst8|Mux17~5, iZero, 1
instance = comp, \inst8|Mux17~6\, inst8|Mux17~6, iZero, 1
instance = comp, \inst12|Mux17~0\, inst12|Mux17~0, iZero, 1
instance = comp, \inst7|operandoULA[13]~12\, inst7|operandoULA[13]~12, iZero, 1
instance = comp, \inst8|resultado~11\, inst8|resultado~11, iZero, 1
instance = comp, \inst8|Mux18~0\, inst8|Mux18~0, iZero, 1
instance = comp, \inst8|Mux18~1\, inst8|Mux18~1, iZero, 1
instance = comp, \inst8|Mux18~2\, inst8|Mux18~2, iZero, 1
instance = comp, \inst8|Mux18~3\, inst8|Mux18~3, iZero, 1
instance = comp, \inst8|Mux18~4\, inst8|Mux18~4, iZero, 1
instance = comp, \inst12|Mux18~0\, inst12|Mux18~0, iZero, 1
instance = comp, \inst5|regs~18\, inst5|regs~18, iZero, 1
instance = comp, \inst7|operandoULA[12]~22\, inst7|operandoULA[12]~22, iZero, 1
instance = comp, \inst8|Mux19~2\, inst8|Mux19~2, iZero, 1
instance = comp, \inst8|resultado~22\, inst8|resultado~22, iZero, 1
instance = comp, \inst8|Mux19~0\, inst8|Mux19~0, iZero, 1
instance = comp, \inst8|Mux19~1\, inst8|Mux19~1, iZero, 1
instance = comp, \inst8|Mux19~3\, inst8|Mux19~3, iZero, 1
instance = comp, \inst8|Mux19~4\, inst8|Mux19~4, iZero, 1
instance = comp, \inst12|Mux19~0\, inst12|Mux19~0, iZero, 1
instance = comp, \inst5|regs~21\, inst5|regs~21, iZero, 1
instance = comp, \inst7|operandoULA[11]~23\, inst7|operandoULA[11]~23, iZero, 1
instance = comp, \inst8|Mux20~2\, inst8|Mux20~2, iZero, 1
instance = comp, \inst8|resultado~23\, inst8|resultado~23, iZero, 1
instance = comp, \inst8|Mux20~3\, inst8|Mux20~3, iZero, 1
instance = comp, \inst8|Mux20~4\, inst8|Mux20~4, iZero, 1
instance = comp, \inst8|Mux20~5\, inst8|Mux20~5, iZero, 1
instance = comp, \inst8|Mux20~6\, inst8|Mux20~6, iZero, 1
instance = comp, \inst12|Mux20~0\, inst12|Mux20~0, iZero, 1
instance = comp, \inst5|regs~22\, inst5|regs~22, iZero, 1
instance = comp, \inst8|Mux21~2\, inst8|Mux21~2, iZero, 1
instance = comp, \inst8|resultado~36\, inst8|resultado~36, iZero, 1
instance = comp, \inst8|Mux21~3\, inst8|Mux21~3, iZero, 1
instance = comp, \inst8|Mux21~4\, inst8|Mux21~4, iZero, 1
instance = comp, \inst8|Mux21~5\, inst8|Mux21~5, iZero, 1
instance = comp, \inst8|Mux21~6\, inst8|Mux21~6, iZero, 1
instance = comp, \inst12|Mux21~0\, inst12|Mux21~0, iZero, 1
instance = comp, \inst7|operandoULA[9]~14\, inst7|operandoULA[9]~14, iZero, 1
instance = comp, \inst8|Mux22~0\, inst8|Mux22~0, iZero, 1
instance = comp, \inst8|resultado~25\, inst8|resultado~25, iZero, 1
instance = comp, \inst8|Mux22~1\, inst8|Mux22~1, iZero, 1
instance = comp, \inst8|Mux22~2\, inst8|Mux22~2, iZero, 1
instance = comp, \inst8|Mux22~3\, inst8|Mux22~3, iZero, 1
instance = comp, \inst8|Mux22~4\, inst8|Mux22~4, iZero, 1
instance = comp, \inst12|Mux22~0\, inst12|Mux22~0, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[19]\, inst5|regs_rtl_0_bypass[19], iZero, 1
instance = comp, \inst5|regs~24\, inst5|regs~24, iZero, 1
instance = comp, \inst8|Mux23~0\, inst8|Mux23~0, iZero, 1
instance = comp, \inst8|resultado~24\, inst8|resultado~24, iZero, 1
instance = comp, \inst8|Mux23~1\, inst8|Mux23~1, iZero, 1
instance = comp, \inst8|Mux23~2\, inst8|Mux23~2, iZero, 1
instance = comp, \inst8|Mux23~3\, inst8|Mux23~3, iZero, 1
instance = comp, \inst8|Mux23~4\, inst8|Mux23~4, iZero, 1
instance = comp, \inst12|Mux23~0\, inst12|Mux23~0, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[17]\, inst5|regs_rtl_0_bypass[17], iZero, 1
instance = comp, \inst5|regs~27\, inst5|regs~27, iZero, 1
instance = comp, \inst7|operandoULA[6]~21\, inst7|operandoULA[6]~21, iZero, 1
instance = comp, \inst8|Mux25~2\, inst8|Mux25~2, iZero, 1
instance = comp, \inst8|resultado~21\, inst8|resultado~21, iZero, 1
instance = comp, \inst8|Mux25~3\, inst8|Mux25~3, iZero, 1
instance = comp, \inst8|Mux25~4\, inst8|Mux25~4, iZero, 1
instance = comp, \inst8|Mux25~5\, inst8|Mux25~5, iZero, 1
instance = comp, \inst8|Mux25~6\, inst8|Mux25~6, iZero, 1
instance = comp, \inst12|Mux25~0\, inst12|Mux25~0, iZero, 1
instance = comp, \inst5|regs~29\, inst5|regs~29, iZero, 1
instance = comp, \inst7|operandoULA[5]~20\, inst7|operandoULA[5]~20, iZero, 1
instance = comp, \inst8|Mux26~4\, inst8|Mux26~4, iZero, 1
instance = comp, \inst8|resultado~20\, inst8|resultado~20, iZero, 1
instance = comp, \inst8|Mux26~0\, inst8|Mux26~0, iZero, 1
instance = comp, \inst8|Mux26~1\, inst8|Mux26~1, iZero, 1
instance = comp, \inst8|Mux26~2\, inst8|Mux26~2, iZero, 1
instance = comp, \inst8|Mux26~3\, inst8|Mux26~3, iZero, 1
instance = comp, \inst12|Mux26~0\, inst12|Mux26~0, iZero, 1
instance = comp, \inst5|regs~31\, inst5|regs~31, iZero, 1
instance = comp, \inst7|operandoULA[4]~18\, inst7|operandoULA[4]~18, iZero, 1
instance = comp, \inst8|Mux27~4\, inst8|Mux27~4, iZero, 1
instance = comp, \inst8|Mux27~2\, inst8|Mux27~2, iZero, 1
instance = comp, \inst8|resultado~18\, inst8|resultado~18, iZero, 1
instance = comp, \inst8|Mux27~0\, inst8|Mux27~0, iZero, 1
instance = comp, \inst8|Mux27~1\, inst8|Mux27~1, iZero, 1
instance = comp, \inst8|Mux27~3\, inst8|Mux27~3, iZero, 1
instance = comp, \inst12|Mux27~0\, inst12|Mux27~0, iZero, 1
instance = comp, \inst5|regs~33\, inst5|regs~33, iZero, 1
instance = comp, \inst7|operandoULA[3]~24\, inst7|operandoULA[3]~24, iZero, 1
instance = comp, \inst8|Mux28~0\, inst8|Mux28~0, iZero, 1
instance = comp, \inst8|resultado~27\, inst8|resultado~27, iZero, 1
instance = comp, \inst8|Mux28~1\, inst8|Mux28~1, iZero, 1
instance = comp, \inst8|Mux28~2\, inst8|Mux28~2, iZero, 1
instance = comp, \inst8|Mux28~3\, inst8|Mux28~3, iZero, 1
instance = comp, \inst8|Mux28~4\, inst8|Mux28~4, iZero, 1
instance = comp, \inst12|Mux28~0\, inst12|Mux28~0, iZero, 1
instance = comp, \inst5|regs~35\, inst5|regs~35, iZero, 1
instance = comp, \inst7|operandoULA[2]~19\, inst7|operandoULA[2]~19, iZero, 1
instance = comp, \inst8|Mux29~2\, inst8|Mux29~2, iZero, 1
instance = comp, \inst8|resultado~19\, inst8|resultado~19, iZero, 1
instance = comp, \inst8|Mux29~3\, inst8|Mux29~3, iZero, 1
instance = comp, \inst8|Mux29~4\, inst8|Mux29~4, iZero, 1
instance = comp, \inst8|Mux29~5\, inst8|Mux29~5, iZero, 1
instance = comp, \inst8|Mux29~6\, inst8|Mux29~6, iZero, 1
instance = comp, \inst12|Mux29~0\, inst12|Mux29~0, iZero, 1
instance = comp, \inst8|Add0~82\, inst8|Add0~82, iZero, 1
instance = comp, \inst7|operandoULA[0]~25\, inst7|operandoULA[0]~25, iZero, 1
instance = comp, \inst8|Add0~80\, inst8|Add0~80, iZero, 1
instance = comp, \inst8|Add0~81\, inst8|Add0~81, iZero, 1
instance = comp, \inst8|Mux31~4\, inst8|Mux31~4, iZero, 1
instance = comp, \inst8|Mux31~5\, inst8|Mux31~5, iZero, 1
instance = comp, \inst8|Mux31~2\, inst8|Mux31~2, iZero, 1
instance = comp, \inst8|Mux31~0\, inst8|Mux31~0, iZero, 1
instance = comp, \inst8|Mux31~1\, inst8|Mux31~1, iZero, 1
instance = comp, \inst12|Mux31~0\, inst12|Mux31~0, iZero, 1
instance = comp, \inst5|regs~36\, inst5|regs~36, iZero, 1
instance = comp, \inst7|operandoULA[1]~26\, inst7|operandoULA[1]~26, iZero, 1
instance = comp, \inst8|resultado~30\, inst8|resultado~30, iZero, 1
instance = comp, \inst8|Mux30~3\, inst8|Mux30~3, iZero, 1
instance = comp, \inst8|Mux30~4\, inst8|Mux30~4, iZero, 1
instance = comp, \inst8|Mux30~5\, inst8|Mux30~5, iZero, 1
instance = comp, \inst8|Mux30~6\, inst8|Mux30~6, iZero, 1
instance = comp, \inst12|Mux30~0\, inst12|Mux30~0, iZero, 1
instance = comp, \inst5|regs_rtl_0_bypass[12]\, inst5|regs_rtl_0_bypass[12], iZero, 1
instance = comp, \inst5|regs~37\, inst5|regs~37, iZero, 1
instance = comp, \inst8|Mux30~2\, inst8|Mux30~2, iZero, 1
instance = comp, \inst8|Mux30~7\, inst8|Mux30~7, iZero, 1
instance = comp, \inst2|Add0~14\, inst2|Add0~14, iZero, 1
instance = comp, \inst2|pcAtual[1]\, inst2|pcAtual[1], iZero, 1
instance = comp, \inst26|Mux0~1\, inst26|Mux0~1, iZero, 1
instance = comp, \inst26|pc_escrita\, inst26|pc_escrita, iZero, 1
instance = comp, \inst|pcAtual[1]\, inst|pcAtual[1], iZero, 1
instance = comp, \inst3|memoria_instrucoes~9\, inst3|memoria_instrucoes~9, iZero, 1
instance = comp, \inst3|instrucao[26]\, inst3|instrucao[26], iZero, 1
instance = comp, \inst26|Mux4~1\, inst26|Mux4~1, iZero, 1
instance = comp, \inst8|Equal0~1\, inst8|Equal0~1, iZero, 1
instance = comp, \inst8|Equal0~2\, inst8|Equal0~2, iZero, 1
instance = comp, \inst8|resultado~26\, inst8|resultado~26, iZero, 1
instance = comp, \inst8|Equal0~0\, inst8|Equal0~0, iZero, 1
instance = comp, \inst8|Equal0~4\, inst8|Equal0~4, iZero, 1
instance = comp, \inst8|Equal0~3\, inst8|Equal0~3, iZero, 1
instance = comp, \inst8|resultado~35\, inst8|resultado~35, iZero, 1
instance = comp, \inst8|Equal0~5\, inst8|Equal0~5, iZero, 1
instance = comp, \inst8|Equal0~6\, inst8|Equal0~6, iZero, 1
instance = comp, \inst8|Equal0~7\, inst8|Equal0~7, iZero, 1
instance = comp, \inst26|Mux1~0\, inst26|Mux1~0, iZero, 1
instance = comp, \inst26|Mux1~1\, inst26|Mux1~1, iZero, 1
instance = comp, \inst26|Mux1~2\, inst26|Mux1~2, iZero, 1
instance = comp, \inst8|LessThan0~1\, inst8|LessThan0~1, iZero, 1
instance = comp, \inst8|LessThan0~3\, inst8|LessThan0~3, iZero, 1
instance = comp, \inst8|LessThan0~5\, inst8|LessThan0~5, iZero, 1
instance = comp, \inst8|LessThan0~7\, inst8|LessThan0~7, iZero, 1
instance = comp, \inst8|LessThan0~9\, inst8|LessThan0~9, iZero, 1
instance = comp, \inst8|LessThan0~11\, inst8|LessThan0~11, iZero, 1
instance = comp, \inst8|LessThan0~13\, inst8|LessThan0~13, iZero, 1
instance = comp, \inst8|LessThan0~15\, inst8|LessThan0~15, iZero, 1
instance = comp, \inst8|LessThan0~17\, inst8|LessThan0~17, iZero, 1
instance = comp, \inst8|LessThan0~19\, inst8|LessThan0~19, iZero, 1
instance = comp, \inst8|LessThan0~21\, inst8|LessThan0~21, iZero, 1
instance = comp, \inst8|LessThan0~23\, inst8|LessThan0~23, iZero, 1
instance = comp, \inst8|LessThan0~25\, inst8|LessThan0~25, iZero, 1
instance = comp, \inst8|LessThan0~27\, inst8|LessThan0~27, iZero, 1
instance = comp, \inst8|LessThan0~29\, inst8|LessThan0~29, iZero, 1
instance = comp, \inst8|LessThan0~31\, inst8|LessThan0~31, iZero, 1
instance = comp, \inst8|LessThan0~33\, inst8|LessThan0~33, iZero, 1
instance = comp, \inst8|LessThan0~35\, inst8|LessThan0~35, iZero, 1
instance = comp, \inst8|LessThan0~37\, inst8|LessThan0~37, iZero, 1
instance = comp, \inst8|LessThan0~39\, inst8|LessThan0~39, iZero, 1
instance = comp, \inst8|LessThan0~41\, inst8|LessThan0~41, iZero, 1
instance = comp, \inst8|LessThan0~43\, inst8|LessThan0~43, iZero, 1
instance = comp, \inst8|LessThan0~45\, inst8|LessThan0~45, iZero, 1
instance = comp, \inst8|LessThan0~47\, inst8|LessThan0~47, iZero, 1
instance = comp, \inst8|LessThan0~49\, inst8|LessThan0~49, iZero, 1
instance = comp, \inst8|LessThan0~51\, inst8|LessThan0~51, iZero, 1
instance = comp, \inst8|LessThan0~53\, inst8|LessThan0~53, iZero, 1
instance = comp, \inst8|LessThan0~55\, inst8|LessThan0~55, iZero, 1
instance = comp, \inst8|LessThan0~57\, inst8|LessThan0~57, iZero, 1
instance = comp, \inst8|LessThan0~59\, inst8|LessThan0~59, iZero, 1
instance = comp, \inst8|LessThan0~61\, inst8|LessThan0~61, iZero, 1
instance = comp, \inst8|LessThan0~62\, inst8|LessThan0~62, iZero, 1
instance = comp, \inst8|LessThan1~1\, inst8|LessThan1~1, iZero, 1
instance = comp, \inst8|LessThan1~3\, inst8|LessThan1~3, iZero, 1
instance = comp, \inst8|LessThan1~5\, inst8|LessThan1~5, iZero, 1
instance = comp, \inst8|LessThan1~7\, inst8|LessThan1~7, iZero, 1
instance = comp, \inst8|LessThan1~9\, inst8|LessThan1~9, iZero, 1
instance = comp, \inst8|LessThan1~11\, inst8|LessThan1~11, iZero, 1
instance = comp, \inst8|LessThan1~13\, inst8|LessThan1~13, iZero, 1
instance = comp, \inst8|LessThan1~15\, inst8|LessThan1~15, iZero, 1
instance = comp, \inst8|LessThan1~17\, inst8|LessThan1~17, iZero, 1
instance = comp, \inst8|LessThan1~19\, inst8|LessThan1~19, iZero, 1
instance = comp, \inst8|LessThan1~21\, inst8|LessThan1~21, iZero, 1
instance = comp, \inst8|LessThan1~23\, inst8|LessThan1~23, iZero, 1
instance = comp, \inst8|LessThan1~25\, inst8|LessThan1~25, iZero, 1
instance = comp, \inst8|LessThan1~27\, inst8|LessThan1~27, iZero, 1
instance = comp, \inst8|LessThan1~29\, inst8|LessThan1~29, iZero, 1
instance = comp, \inst8|LessThan1~31\, inst8|LessThan1~31, iZero, 1
instance = comp, \inst8|LessThan1~33\, inst8|LessThan1~33, iZero, 1
instance = comp, \inst8|LessThan1~35\, inst8|LessThan1~35, iZero, 1
instance = comp, \inst8|LessThan1~37\, inst8|LessThan1~37, iZero, 1
instance = comp, \inst8|LessThan1~39\, inst8|LessThan1~39, iZero, 1
instance = comp, \inst8|LessThan1~41\, inst8|LessThan1~41, iZero, 1
instance = comp, \inst8|LessThan1~43\, inst8|LessThan1~43, iZero, 1
instance = comp, \inst8|LessThan1~45\, inst8|LessThan1~45, iZero, 1
instance = comp, \inst8|LessThan1~47\, inst8|LessThan1~47, iZero, 1
instance = comp, \inst8|LessThan1~49\, inst8|LessThan1~49, iZero, 1
instance = comp, \inst8|LessThan1~51\, inst8|LessThan1~51, iZero, 1
instance = comp, \inst8|LessThan1~53\, inst8|LessThan1~53, iZero, 1
instance = comp, \inst8|LessThan1~55\, inst8|LessThan1~55, iZero, 1
instance = comp, \inst8|LessThan1~57\, inst8|LessThan1~57, iZero, 1
instance = comp, \inst8|LessThan1~59\, inst8|LessThan1~59, iZero, 1
instance = comp, \inst8|LessThan1~61\, inst8|LessThan1~61, iZero, 1
instance = comp, \inst8|LessThan1~62\, inst8|LessThan1~62, iZero, 1
instance = comp, \inst26|Mux4~0\, inst26|Mux4~0, iZero, 1
instance = comp, \inst26|Mux4~2\, inst26|Mux4~2, iZero, 1
instance = comp, \inst26|somador_PC[0]~feeder\, inst26|somador_PC[0]~feeder, iZero, 1
instance = comp, \inst26|estado.BUSCANDO~_wirecell\, inst26|estado.BUSCANDO~_wirecell, iZero, 1
instance = comp, \inst26|somador_PC[0]\, inst26|somador_PC[0], iZero, 1
instance = comp, \inst2|Add0~8\, inst2|Add0~8, iZero, 1
instance = comp, \inst2|Add0~9\, inst2|Add0~9, iZero, 1
instance = comp, \inst2|Add0~10\, inst2|Add0~10, iZero, 1
instance = comp, \inst2|pcAtual[0]\, inst2|pcAtual[0], iZero, 1
instance = comp, \inst|pcAtual[0]\, inst|pcAtual[0], iZero, 1
instance = comp, \inst3|memoria_instrucoes~8\, inst3|memoria_instrucoes~8, iZero, 1
instance = comp, \inst3|instrucao[28]\, inst3|instrucao[28], iZero, 1
instance = comp, \inst26|Mux3~1\, inst26|Mux3~1, iZero, 1
instance = comp, \inst26|Mux3~0\, inst26|Mux3~0, iZero, 1
instance = comp, \inst26|Mux3~2\, inst26|Mux3~2, iZero, 1
instance = comp, \inst26|somador_PC[1]\, inst26|somador_PC[1], iZero, 1
instance = comp, \inst2|Add0~15\, inst2|Add0~15, iZero, 1
instance = comp, \inst2|Add0~19\, inst2|Add0~19, iZero, 1
instance = comp, \inst2|Add0~22\, inst2|Add0~22, iZero, 1
instance = comp, \inst2|Add0~21\, inst2|Add0~21, iZero, 1
instance = comp, \inst2|pcAtual[3]\, inst2|pcAtual[3], iZero, 1
instance = comp, \inst|pcAtual[3]\, inst|pcAtual[3], iZero, 1
instance = comp, \inst3|memoria_instrucoes~3\, inst3|memoria_instrucoes~3, iZero, 1
instance = comp, \inst3|instrucao[2]~feeder\, inst3|instrucao[2]~feeder, iZero, 1
instance = comp, \inst3|instrucao[2]\, inst3|instrucao[2], iZero, 1
instance = comp, \inst2|Add0~17\, inst2|Add0~17, iZero, 1
instance = comp, \inst8|Mux29~7\, inst8|Mux29~7, iZero, 1
instance = comp, \inst2|Add0~18\, inst2|Add0~18, iZero, 1
instance = comp, \inst2|pcAtual[2]\, inst2|pcAtual[2], iZero, 1
instance = comp, \inst|pcAtual[2]\, inst|pcAtual[2], iZero, 1
instance = comp, \inst3|memoria_instrucoes~5\, inst3|memoria_instrucoes~5, iZero, 1
instance = comp, \inst3|instrucao[27]\, inst3|instrucao[27], iZero, 1
instance = comp, \inst26|ula_controle[3]~feeder\, inst26|ula_controle[3]~feeder, iZero, 1
instance = comp, \inst26|ula_controle[3]\, inst26|ula_controle[3], iZero, 1
instance = comp, \inst8|Mux12~0\, inst8|Mux12~0, iZero, 1
instance = comp, \inst8|Mux24~0\, inst8|Mux24~0, iZero, 1
instance = comp, \inst8|Mux24~1\, inst8|Mux24~1, iZero, 1
instance = comp, \inst8|Mux24~2\, inst8|Mux24~2, iZero, 1
instance = comp, \inst8|Mux24~3\, inst8|Mux24~3, iZero, 1
instance = comp, \inst8|Mux24~4\, inst8|Mux24~4, iZero, 1
instance = comp, \inst12|Mux24~0\, inst12|Mux24~0, iZero, 1
instance = comp, \inst5|regs_rtl_1_bypass[18]\, inst5|regs_rtl_1_bypass[18], iZero, 1
instance = comp, \inst5|regs~1\, inst5|regs~1, iZero, 1
instance = comp, \inst10|saidas[0][7]~feeder\, inst10|saidas[0][7]~feeder, iZero, 1
instance = comp, \inst8|Mux31~3\, inst8|Mux31~3, iZero, 1
instance = comp, \inst10|Decoder0~15\, inst10|Decoder0~15, iZero, 1
instance = comp, \inst10|Decoder0~12\, inst10|Decoder0~12, iZero, 1
instance = comp, \inst8|Mux11~7\, inst8|Mux11~7, iZero, 1
instance = comp, \inst10|Decoder0~5\, inst10|Decoder0~5, iZero, 1
instance = comp, \inst8|Mux25~7\, inst8|Mux25~7, iZero, 1
instance = comp, \inst10|Decoder0~6\, inst10|Decoder0~6, iZero, 1
instance = comp, \inst26|Mux11~1\, inst26|Mux11~1, iZero, 1
instance = comp, \inst26|Mux11~0\, inst26|Mux11~0, iZero, 1
instance = comp, \inst26|Mux11~2\, inst26|Mux11~2, iZero, 1
instance = comp, \inst26|flag_OUT\, inst26|flag_OUT, iZero, 1
instance = comp, \inst10|Decoder0~8\, inst10|Decoder0~8, iZero, 1
instance = comp, \inst10|Decoder0~9\, inst10|Decoder0~9, iZero, 1
instance = comp, \inst10|Decoder0~10\, inst10|Decoder0~10, iZero, 1
instance = comp, \inst8|Mux20~7\, inst8|Mux20~7, iZero, 1
instance = comp, \inst10|Decoder0~7\, inst10|Decoder0~7, iZero, 1
instance = comp, \inst10|Decoder0~11\, inst10|Decoder0~11, iZero, 1
instance = comp, \inst10|Decoder0~13\, inst10|Decoder0~13, iZero, 1
instance = comp, \inst8|Mux21~7\, inst8|Mux21~7, iZero, 1
instance = comp, \inst10|Decoder0~0\, inst10|Decoder0~0, iZero, 1
instance = comp, \inst8|Mux13~7\, inst8|Mux13~7, iZero, 1
instance = comp, \inst10|Decoder0~3\, inst10|Decoder0~3, iZero, 1
instance = comp, \inst8|Mux15~7\, inst8|Mux15~7, iZero, 1
instance = comp, \inst10|Decoder0~2\, inst10|Decoder0~2, iZero, 1
instance = comp, \inst8|Mux17~7\, inst8|Mux17~7, iZero, 1
instance = comp, \inst10|Decoder0~1\, inst10|Decoder0~1, iZero, 1
instance = comp, \inst10|Decoder0~4\, inst10|Decoder0~4, iZero, 1
instance = comp, \inst10|Decoder0~14\, inst10|Decoder0~14, iZero, 1
instance = comp, \inst10|Decoder0~16\, inst10|Decoder0~16, iZero, 1
instance = comp, \inst10|Decoder0~17\, inst10|Decoder0~17, iZero, 1
instance = comp, \inst10|saidas[0][7]\, inst10|saidas[0][7], iZero, 1
instance = comp, \inst10|saidas[0][2]~feeder\, inst10|saidas[0][2]~feeder, iZero, 1
instance = comp, \inst10|saidas[0][2]\, inst10|saidas[0][2], iZero, 1
instance = comp, \inst10|saidas[0][4]~feeder\, inst10|saidas[0][4]~feeder, iZero, 1
instance = comp, \inst10|saidas[0][4]\, inst10|saidas[0][4], iZero, 1
instance = comp, \inst10|saidas[0][6]~feeder\, inst10|saidas[0][6]~feeder, iZero, 1
instance = comp, \inst10|saidas[0][6]\, inst10|saidas[0][6], iZero, 1
instance = comp, \inst10|saidas[0][5]\, inst10|saidas[0][5], iZero, 1
instance = comp, \inst14|unidade~8\, inst14|unidade~8, iZero, 1
instance = comp, \inst14|unidade~9\, inst14|unidade~9, iZero, 1
instance = comp, \inst10|saidas[0][3]~feeder\, inst10|saidas[0][3]~feeder, iZero, 1
instance = comp, \inst10|saidas[0][3]\, inst10|saidas[0][3], iZero, 1
instance = comp, \inst14|unidade~7\, inst14|unidade~7, iZero, 1
instance = comp, \inst14|unidade~11\, inst14|unidade~11, iZero, 1
instance = comp, \inst14|unidade~12\, inst14|unidade~12, iZero, 1
instance = comp, \inst14|unidade~10\, inst14|unidade~10, iZero, 1
instance = comp, \inst14|unidade~14\, inst14|unidade~14, iZero, 1
instance = comp, \inst14|unidade~15\, inst14|unidade~15, iZero, 1
instance = comp, \inst10|saidas[0][1]~feeder\, inst10|saidas[0][1]~feeder, iZero, 1
instance = comp, \inst10|saidas[0][1]\, inst10|saidas[0][1], iZero, 1
instance = comp, \inst14|unidade~13\, inst14|unidade~13, iZero, 1
instance = comp, \inst14|unidade[1]~16\, inst14|unidade[1]~16, iZero, 1
instance = comp, \inst10|saidas[0][0]~feeder\, inst10|saidas[0][0]~feeder, iZero, 1
instance = comp, \inst10|saidas[0][0]\, inst10|saidas[0][0], iZero, 1
instance = comp, \inst14|Add7~1\, inst14|Add7~1, iZero, 1
instance = comp, \inst14|Add7~2\, inst14|Add7~2, iZero, 1
instance = comp, \inst14|Add7~4\, inst14|Add7~4, iZero, 1
instance = comp, \inst14|Add7~6\, inst14|Add7~6, iZero, 1
instance = comp, \inst14|Add7~8\, inst14|Add7~8, iZero, 1
instance = comp, \inst14|Add7~10\, inst14|Add7~10, iZero, 1
instance = comp, \inst14|Add7~12\, inst14|Add7~12, iZero, 1
instance = comp, \inst14|Add7~14\, inst14|Add7~14, iZero, 1
instance = comp, \inst14|unidade~1\, inst14|unidade~1, iZero, 1
instance = comp, \inst14|unidade~0\, inst14|unidade~0, iZero, 1
instance = comp, \inst14|unidade~2\, inst14|unidade~2, iZero, 1
instance = comp, \inst14|unidade~3\, inst14|unidade~3, iZero, 1
instance = comp, \inst14|unidade~4\, inst14|unidade~4, iZero, 1
instance = comp, \inst14|unidade~5\, inst14|unidade~5, iZero, 1
instance = comp, \inst14|unidade~18\, inst14|unidade~18, iZero, 1
instance = comp, \inst14|unidade~17\, inst14|unidade~17, iZero, 1
instance = comp, \inst14|LessThan13~0\, inst14|LessThan13~0, iZero, 1
instance = comp, \inst14|unidade~6\, inst14|unidade~6, iZero, 1
instance = comp, \inst14|unidade[1]~19\, inst14|unidade[1]~19, iZero, 1
instance = comp, \inst14|Add14~0\, inst14|Add14~0, iZero, 1
instance = comp, \inst14|Add6~0\, inst14|Add6~0, iZero, 1
instance = comp, \inst14|dezena[0]~0\, inst14|dezena[0]~0, iZero, 1
instance = comp, \inst14|unidade~20\, inst14|unidade~20, iZero, 1
instance = comp, \inst14|unidade~22\, inst14|unidade~22, iZero, 1
instance = comp, \inst14|unidade~21\, inst14|unidade~21, iZero, 1
instance = comp, \inst14|LessThan5~0\, inst14|LessThan5~0, iZero, 1
instance = comp, \inst14|dezena[3]~9\, inst14|dezena[3]~9, iZero, 1
instance = comp, \inst14|dezena[3]~10\, inst14|dezena[3]~10, iZero, 1
instance = comp, \inst14|dezena[3]~1\, inst14|dezena[3]~1, iZero, 1
instance = comp, \inst14|unidade~23\, inst14|unidade~23, iZero, 1
instance = comp, \inst14|dezena[1]~2\, inst14|dezena[1]~2, iZero, 1
instance = comp, \inst14|LessThan10~0\, inst14|LessThan10~0, iZero, 1
instance = comp, \inst14|LessThan7~0\, inst14|LessThan7~0, iZero, 1
instance = comp, \inst14|unidade~24\, inst14|unidade~24, iZero, 1
instance = comp, \inst14|dezena~3\, inst14|dezena~3, iZero, 1
instance = comp, \inst14|dezena[2]~4\, inst14|dezena[2]~4, iZero, 1
instance = comp, \inst14|dezena[2]~5\, inst14|dezena[2]~5, iZero, 1
instance = comp, \inst14|dezena~6\, inst14|dezena~6, iZero, 1
instance = comp, \inst14|dezena[3]~7\, inst14|dezena[3]~7, iZero, 1
instance = comp, \inst14|Add13~0\, inst14|Add13~0, iZero, 1
instance = comp, \inst14|dezena[3]~8\, inst14|dezena[3]~8, iZero, 1
instance = comp, \inst18|WideOr0~0\, inst18|WideOr0~0, iZero, 1
instance = comp, \inst18|WideOr1~0\, inst18|WideOr1~0, iZero, 1
instance = comp, \inst18|WideOr2~0\, inst18|WideOr2~0, iZero, 1
instance = comp, \inst18|WideOr3~0\, inst18|WideOr3~0, iZero, 1
instance = comp, \inst18|WideOr4~0\, inst18|WideOr4~0, iZero, 1
instance = comp, \inst18|WideOr5~0\, inst18|WideOr5~0, iZero, 1
instance = comp, \inst18|WideOr6~0\, inst18|WideOr6~0, iZero, 1
instance = comp, \inst14|unidade[3]~28\, inst14|unidade[3]~28, iZero, 1
instance = comp, \inst14|unidade[3]~29\, inst14|unidade[3]~29, iZero, 1
instance = comp, \inst14|unidade[3]~30\, inst14|unidade[3]~30, iZero, 1
instance = comp, \inst14|unidade[1]~25\, inst14|unidade[1]~25, iZero, 1
instance = comp, \inst14|unidade[2]~26\, inst14|unidade[2]~26, iZero, 1
instance = comp, \inst14|unidade[2]~27\, inst14|unidade[2]~27, iZero, 1
instance = comp, \inst18|WideOr7~0\, inst18|WideOr7~0, iZero, 1
instance = comp, \inst18|WideOr8~0\, inst18|WideOr8~0, iZero, 1
instance = comp, \inst18|WideOr9~0\, inst18|WideOr9~0, iZero, 1
instance = comp, \inst18|WideOr10~0\, inst18|WideOr10~0, iZero, 1
instance = comp, \inst18|WideOr11~0\, inst18|WideOr11~0, iZero, 1
instance = comp, \inst18|WideOr12~0\, inst18|WideOr12~0, iZero, 1
instance = comp, \inst18|WideOr13~0\, inst18|WideOr13~0, iZero, 1
instance = comp, \inst10|Decoder0~18\, inst10|Decoder0~18, iZero, 1
instance = comp, \inst10|saidas[1][5]\, inst10|saidas[1][5], iZero, 1
instance = comp, \inst10|saidas[1][4]\, inst10|saidas[1][4], iZero, 1
instance = comp, \inst10|saidas[1][3]\, inst10|saidas[1][3], iZero, 1
instance = comp, \inst10|saidas[1][2]\, inst10|saidas[1][2], iZero, 1
instance = comp, \inst10|saidas[1][1]\, inst10|saidas[1][1], iZero, 1
instance = comp, \inst10|saidas[1][0]\, inst10|saidas[1][0], iZero, 1
instance = comp, \inst15|Add7~1\, inst15|Add7~1, iZero, 1
instance = comp, \inst15|Add7~2\, inst15|Add7~2, iZero, 1
instance = comp, \inst15|Add7~4\, inst15|Add7~4, iZero, 1
instance = comp, \inst15|Add7~6\, inst15|Add7~6, iZero, 1
instance = comp, \inst15|Add7~8\, inst15|Add7~8, iZero, 1
instance = comp, \inst15|Add7~10\, inst15|Add7~10, iZero, 1
instance = comp, \inst10|saidas[1][6]\, inst10|saidas[1][6], iZero, 1
instance = comp, \inst15|Add7~12\, inst15|Add7~12, iZero, 1
instance = comp, \inst10|saidas[1][7]\, inst10|saidas[1][7], iZero, 1
instance = comp, \inst15|Add7~14\, inst15|Add7~14, iZero, 1
instance = comp, \inst15|dezena[1]~9\, inst15|dezena[1]~9, iZero, 1
instance = comp, \inst15|dezena[1]~10\, inst15|dezena[1]~10, iZero, 1
instance = comp, \inst15|unidade~11\, inst15|unidade~11, iZero, 1
instance = comp, \inst15|unidade~12\, inst15|unidade~12, iZero, 1
instance = comp, \inst15|unidade~10\, inst15|unidade~10, iZero, 1
instance = comp, \inst15|unidade~22\, inst15|unidade~22, iZero, 1
instance = comp, \inst15|unidade~15\, inst15|unidade~15, iZero, 1
instance = comp, \inst15|unidade~14\, inst15|unidade~14, iZero, 1
instance = comp, \inst15|unidade~13\, inst15|unidade~13, iZero, 1
instance = comp, \inst15|unidade~21\, inst15|unidade~21, iZero, 1
instance = comp, \inst15|LessThan5~0\, inst15|LessThan5~0, iZero, 1
instance = comp, \inst15|unidade~23\, inst15|unidade~23, iZero, 1
instance = comp, \inst15|dezena[1]~1\, inst15|dezena[1]~1, iZero, 1
instance = comp, \inst15|LessThan7~0\, inst15|LessThan7~0, iZero, 1
instance = comp, \inst15|LessThan10~0\, inst15|LessThan10~0, iZero, 1
instance = comp, \inst15|unidade~0\, inst15|unidade~0, iZero, 1
instance = comp, \inst15|unidade~2\, inst15|unidade~2, iZero, 1
instance = comp, \inst15|unidade~1\, inst15|unidade~1, iZero, 1
instance = comp, \inst15|unidade~25\, inst15|unidade~25, iZero, 1
instance = comp, \inst15|dezena~6\, inst15|dezena~6, iZero, 1
instance = comp, \inst15|dezena[3]~7\, inst15|dezena[3]~7, iZero, 1
instance = comp, \inst15|dezena~3\, inst15|dezena~3, iZero, 1
instance = comp, \inst15|unidade~4\, inst15|unidade~4, iZero, 1
instance = comp, \inst15|unidade~5\, inst15|unidade~5, iZero, 1
instance = comp, \inst15|unidade~3\, inst15|unidade~3, iZero, 1
instance = comp, \inst15|unidade~24\, inst15|unidade~24, iZero, 1
instance = comp, \inst15|Add13~0\, inst15|Add13~0, iZero, 1
instance = comp, \inst15|dezena[3]~8\, inst15|dezena[3]~8, iZero, 1
instance = comp, \inst15|dezena[2]~4\, inst15|dezena[2]~4, iZero, 1
instance = comp, \inst15|dezena[2]~5\, inst15|dezena[2]~5, iZero, 1
instance = comp, \inst15|dezena[1]~2\, inst15|dezena[1]~2, iZero, 1
instance = comp, \inst15|unidade~17\, inst15|unidade~17, iZero, 1
instance = comp, \inst15|unidade~18\, inst15|unidade~18, iZero, 1
instance = comp, \inst15|unidade~16\, inst15|unidade~16, iZero, 1
instance = comp, \inst15|Add6~0\, inst15|Add6~0, iZero, 1
instance = comp, \inst15|unidade[2]~19\, inst15|unidade[2]~19, iZero, 1
instance = comp, \inst15|unidade~6\, inst15|unidade~6, iZero, 1
instance = comp, \inst15|unidade~7\, inst15|unidade~7, iZero, 1
instance = comp, \inst15|unidade~8\, inst15|unidade~8, iZero, 1
instance = comp, \inst15|unidade[2]~9\, inst15|unidade[2]~9, iZero, 1
instance = comp, \inst15|unidade[2]~20\, inst15|unidade[2]~20, iZero, 1
instance = comp, \inst15|Add14~0\, inst15|Add14~0, iZero, 1
instance = comp, \inst15|dezena[0]~0\, inst15|dezena[0]~0, iZero, 1
instance = comp, \inst19|WideOr0~0\, inst19|WideOr0~0, iZero, 1
instance = comp, \inst19|WideOr1~0\, inst19|WideOr1~0, iZero, 1
instance = comp, \inst19|WideOr2~0\, inst19|WideOr2~0, iZero, 1
instance = comp, \inst19|WideOr3~0\, inst19|WideOr3~0, iZero, 1
instance = comp, \inst19|WideOr4~0\, inst19|WideOr4~0, iZero, 1
instance = comp, \inst19|WideOr5~0\, inst19|WideOr5~0, iZero, 1
instance = comp, \inst19|WideOr6~0\, inst19|WideOr6~0, iZero, 1
instance = comp, \inst15|unidade[2]~27\, inst15|unidade[2]~27, iZero, 1
instance = comp, \inst15|unidade[2]~28\, inst15|unidade[2]~28, iZero, 1
instance = comp, \inst15|unidade[3]~29\, inst15|unidade[3]~29, iZero, 1
instance = comp, \inst15|unidade[3]~30\, inst15|unidade[3]~30, iZero, 1
instance = comp, \inst15|unidade[3]~31\, inst15|unidade[3]~31, iZero, 1
instance = comp, \inst15|unidade[1]~26\, inst15|unidade[1]~26, iZero, 1
instance = comp, \inst19|WideOr7~0\, inst19|WideOr7~0, iZero, 1
instance = comp, \inst19|WideOr8~0\, inst19|WideOr8~0, iZero, 1
instance = comp, \inst19|WideOr9~0\, inst19|WideOr9~0, iZero, 1
instance = comp, \inst19|WideOr10~0\, inst19|WideOr10~0, iZero, 1
instance = comp, \inst19|WideOr11~0\, inst19|WideOr11~0, iZero, 1
instance = comp, \inst19|WideOr12~0\, inst19|WideOr12~0, iZero, 1
instance = comp, \inst19|WideOr13~0\, inst19|WideOr13~0, iZero, 1
instance = comp, \inst5|regs~40\, inst5|regs~40, iZero, 1
instance = comp, \inst10|saidas[2][15]~feeder\, inst10|saidas[2][15]~feeder, iZero, 1
instance = comp, \inst10|Decoder0~19\, inst10|Decoder0~19, iZero, 1
instance = comp, \inst10|saidas[2][15]\, inst10|saidas[2][15], iZero, 1
instance = comp, \inst5|regs~41\, inst5|regs~41, iZero, 1
instance = comp, \inst10|saidas[2][14]\, inst10|saidas[2][14], iZero, 1
instance = comp, \inst10|saidas[2][12]\, inst10|saidas[2][12], iZero, 1
instance = comp, \inst5|regs~42\, inst5|regs~42, iZero, 1
instance = comp, \inst10|saidas[2][13]\, inst10|saidas[2][13], iZero, 1
instance = comp, \inst16|unidade~41\, inst16|unidade~41, iZero, 1
instance = comp, \inst16|unidade~40\, inst16|unidade~40, iZero, 1
instance = comp, \inst16|unidade~39\, inst16|unidade~39, iZero, 1
instance = comp, \inst10|saidas[2][11]\, inst10|saidas[2][11], iZero, 1
instance = comp, \inst16|unidade~42\, inst16|unidade~42, iZero, 1
instance = comp, \inst5|regs~43\, inst5|regs~43, iZero, 1
instance = comp, \inst10|saidas[2][10]\, inst10|saidas[2][10], iZero, 1
instance = comp, \inst16|unidade~44\, inst16|unidade~44, iZero, 1
instance = comp, \inst16|unidade~43\, inst16|unidade~43, iZero, 1
instance = comp, \inst16|unidade~48\, inst16|unidade~48, iZero, 1
instance = comp, \inst16|unidade~47\, inst16|unidade~47, iZero, 1
instance = comp, \inst5|regs~44\, inst5|regs~44, iZero, 1
instance = comp, \inst10|saidas[2][9]\, inst10|saidas[2][9], iZero, 1
instance = comp, \inst16|unidade~46\, inst16|unidade~46, iZero, 1
instance = comp, \inst16|unidade~52\, inst16|unidade~52, iZero, 1
instance = comp, \inst16|unidade~51\, inst16|unidade~51, iZero, 1
instance = comp, \inst5|regs~45\, inst5|regs~45, iZero, 1
instance = comp, \inst10|saidas[2][8]\, inst10|saidas[2][8], iZero, 1
instance = comp, \inst16|unidade~50\, inst16|unidade~50, iZero, 1
instance = comp, \inst16|unidade~56\, inst16|unidade~56, iZero, 1
instance = comp, \inst16|unidade~55\, inst16|unidade~55, iZero, 1
instance = comp, \inst16|unidade~54\, inst16|unidade~54, iZero, 1
instance = comp, \inst10|saidas[2][7]\, inst10|saidas[2][7], iZero, 1
instance = comp, \inst16|unidade~57\, inst16|unidade~57, iZero, 1
instance = comp, \inst16|unidade~45\, inst16|unidade~45, iZero, 1
instance = comp, \inst16|unidade~93\, inst16|unidade~93, iZero, 1
instance = comp, \inst16|unidade~92\, inst16|unidade~92, iZero, 1
instance = comp, \inst16|LessThan1~0\, inst16|LessThan1~0, iZero, 1
instance = comp, \inst16|dezena~47\, inst16|dezena~47, iZero, 1
instance = comp, \inst16|dezena~49\, inst16|dezena~49, iZero, 1
instance = comp, \inst16|dezena~50\, inst16|dezena~50, iZero, 1
instance = comp, \inst16|dezena~48\, inst16|dezena~48, iZero, 1
instance = comp, \inst16|dezena~51\, inst16|dezena~51, iZero, 1
instance = comp, \inst16|dezena~52\, inst16|dezena~52, iZero, 1
instance = comp, \inst16|dezena~53\, inst16|dezena~53, iZero, 1
instance = comp, \inst16|unidade~49\, inst16|unidade~49, iZero, 1
instance = comp, \inst16|dezena~55\, inst16|dezena~55, iZero, 1
instance = comp, \inst16|dezena~54\, inst16|dezena~54, iZero, 1
instance = comp, \inst16|unidade~53\, inst16|unidade~53, iZero, 1
instance = comp, \inst16|dezena~56\, inst16|dezena~56, iZero, 1
instance = comp, \inst16|dezena~57\, inst16|dezena~57, iZero, 1
instance = comp, \inst16|dezena~58\, inst16|dezena~58, iZero, 1
instance = comp, \inst16|dezena~59\, inst16|dezena~59, iZero, 1
instance = comp, \inst16|dezena~61\, inst16|dezena~61, iZero, 1
instance = comp, \inst16|dezena~60\, inst16|dezena~60, iZero, 1
instance = comp, \inst16|dezena~62\, inst16|dezena~62, iZero, 1
instance = comp, \inst16|unidade~60\, inst16|unidade~60, iZero, 1
instance = comp, \inst16|unidade~59\, inst16|unidade~59, iZero, 1
instance = comp, \inst10|saidas[2][6]~feeder\, inst10|saidas[2][6]~feeder, iZero, 1
instance = comp, \inst10|saidas[2][6]\, inst10|saidas[2][6], iZero, 1
instance = comp, \inst16|unidade~58\, inst16|unidade~58, iZero, 1
instance = comp, \inst16|unidade~61\, inst16|unidade~61, iZero, 1
instance = comp, \inst16|dezena~65\, inst16|dezena~65, iZero, 1
instance = comp, \inst16|dezena~64\, inst16|dezena~64, iZero, 1
instance = comp, \inst16|unidade~64\, inst16|unidade~64, iZero, 1
instance = comp, \inst16|unidade~63\, inst16|unidade~63, iZero, 1
instance = comp, \inst10|saidas[2][5]\, inst10|saidas[2][5], iZero, 1
instance = comp, \inst16|unidade~62\, inst16|unidade~62, iZero, 1
instance = comp, \inst16|unidade~65\, inst16|unidade~65, iZero, 1
instance = comp, \inst16|dezena~63\, inst16|dezena~63, iZero, 1
instance = comp, \inst16|dezena~67\, inst16|dezena~67, iZero, 1
instance = comp, \inst16|dezena~66\, inst16|dezena~66, iZero, 1
instance = comp, \inst16|dezena~68\, inst16|dezena~68, iZero, 1
instance = comp, \inst16|unidade~68\, inst16|unidade~68, iZero, 1
instance = comp, \inst16|unidade~66\, inst16|unidade~66, iZero, 1
instance = comp, \inst16|unidade~67\, inst16|unidade~67, iZero, 1
instance = comp, \inst10|saidas[2][4]\, inst10|saidas[2][4], iZero, 1
instance = comp, \inst16|unidade~69\, inst16|unidade~69, iZero, 1
instance = comp, \inst16|dezena~69\, inst16|dezena~69, iZero, 1
instance = comp, \inst16|unidade~70\, inst16|unidade~70, iZero, 1
instance = comp, \inst10|saidas[2][3]~feeder\, inst10|saidas[2][3]~feeder, iZero, 1
instance = comp, \inst10|saidas[2][3]\, inst10|saidas[2][3], iZero, 1
instance = comp, \inst16|unidade~72\, inst16|unidade~72, iZero, 1
instance = comp, \inst16|unidade~71\, inst16|unidade~71, iZero, 1
instance = comp, \inst16|unidade~73\, inst16|unidade~73, iZero, 1
instance = comp, \inst16|dezena~71\, inst16|dezena~71, iZero, 1
instance = comp, \inst16|dezena~70\, inst16|dezena~70, iZero, 1
instance = comp, \inst16|dezena~84\, inst16|dezena~84, iZero, 1
instance = comp, \inst16|dezena~82\, inst16|dezena~82, iZero, 1
instance = comp, \inst16|dezena~79\, inst16|dezena~79, iZero, 1
instance = comp, \inst16|dezena~78\, inst16|dezena~78, iZero, 1
instance = comp, \inst16|dezena~12\, inst16|dezena~12, iZero, 1
instance = comp, \inst16|dezena~104\, inst16|dezena~104, iZero, 1
instance = comp, \inst16|dezena~77\, inst16|dezena~77, iZero, 1
instance = comp, \inst16|centena~2\, inst16|centena~2, iZero, 1
instance = comp, \inst16|centena~3\, inst16|centena~3, iZero, 1
instance = comp, \inst16|dezena~80\, inst16|dezena~80, iZero, 1
instance = comp, \inst16|centena~1\, inst16|centena~1, iZero, 1
instance = comp, \inst16|centena~4\, inst16|centena~4, iZero, 1
instance = comp, \inst16|centena~5\, inst16|centena~5, iZero, 1
instance = comp, \inst16|centena~6\, inst16|centena~6, iZero, 1
instance = comp, \inst16|dezena~81\, inst16|dezena~81, iZero, 1
instance = comp, \inst16|centena~9\, inst16|centena~9, iZero, 1
instance = comp, \inst16|centena~7\, inst16|centena~7, iZero, 1
instance = comp, \inst16|centena~8\, inst16|centena~8, iZero, 1
instance = comp, \inst16|centena~12\, inst16|centena~12, iZero, 1
instance = comp, \inst16|centena~11\, inst16|centena~11, iZero, 1
instance = comp, \inst16|dezena~83\, inst16|dezena~83, iZero, 1
instance = comp, \inst16|centena~10\, inst16|centena~10, iZero, 1
instance = comp, \inst16|centena~14\, inst16|centena~14, iZero, 1
instance = comp, \inst10|saidas[2][2]\, inst10|saidas[2][2], iZero, 1
instance = comp, \inst10|saidas[2][1]\, inst10|saidas[2][1], iZero, 1
instance = comp, \inst10|saidas[2][0]\, inst10|saidas[2][0], iZero, 1
instance = comp, \inst16|Add34~1\, inst16|Add34~1, iZero, 1
instance = comp, \inst16|Add34~2\, inst16|Add34~2, iZero, 1
instance = comp, \inst16|Add34~4\, inst16|Add34~4, iZero, 1
instance = comp, \inst16|Add34~6\, inst16|Add34~6, iZero, 1
instance = comp, \inst16|Add34~8\, inst16|Add34~8, iZero, 1
instance = comp, \inst16|Add34~10\, inst16|Add34~10, iZero, 1
instance = comp, \inst16|Add34~12\, inst16|Add34~12, iZero, 1
instance = comp, \inst16|Add34~14\, inst16|Add34~14, iZero, 1
instance = comp, \inst16|Add34~16\, inst16|Add34~16, iZero, 1
instance = comp, \inst16|Add34~18\, inst16|Add34~18, iZero, 1
instance = comp, \inst16|Add34~20\, inst16|Add34~20, iZero, 1
instance = comp, \inst16|Add34~22\, inst16|Add34~22, iZero, 1
instance = comp, \inst16|Add34~24\, inst16|Add34~24, iZero, 1
instance = comp, \inst16|Add34~26\, inst16|Add34~26, iZero, 1
instance = comp, \inst16|Add34~28\, inst16|Add34~28, iZero, 1
instance = comp, \inst16|Add34~30\, inst16|Add34~30, iZero, 1
instance = comp, \inst16|unidade~0\, inst16|unidade~0, iZero, 1
instance = comp, \inst16|unidade~1\, inst16|unidade~1, iZero, 1
instance = comp, \inst16|unidade~2\, inst16|unidade~2, iZero, 1
instance = comp, \inst16|unidade~90\, inst16|unidade~90, iZero, 1
instance = comp, \inst16|unidade~91\, inst16|unidade~91, iZero, 1
instance = comp, \inst16|LessThan34~0\, inst16|LessThan34~0, iZero, 1
instance = comp, \inst16|dezena~18\, inst16|dezena~18, iZero, 1
instance = comp, \inst16|LessThan34~1\, inst16|LessThan34~1, iZero, 1
instance = comp, \inst16|dezena~19\, inst16|dezena~19, iZero, 1
instance = comp, \inst16|dezena~20\, inst16|dezena~20, iZero, 1
instance = comp, \inst16|dezena~21\, inst16|dezena~21, iZero, 1
instance = comp, \inst16|unidade~5\, inst16|unidade~5, iZero, 1
instance = comp, \inst16|unidade~3\, inst16|unidade~3, iZero, 1
instance = comp, \inst16|unidade~4\, inst16|unidade~4, iZero, 1
instance = comp, \inst16|unidade~6\, inst16|unidade~6, iZero, 1
instance = comp, \inst16|dezena~86\, inst16|dezena~86, iZero, 1
instance = comp, \inst16|dezena~24\, inst16|dezena~24, iZero, 1
instance = comp, \inst16|dezena~22\, inst16|dezena~22, iZero, 1
instance = comp, \inst16|dezena~23\, inst16|dezena~23, iZero, 1
instance = comp, \inst16|unidade~9\, inst16|unidade~9, iZero, 1
instance = comp, \inst16|unidade~8\, inst16|unidade~8, iZero, 1
instance = comp, \inst16|unidade~7\, inst16|unidade~7, iZero, 1
instance = comp, \inst16|unidade~10\, inst16|unidade~10, iZero, 1
instance = comp, \inst16|dezena~87\, inst16|dezena~87, iZero, 1
instance = comp, \inst16|dezena~3\, inst16|dezena~3, iZero, 1
instance = comp, \inst16|dezena~103\, inst16|dezena~103, iZero, 1
instance = comp, \inst16|unidade~12\, inst16|unidade~12, iZero, 1
instance = comp, \inst16|unidade~11\, inst16|unidade~11, iZero, 1
instance = comp, \inst16|unidade~13\, inst16|unidade~13, iZero, 1
instance = comp, \inst16|unidade~14\, inst16|unidade~14, iZero, 1
instance = comp, \inst16|dezena~26\, inst16|dezena~26, iZero, 1
instance = comp, \inst16|dezena~27\, inst16|dezena~27, iZero, 1
instance = comp, \inst16|dezena~25\, inst16|dezena~25, iZero, 1
instance = comp, \inst16|dezena~85\, inst16|dezena~85, iZero, 1
instance = comp, \inst16|centena~18\, inst16|centena~18, iZero, 1
instance = comp, \inst16|centena~17\, inst16|centena~17, iZero, 1
instance = comp, \inst16|dezena~29\, inst16|dezena~29, iZero, 1
instance = comp, \inst16|dezena~28\, inst16|dezena~28, iZero, 1
instance = comp, \inst16|dezena~30\, inst16|dezena~30, iZero, 1
instance = comp, \inst16|unidade~17\, inst16|unidade~17, iZero, 1
instance = comp, \inst16|unidade~16\, inst16|unidade~16, iZero, 1
instance = comp, \inst16|unidade~15\, inst16|unidade~15, iZero, 1
instance = comp, \inst16|unidade~18\, inst16|unidade~18, iZero, 1
instance = comp, \inst16|dezena~88\, inst16|dezena~88, iZero, 1
instance = comp, \inst16|centena~19\, inst16|centena~19, iZero, 1
instance = comp, \inst16|centena~21\, inst16|centena~21, iZero, 1
instance = comp, \inst16|centena~22\, inst16|centena~22, iZero, 1
instance = comp, \inst16|dezena~32\, inst16|dezena~32, iZero, 1
instance = comp, \inst16|dezena~31\, inst16|dezena~31, iZero, 1
instance = comp, \inst16|dezena~33\, inst16|dezena~33, iZero, 1
instance = comp, \inst16|unidade~20\, inst16|unidade~20, iZero, 1
instance = comp, \inst16|unidade~19\, inst16|unidade~19, iZero, 1
instance = comp, \inst16|unidade~21\, inst16|unidade~21, iZero, 1
instance = comp, \inst16|unidade~22\, inst16|unidade~22, iZero, 1
instance = comp, \inst16|dezena~89\, inst16|dezena~89, iZero, 1
instance = comp, \inst16|centena~20\, inst16|centena~20, iZero, 1
instance = comp, \inst16|centena~25\, inst16|centena~25, iZero, 1
instance = comp, \inst16|unidade~24\, inst16|unidade~24, iZero, 1
instance = comp, \inst16|unidade~23\, inst16|unidade~23, iZero, 1
instance = comp, \inst16|unidade~25\, inst16|unidade~25, iZero, 1
instance = comp, \inst16|unidade~26\, inst16|unidade~26, iZero, 1
instance = comp, \inst16|dezena~35\, inst16|dezena~35, iZero, 1
instance = comp, \inst16|dezena~36\, inst16|dezena~36, iZero, 1
instance = comp, \inst16|dezena~34\, inst16|dezena~34, iZero, 1
instance = comp, \inst16|dezena~90\, inst16|dezena~90, iZero, 1
instance = comp, \inst16|centena~24\, inst16|centena~24, iZero, 1
instance = comp, \inst16|centena~23\, inst16|centena~23, iZero, 1
instance = comp, \inst16|centena~28\, inst16|centena~28, iZero, 1
instance = comp, \inst16|centena~27\, inst16|centena~27, iZero, 1
instance = comp, \inst16|unidade~29\, inst16|unidade~29, iZero, 1
instance = comp, \inst16|unidade~28\, inst16|unidade~28, iZero, 1
instance = comp, \inst16|unidade~27\, inst16|unidade~27, iZero, 1
instance = comp, \inst16|unidade~30\, inst16|unidade~30, iZero, 1
instance = comp, \inst16|dezena~39\, inst16|dezena~39, iZero, 1
instance = comp, \inst16|dezena~38\, inst16|dezena~38, iZero, 1
instance = comp, \inst16|dezena~37\, inst16|dezena~37, iZero, 1
instance = comp, \inst16|dezena~91\, inst16|dezena~91, iZero, 1
instance = comp, \inst16|centena~26\, inst16|centena~26, iZero, 1
instance = comp, \inst16|centena~30\, inst16|centena~30, iZero, 1
instance = comp, \inst16|dezena~40\, inst16|dezena~40, iZero, 1
instance = comp, \inst16|dezena~41\, inst16|dezena~41, iZero, 1
instance = comp, \inst16|dezena~42\, inst16|dezena~42, iZero, 1
instance = comp, \inst16|unidade~33\, inst16|unidade~33, iZero, 1
instance = comp, \inst16|unidade~31\, inst16|unidade~31, iZero, 1
instance = comp, \inst16|unidade~32\, inst16|unidade~32, iZero, 1
instance = comp, \inst16|unidade~34\, inst16|unidade~34, iZero, 1
instance = comp, \inst16|dezena~92\, inst16|dezena~92, iZero, 1
instance = comp, \inst16|centena~29\, inst16|centena~29, iZero, 1
instance = comp, \inst16|centena~31\, inst16|centena~31, iZero, 1
instance = comp, \inst16|LessThan65~0\, inst16|LessThan65~0, iZero, 1
instance = comp, \inst16|centena~15\, inst16|centena~15, iZero, 1
instance = comp, \inst16|LessThan31~0\, inst16|LessThan31~0, iZero, 1
instance = comp, \inst16|centena~13\, inst16|centena~13, iZero, 1
instance = comp, \inst16|centena[2]~16\, inst16|centena[2]~16, iZero, 1
instance = comp, \inst16|centena[2]~32\, inst16|centena[2]~32, iZero, 1
instance = comp, \inst16|centena[2]~34\, inst16|centena[2]~34, iZero, 1
instance = comp, \inst16|centena[2]~35\, inst16|centena[2]~35, iZero, 1
instance = comp, \inst16|centena[3]~36\, inst16|centena[3]~36, iZero, 1
instance = comp, \inst16|centena[3]~37\, inst16|centena[3]~37, iZero, 1
instance = comp, \inst16|centena[3]~38\, inst16|centena[3]~38, iZero, 1
instance = comp, \inst16|dezena~73\, inst16|dezena~73, iZero, 1
instance = comp, \inst16|dezena~72\, inst16|dezena~72, iZero, 1
instance = comp, \inst16|dezena~74\, inst16|dezena~74, iZero, 1
instance = comp, \inst16|unidade~76\, inst16|unidade~76, iZero, 1
instance = comp, \inst16|unidade~75\, inst16|unidade~75, iZero, 1
instance = comp, \inst16|unidade~74\, inst16|unidade~74, iZero, 1
instance = comp, \inst16|unidade~77\, inst16|unidade~77, iZero, 1
instance = comp, \inst16|Add32~0\, inst16|Add32~0, iZero, 1
instance = comp, \inst16|unidade~37\, inst16|unidade~37, iZero, 1
instance = comp, \inst16|unidade~36\, inst16|unidade~36, iZero, 1
instance = comp, \inst16|unidade~35\, inst16|unidade~35, iZero, 1
instance = comp, \inst16|unidade~38\, inst16|unidade~38, iZero, 1
instance = comp, \inst16|dezena~46\, inst16|dezena~46, iZero, 1
instance = comp, \inst16|dezena~44\, inst16|dezena~44, iZero, 1
instance = comp, \inst16|dezena~43\, inst16|dezena~43, iZero, 1
instance = comp, \inst16|Add67~0\, inst16|Add67~0, iZero, 1
instance = comp, \inst16|dezena[2]~45\, inst16|dezena[2]~45, iZero, 1
instance = comp, \inst16|dezena[2]~75\, inst16|dezena[2]~75, iZero, 1
instance = comp, \inst16|dezena[2]~76\, inst16|dezena[2]~76, iZero, 1
instance = comp, \inst16|centena[0]~0\, inst16|centena[0]~0, iZero, 1
instance = comp, \inst16|centena[1]~33\, inst16|centena[1]~33, iZero, 1
instance = comp, \inst20|WideOr7~0\, inst20|WideOr7~0, iZero, 1
instance = comp, \inst20|WideOr8~0\, inst20|WideOr8~0, iZero, 1
instance = comp, \inst20|WideOr9~0\, inst20|WideOr9~0, iZero, 1
instance = comp, \inst20|WideOr10~0\, inst20|WideOr10~0, iZero, 1
instance = comp, \inst20|WideOr11~0\, inst20|WideOr11~0, iZero, 1
instance = comp, \inst20|WideOr12~0\, inst20|WideOr12~0, iZero, 1
instance = comp, \inst20|WideOr13~0\, inst20|WideOr13~0, iZero, 1
instance = comp, \inst16|dezena[2]~98\, inst16|dezena[2]~98, iZero, 1
instance = comp, \inst16|dezena[2]~99\, inst16|dezena[2]~99, iZero, 1
instance = comp, \inst16|dezena[1]~97\, inst16|dezena[1]~97, iZero, 1
instance = comp, \inst16|dezena[3]~100\, inst16|dezena[3]~100, iZero, 1
instance = comp, \inst16|dezena[3]~101\, inst16|dezena[3]~101, iZero, 1
instance = comp, \inst16|dezena[3]~102\, inst16|dezena[3]~102, iZero, 1
instance = comp, \inst16|unidade~80\, inst16|unidade~80, iZero, 1
instance = comp, \inst16|unidade~78\, inst16|unidade~78, iZero, 1
instance = comp, \inst16|unidade~79\, inst16|unidade~79, iZero, 1
instance = comp, \inst16|Add68~0\, inst16|Add68~0, iZero, 1
instance = comp, \inst16|dezena[0]~93\, inst16|dezena[0]~93, iZero, 1
instance = comp, \inst16|unidade~82\, inst16|unidade~82, iZero, 1
instance = comp, \inst16|unidade~83\, inst16|unidade~83, iZero, 1
instance = comp, \inst16|unidade~81\, inst16|unidade~81, iZero, 1
instance = comp, \inst16|dezena[0]~94\, inst16|dezena[0]~94, iZero, 1
instance = comp, \inst16|dezena[0]~95\, inst16|dezena[0]~95, iZero, 1
instance = comp, \inst16|Add33~0\, inst16|Add33~0, iZero, 1
instance = comp, \inst16|dezena[0]~96\, inst16|dezena[0]~96, iZero, 1
instance = comp, \inst20|WideOr14~0\, inst20|WideOr14~0, iZero, 1
instance = comp, \inst20|WideOr15~0\, inst20|WideOr15~0, iZero, 1
instance = comp, \inst20|WideOr16~0\, inst20|WideOr16~0, iZero, 1
instance = comp, \inst20|WideOr17~0\, inst20|WideOr17~0, iZero, 1
instance = comp, \inst20|WideOr18~0\, inst20|WideOr18~0, iZero, 1
instance = comp, \inst20|WideOr19~0\, inst20|WideOr19~0, iZero, 1
instance = comp, \inst20|WideOr20~0\, inst20|WideOr20~0, iZero, 1
instance = comp, \inst16|centena~40\, inst16|centena~40, iZero, 1
instance = comp, \inst16|LessThan43~0\, inst16|LessThan43~0, iZero, 1
instance = comp, \inst16|centena~44\, inst16|centena~44, iZero, 1
instance = comp, \inst16|centena~43\, inst16|centena~43, iZero, 1
instance = comp, \inst16|milhar~4\, inst16|milhar~4, iZero, 1
instance = comp, \inst16|milhar~2\, inst16|milhar~2, iZero, 1
instance = comp, \inst16|centena~42\, inst16|centena~42, iZero, 1
instance = comp, \inst16|milhar~3\, inst16|milhar~3, iZero, 1
instance = comp, \inst16|milhar~7\, inst16|milhar~7, iZero, 1
instance = comp, \inst16|milhar~19\, inst16|milhar~19, iZero, 1
instance = comp, \inst16|centena~41\, inst16|centena~41, iZero, 1
instance = comp, \inst16|LessThan60~0\, inst16|LessThan60~0, iZero, 1
instance = comp, \inst16|milhar~20\, inst16|milhar~20, iZero, 1
instance = comp, \inst16|LessThan9~0\, inst16|LessThan9~0, iZero, 1
instance = comp, \inst16|centena~45\, inst16|centena~45, iZero, 1
instance = comp, \inst16|centena~46\, inst16|centena~46, iZero, 1
instance = comp, \inst16|milhar~9\, inst16|milhar~9, iZero, 1
instance = comp, \inst16|centena~47\, inst16|centena~47, iZero, 1
instance = comp, \inst16|milhar~11\, inst16|milhar~11, iZero, 1
instance = comp, \inst16|milhar~10\, inst16|milhar~10, iZero, 1
instance = comp, \inst16|milhar~12\, inst16|milhar~12, iZero, 1
instance = comp, \inst16|milhar~14\, inst16|milhar~14, iZero, 1
instance = comp, \inst16|milhar~13\, inst16|milhar~13, iZero, 1
instance = comp, \inst16|centena~39\, inst16|centena~39, iZero, 1
instance = comp, \inst16|centena~48\, inst16|centena~48, iZero, 1
instance = comp, \inst16|milhar[3]~15\, inst16|milhar[3]~15, iZero, 1
instance = comp, \inst16|milhar[3]~16\, inst16|milhar[3]~16, iZero, 1
instance = comp, \inst16|milhar~6\, inst16|milhar~6, iZero, 1
instance = comp, \inst16|milhar[3]~8\, inst16|milhar[3]~8, iZero, 1
instance = comp, \inst16|milhar[3]~5\, inst16|milhar[3]~5, iZero, 1
instance = comp, \inst16|milhar[3]~28\, inst16|milhar[3]~28, iZero, 1
instance = comp, \inst16|milhar[3]~29\, inst16|milhar[3]~29, iZero, 1
instance = comp, \inst16|milhar[2]~21\, inst16|milhar[2]~21, iZero, 1
instance = comp, \inst16|milhar~18\, inst16|milhar~18, iZero, 1
instance = comp, \inst16|milhar[2]~22\, inst16|milhar[2]~22, iZero, 1
instance = comp, \inst16|milhar[1]~17\, inst16|milhar[1]~17, iZero, 1
instance = comp, \inst16|milhar~24\, inst16|milhar~24, iZero, 1
instance = comp, \inst16|milhar~23\, inst16|milhar~23, iZero, 1
instance = comp, \inst16|milhar[3]~25\, inst16|milhar[3]~25, iZero, 1
instance = comp, \inst16|milhar[3]~26\, inst16|milhar[3]~26, iZero, 1
instance = comp, \inst16|milhar[3]~27\, inst16|milhar[3]~27, iZero, 1
instance = comp, \inst16|milhar[0]~0\, inst16|milhar[0]~0, iZero, 1
instance = comp, \inst16|milhar[0]~1\, inst16|milhar[0]~1, iZero, 1
instance = comp, \inst20|WideOr0~0\, inst20|WideOr0~0, iZero, 1
instance = comp, \inst20|WideOr1~0\, inst20|WideOr1~0, iZero, 1
instance = comp, \inst20|WideOr2~0\, inst20|WideOr2~0, iZero, 1
instance = comp, \inst20|WideOr3~0\, inst20|WideOr3~0, iZero, 1
instance = comp, \inst20|WideOr4~0\, inst20|WideOr4~0, iZero, 1
instance = comp, \inst20|WideOr5~0\, inst20|WideOr5~0, iZero, 1
instance = comp, \inst20|WideOr6~0\, inst20|WideOr6~0, iZero, 1
instance = comp, \inst16|unidade[3]~87\, inst16|unidade[3]~87, iZero, 1
instance = comp, \inst16|unidade[3]~88\, inst16|unidade[3]~88, iZero, 1
instance = comp, \inst16|unidade[3]~89\, inst16|unidade[3]~89, iZero, 1
instance = comp, \inst16|unidade[1]~84\, inst16|unidade[1]~84, iZero, 1
instance = comp, \inst16|unidade[2]~85\, inst16|unidade[2]~85, iZero, 1
instance = comp, \inst16|unidade[2]~86\, inst16|unidade[2]~86, iZero, 1
instance = comp, \inst20|WideOr21~0\, inst20|WideOr21~0, iZero, 1
instance = comp, \inst20|WideOr22~0\, inst20|WideOr22~0, iZero, 1
instance = comp, \inst20|WideOr23~0\, inst20|WideOr23~0, iZero, 1
instance = comp, \inst20|WideOr24~0\, inst20|WideOr24~0, iZero, 1
instance = comp, \inst20|WideOr25~0\, inst20|WideOr25~0, iZero, 1
instance = comp, \inst20|WideOr26~0\, inst20|WideOr26~0, iZero, 1
instance = comp, \inst20|WideOr27~0\, inst20|WideOr27~0, iZero, 1
