#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar  8 14:09:23 2024
# Process ID: 17828
# Current directory: D:/NEW/TYUT/FPGA/Project/mux_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7944 D:\NEW\TYUT\FPGA\Project\mux_2\mux_2.xpr
# Log file: D:/NEW/TYUT/FPGA/Project/mux_2/vivado.log
# Journal file: D:/NEW/TYUT/FPGA/Project/mux_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NEW/TYUT/FPGA/Project/mux_2/mux_2.xpr
update_compile_order -fileset sources_1
close_project
open_project D:/NEW/TYUT/FPGA/Project/led_run/led_run.xpr
update_compile_order -fileset sources_1
close_project
open_project D:/NEW/TYUT/FPGA/Project/led_twinkle/led_twinkle.xpr
update_compile_order -fileset sources_1
close_project
create_project uart_byte_tx D:/NEW/TYUT/FPGA/Project/uart_byte_tx -part xc7z010clg400-1
set_property compxlib.modelsim_compiled_library_dir D:/NEW/TYUT/Vivado/Vivado_library [current_project]
file mkdir D:/NEW/TYUT/FPGA/Project/uart_byte_tx/uart_byte_tx.srcs/sources_1/new
close [ open D:/NEW/TYUT/FPGA/Project/uart_byte_tx/uart_byte_tx.srcs/sources_1/new/uart_byte_tx.v w ]
add_files D:/NEW/TYUT/FPGA/Project/uart_byte_tx/uart_byte_tx.srcs/sources_1/new/uart_byte_tx.v
update_compile_order -fileset sources_1
file mkdir D:/NEW/TYUT/FPGA/Project/uart_byte_tx/uart_byte_tx.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/NEW/TYUT/FPGA/Project/uart_byte_tx/uart_byte_tx.srcs/sim_1/new/uart_byte_tx_tb.v w ]
add_files -fileset sim_1 D:/NEW/TYUT/FPGA/Project/uart_byte_tx/uart_byte_tx.srcs/sim_1/new/uart_byte_tx_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source uart_byte_tx_tb.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
current_wave_config {Untitled 1}
add_wave {{/uart_byte_tx_tb/U_uart_byte_tx_0}} 
relaunch_sim
run all
relaunch_sim
run all
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
place_ports uart_tx_o J16
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_tx_o]]
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_tx_o]]
set_property IOSTANDARD LVCMOS33 [get_ports [list led_o]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset_i]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_i]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_i[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_i[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_i[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_i[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_i[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_i[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_i[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_i[7]}]]
place_ports {data_i[7]} E17
place_ports {data_i[6]} D18
place_ports {data_i[5]} H15
place_ports {data_i[4]} F16
place_ports {data_i[3]} J14
place_ports {data_i[2]} G14
place_ports {data_i[1]} L15
place_ports {data_i[0]} K14
place_ports clk_i U18
place_ports led_o T14
place_ports reset_i F20
file mkdir D:/NEW/TYUT/FPGA/Project/uart_byte_tx/uart_byte_tx.srcs/constrs_1/new
close [ open D:/NEW/TYUT/FPGA/Project/uart_byte_tx/uart_byte_tx.srcs/constrs_1/new/uart_byte_tx.xdc w ]
add_files -fileset constrs_1 D:/NEW/TYUT/FPGA/Project/uart_byte_tx/uart_byte_tx.srcs/constrs_1/new/uart_byte_tx.xdc
set_property target_constrs_file D:/NEW/TYUT/FPGA/Project/uart_byte_tx/uart_byte_tx.srcs/constrs_1/new/uart_byte_tx.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
close_sim
launch_simulation
launch_simulation
source uart_byte_tx_tb.tcl
run all
current_wave_config {Untitled 2}
add_wave {{/uart_byte_tx_tb/U_uart_byte_tx_0/en_baud_rate_cnt}} 
relaunch_sim
run all
close_sim
close_project
create_project uart_byte_rx D:/NEW/TYUT/FPGA/Project/uart_byte_rx -part xc7z010clg400-1
set_property compxlib.modelsim_compiled_library_dir D:/NEW/TYUT/Vivado/Vivado_library [current_project]
file mkdir D:/NEW/TYUT/FPGA/Project/uart_byte_rx/uart_byte_rx.srcs/sources_1/new
close [ open D:/NEW/TYUT/FPGA/Project/uart_byte_rx/uart_byte_rx.srcs/sources_1/new/uart_byte_rx.v w ]
add_files D:/NEW/TYUT/FPGA/Project/uart_byte_rx/uart_byte_rx.srcs/sources_1/new/uart_byte_rx.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_design
file mkdir D:/NEW/TYUT/FPGA/Project/uart_byte_rx/uart_byte_rx.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/NEW/TYUT/FPGA/Project/uart_byte_rx/uart_byte_rx.srcs/sim_1/new/uart_byte_tx_tb.v w ]
add_files -fileset sim_1 D:/NEW/TYUT/FPGA/Project/uart_byte_rx/uart_byte_rx.srcs/sim_1/new/uart_byte_tx_tb.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/NEW/TYUT/FPGA/Project/uart_byte_rx/uart_byte_rx.srcs/sim_1/new/uart_byte_tx_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/NEW/TYUT/FPGA/Project/uart_byte_rx/uart_byte_rx.srcs/sim_1/new/uart_byte_tx_tb.v
file delete -force D:/NEW/TYUT/FPGA/Project/uart_byte_rx/uart_byte_rx.srcs/sim_1/new/uart_byte_tx_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/NEW/TYUT/FPGA/Project/uart_byte_rx/uart_byte_rx.srcs/sim_1/new/uart_byte_rx_tb.v w ]
add_files -fileset sim_1 D:/NEW/TYUT/FPGA/Project/uart_byte_rx/uart_byte_rx.srcs/sim_1/new/uart_byte_rx_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source uart_byte_rx_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/uart_byte_rx_tb/U_uart_byte_rx_0}} 
run all
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
close_project
create_project key_filter D:/NEW/TYUT/FPGA/Project/key_filter -part xc7z010clg400-1
set_property compxlib.modelsim_compiled_library_dir D:/NEW/TYUT/Vivado/Vivado_library [current_project]
file mkdir D:/NEW/TYUT/FPGA/Project/key_filter/key_filter.srcs/sources_1/new
close [ open D:/NEW/TYUT/FPGA/Project/key_filter/key_filter.srcs/sources_1/new/key_filter.v w ]
add_files D:/NEW/TYUT/FPGA/Project/key_filter/key_filter.srcs/sources_1/new/key_filter.v
update_compile_order -fileset sources_1
file mkdir D:/NEW/TYUT/FPGA/Project/key_filter/key_filter.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/NEW/TYUT/FPGA/Project/key_filter/key_filter.srcs/sim_1/new/key_filter_tb.v w ]
add_files -fileset sim_1 D:/NEW/TYUT/FPGA/Project/key_filter/key_filter.srcs/sim_1/new/key_filter_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source key_filter_tb.tcl
current_wave_config {Untitled 4}
add_wave {{/key_filter_tb/U_key_filter_0/nedge_key}} {{/key_filter_tb/U_key_filter_0/pedge_key}} {{/key_filter_tb/U_key_filter_0/IDLE}} {{/key_filter_tb/U_key_filter_0/PRESS_FILTER}} {{/key_filter_tb/U_key_filter_0/WAIT}} {{/key_filter_tb/U_key_filter_0/RELEASE_FILTER}} 
relaunch_sim
run all
current_wave_config {Untitled 4}
add_wave {{/key_filter_tb/U_key_filter_0/sync_d_0_key_i}} {{/key_filter_tb/U_key_filter_0/sync_d_1_key_i}} 
relaunch_sim
run all
current_wave_config {Untitled 4}
add_wave {{/key_filter_tb/U_key_filter_0/r_key_i}} 
relaunch_sim
run all
relaunch_sim
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/key_filter_tb/u_key_state_o}} 
relaunch_sim
run all
close_sim
close_project
create_project digital_tube D:/NEW/TYUT/FPGA/Project/digital_tube -part xc7z010clg400-1
set_property compxlib.modelsim_compiled_library_dir D:/NEW/TYUT/Vivado/Vivado_library [current_project]
file mkdir D:/NEW/TYUT/FPGA/Project/digital_tube/digital_tube.srcs/sources_1/new
close [ open D:/NEW/TYUT/FPGA/Project/digital_tube/digital_tube.srcs/sources_1/new/digital_tube.v w ]
add_files D:/NEW/TYUT/FPGA/Project/digital_tube/digital_tube.srcs/sources_1/new/digital_tube.v
update_compile_order -fileset sources_1
file mkdir D:/NEW/TYUT/FPGA/Project/digital_tube/digital_tube.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/NEW/TYUT/FPGA/Project/digital_tube/digital_tube.srcs/sim_1/new/digital_tube_tb.v w ]
add_files -fileset sim_1 D:/NEW/TYUT/FPGA/Project/digital_tube/digital_tube.srcs/sim_1/new/digital_tube_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source digital_tube_tb.tcl
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 5}
log_wave {/digital_tube_tb/U_digital_tube_0/interval_cnt} {/digital_tube_tb/U_digital_tube_0/sel_cnt} {/digital_tube_tb/U_digital_tube_0/data_index} 
current_wave_config {Untitled 5}
add_wave {{/digital_tube_tb/U_digital_tube_0/interval_cnt}} {{/digital_tube_tb/U_digital_tube_0/sel_cnt}} {{/digital_tube_tb/U_digital_tube_0/data_index}} 
relaunch_sim
run all
run all
relaunch_sim
run all
current_wave_config {Untitled 5}
add_wave {{/digital_tube_tb/U_digital_tube_0/disp_data_i}} 
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
close_sim
launch_simulation
source digital_tube_tb.tcl
run all
current_wave_config {Untitled 6}
add_wave {{/digital_tube_tb/U_digital_tube_0}} 
relaunch_sim
run all
close_sim
close_project
create_project hc595_driver D:/NEW/TYUT/FPGA/Project/hc595_driver -part xc7z010clg400-1
set_property compxlib.modelsim_compiled_library_dir D:/NEW/TYUT/Vivado/Vivado_library [current_project]
file mkdir D:/NEW/TYUT/FPGA/Project/hc595_driver/hc595_driver.srcs/sources_1/new
close [ open D:/NEW/TYUT/FPGA/Project/hc595_driver/hc595_driver.srcs/sources_1/new/hc595_driver.v w ]
add_files D:/NEW/TYUT/FPGA/Project/hc595_driver/hc595_driver.srcs/sources_1/new/hc595_driver.v
update_compile_order -fileset sources_1
file mkdir D:/NEW/TYUT/FPGA/Project/hc595_driver/hc595_driver.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/NEW/TYUT/FPGA/Project/hc595_driver/hc595_driver.srcs/sim_1/new/hc595_driver_tb.v w ]
add_files -fileset sim_1 D:/NEW/TYUT/FPGA/Project/hc595_driver/hc595_driver.srcs/sim_1/new/hc595_driver_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source hc595_driver_tb.tcl
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
relaunch_sim
run all
close_sim
close_project
create_project digital_tube_hc595 D:/NEW/TYUT/FPGA/Project/digital_tube_hc595 -part xc7z010clg400-1
set_property compxlib.modelsim_compiled_library_dir D:/NEW/TYUT/Vivado/Vivado_library [current_project]
file mkdir D:/NEW/TYUT/FPGA/Project/digital_tube_hc595/digital_tube_hc595.srcs/sources_1/new
close [ open D:/NEW/TYUT/FPGA/Project/digital_tube_hc595/digital_tube_hc595.srcs/sources_1/new/digital_tube_hc595.v w ]
add_files D:/NEW/TYUT/FPGA/Project/digital_tube_hc595/digital_tube_hc595.srcs/sources_1/new/digital_tube_hc595.v
update_compile_order -fileset sources_1
import_files -norecurse {D:/NEW/TYUT/FPGA/Project/digital_tube/digital_tube.srcs/sources_1/new/digital_tube.v D:/NEW/TYUT/FPGA/Project/hc595_driver/hc595_driver.srcs/sources_1/new/hc595_driver.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir D:/NEW/TYUT/FPGA/Project/digital_tube_hc595/digital_tube_hc595.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/NEW/TYUT/FPGA/Project/digital_tube_hc595/digital_tube_hc595.srcs/sim_1/new/digital_tube_hc595_tb.v w ]
add_files -fileset sim_1 D:/NEW/TYUT/FPGA/Project/digital_tube_hc595/digital_tube_hc595.srcs/sim_1/new/digital_tube_hc595_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source digital_tube_hc595_tb.tcl
run all
current_wave_config {Untitled 8}
add_wave {{/digital_tube_hc595_tb/U_digital_tube_hc595_0/disp_data_i}} 
relaunch_sim
run all
current_wave_config {Untitled 8}
add_wave {{/digital_tube_hc595_tb/U_digital_tube_hc595_0/u_sel_o}} {{/digital_tube_hc595_tb/U_digital_tube_hc595_0/u_seg_o}} 
relaunch_sim
run all
run all
relaunch_sim
run all
close_sim
