Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Oct 15 22:30:50 2025
| Host         : DESKTOP-7LRESV5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file eqprec_min_io_timing_summary_routed.rpt -pb eqprec_min_io_timing_summary_routed.pb -rpx eqprec_min_io_timing_summary_routed.rpx -warn_on_violation
| Design       : eqprec_min_io
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  33          
TIMING-23  Warning           Combinational loop found     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (1)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: ro_inv/O (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (1)
---------------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   67          inf        0.000                      0                   67           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.492ns  (logic 1.614ns (21.547%)  route 5.878ns (78.453%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    W18                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.987     5.477    rst_n_IBUF
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.601 f  cnt[31]_i_2/O
                         net (fo=33, routed)          1.891     7.492    cnt[31]_i_2_n_0
    SLICE_X27Y26         FDCE                                         f  q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.480ns  (logic 1.614ns (21.582%)  route 5.866ns (78.418%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    W18                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.987     5.477    rst_n_IBUF
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.601 f  cnt[31]_i_2/O
                         net (fo=33, routed)          1.879     7.480    cnt[31]_i_2_n_0
    SLICE_X28Y26         FDCE                                         f  cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.480ns  (logic 1.614ns (21.582%)  route 5.866ns (78.418%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    W18                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.987     5.477    rst_n_IBUF
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.601 f  cnt[31]_i_2/O
                         net (fo=33, routed)          1.879     7.480    cnt[31]_i_2_n_0
    SLICE_X28Y26         FDCE                                         f  cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.388ns  (logic 1.614ns (21.851%)  route 5.774ns (78.149%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    W18                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.987     5.477    rst_n_IBUF
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.601 f  cnt[31]_i_2/O
                         net (fo=33, routed)          1.787     7.388    cnt[31]_i_2_n_0
    SLICE_X28Y27         FDCE                                         f  cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.388ns  (logic 1.614ns (21.851%)  route 5.774ns (78.149%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    W18                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.987     5.477    rst_n_IBUF
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.601 f  cnt[31]_i_2/O
                         net (fo=33, routed)          1.787     7.388    cnt[31]_i_2_n_0
    SLICE_X28Y27         FDCE                                         f  cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.388ns  (logic 1.614ns (21.851%)  route 5.774ns (78.149%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    W18                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.987     5.477    rst_n_IBUF
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.601 f  cnt[31]_i_2/O
                         net (fo=33, routed)          1.787     7.388    cnt[31]_i_2_n_0
    SLICE_X28Y27         FDCE                                         f  cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.388ns  (logic 1.614ns (21.851%)  route 5.774ns (78.149%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    W18                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.987     5.477    rst_n_IBUF
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.601 f  cnt[31]_i_2/O
                         net (fo=33, routed)          1.787     7.388    cnt[31]_i_2_n_0
    SLICE_X28Y27         FDCE                                         f  cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.339ns  (logic 1.614ns (21.997%)  route 5.725ns (78.003%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    W18                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.987     5.477    rst_n_IBUF
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.601 f  cnt[31]_i_2/O
                         net (fo=33, routed)          1.738     7.339    cnt[31]_i_2_n_0
    SLICE_X28Y28         FDCE                                         f  cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.339ns  (logic 1.614ns (21.997%)  route 5.725ns (78.003%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    W18                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.987     5.477    rst_n_IBUF
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.601 f  cnt[31]_i_2/O
                         net (fo=33, routed)          1.738     7.339    cnt[31]_i_2_n_0
    SLICE_X28Y28         FDCE                                         f  cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.339ns  (logic 1.614ns (21.997%)  route 5.725ns (78.003%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    W18                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.987     5.477    rst_n_IBUF
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.601 f  cnt[31]_i_2/O
                         net (fo=33, routed)          1.738     7.339    cnt[31]_i_2_n_0
    SLICE_X28Y28         FDCE                                         f  cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDCE                         0.000     0.000 r  q_reg/C
    SLICE_X27Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  q_reg/Q
                         net (fo=2, routed)           0.168     0.309    rpio26_out_OBUF
    SLICE_X27Y26         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  q_i_1/O
                         net (fo=1, routed)           0.000     0.354    q_i_1_n_0
    SLICE_X27Y26         FDCE                                         r  q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.118%)  route 0.193ns (50.882%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.193     0.334    cnt_reg_n_0_[0]
    SLICE_X28Y28         LUT5 (Prop_lut5_I0_O)        0.045     0.379 r  cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.379    cnt[7]
    SLICE_X28Y28         FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.186ns (43.584%)  route 0.241ns (56.416%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.241     0.382    cnt_reg_n_0_[0]
    SLICE_X28Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.427 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.427    cnt[3]
    SLICE_X28Y26         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.482%)  route 0.242ns (56.518%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.242     0.383    cnt_reg_n_0_[0]
    SLICE_X28Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.428 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.428    cnt[2]
    SLICE_X28Y26         FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.231ns (48.135%)  route 0.249ns (51.865%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.126     0.267    cnt_reg_n_0_[3]
    SLICE_X28Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.312 r  cnt[31]_i_4/O
                         net (fo=33, routed)          0.122     0.435    cnt[31]_i_4_n_0
    SLICE_X28Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.480 r  cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.480    cnt[5]
    SLICE_X28Y27         FDCE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.186ns (38.191%)  route 0.301ns (61.809%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.301     0.442    cnt_reg_n_0_[0]
    SLICE_X28Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.487 r  cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.487    cnt[4]
    SLICE_X28Y27         FDCE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.186ns (36.100%)  route 0.329ns (63.900%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[0]/Q
                         net (fo=34, routed)          0.329     0.470    cnt_reg_n_0_[0]
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.045     0.515 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.515    cnt[0]
    SLICE_X28Y27         FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.187ns (36.224%)  route 0.329ns (63.776%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.329     0.470    cnt_reg_n_0_[0]
    SLICE_X28Y27         LUT5 (Prop_lut5_I0_O)        0.046     0.516 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.516    cnt[1]
    SLICE_X28Y27         FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.231ns (43.536%)  route 0.300ns (56.464%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.126     0.267    cnt_reg_n_0_[3]
    SLICE_X28Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.312 r  cnt[31]_i_4/O
                         net (fo=33, routed)          0.173     0.486    cnt[31]_i_4_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I2_O)        0.045     0.531 r  cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.531    cnt[6]
    SLICE_X28Y28         FDCE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.186ns (33.921%)  route 0.362ns (66.079%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.362     0.503    cnt_reg_n_0_[0]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.045     0.548 r  cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.548    cnt[9]
    SLICE_X28Y29         FDCE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------





