<!doctype html>
<html>
    <meta charset="utf-8">
    <title>Syllabus</title>
    <link href="styles.css" rel="stylesheet" type="text/css">
    <link href='https://fonts.googleapis.com/css?family=Roboto:400,700,500' rel='stylesheet' type='text/css'>
</html>
<body>
    <div class='card'>
<h1 align="center"><a name="_Toc337684134" id="_Toc337684134">VLSI DESIGN  AND ALGORITHMS</a></h1>
<p align="center" class="Syllabus_Code"><strong>Sub Code: 10CS833</strong><br />
<h2 align="center">PART  - A</h2>
<h3><a name="_Toc337684136" id="_Toc337684136">UNIT 1: Digital Systems and VLSI</a></h3>
<p>Why  design Integrated Circuits? Integrated Circuits manufacturing, CMOS Technology,  Integrated Circuit Design Techniques, IP-based Design. <strong>6 Hours</strong></p>
<h3><a name="_Toc337684137" id="_Toc337684137">UNIT 2: Fabrication and Devices</a></h3>
<p>Fabrication  Processes, Transistors, Wires and vias, SCMOS Design Rules, Layout design and  tools. <strong>8 Hours</strong></p>
<h3><a name="_Toc337684138" id="_Toc337684138">UNIT 3:  Logic  Gates – 1</a></h3>
<p>Combinatorial  logic functions, Static Complementary gates, Switch Logic. <strong>6 Hours</strong></p>
<h3><a name="_Toc337684139" id="_Toc337684139">UNIT 4: Logic Gates – 2</a></h3>
<p>Alternative  gate Circuits, Low Power gates, Delay through resistive interconnect; Delay  through inductive interconnect, Design for yield, Gates as IP. <strong>6 Hours</strong></p>
        
    </div>
    <div class='card'>
<h2 align="center"><a name="_Toc337684140" id="_Toc337684140">PART - B</a></h2>
<h3><a name="_Toc337684141" id="_Toc337684141">UNIT 5: Combinational Logic Networks</a></h3>
<p>Standard  cell-based layout, Combinatorial network delay, Logic and interconnect design,  Power Optimization, Switch logic networks, Combinational logic testing. <strong>6  Hours</strong></p>
<h3><a name="_Toc337684142" id="_Toc337684142">UNIT 6: Sequential Machines</a></h3>
<p>Latches  and Flip-flops, Sequential systems and clocking disciplines, Clock  generators,  Sequential systems design,  Power  optimization, Design validation,  Sequential testing. <strong>6 Hours</strong></p>
<h3><a name="_Toc337684143" id="_Toc337684143">UNIT 7: Architecture Design</a></h3>
<p>Register  Transfer design, High Level Synthesis, Architecture for Low Power, Architecture  testing. <strong>6 Hours</strong></p>
<h3><a name="_Toc337684144" id="_Toc337684144">UNIT 8: Design Problems and Algorithms</a></h3>
<p>Placement  and Partitioning: Circuit Representation, Wire-length Estimation, Types of  Placement Problems, Placement Algorithms, Constructive Placement, Iterative  Improvement, Partitioning, The Kernighan-Lin Partitioning Algorithm. <br />
  Floor  Planning: Concepts, Shape functions and floor plan sizing. Routing: Types of  Local Routing Problems, Area Routing, Channel Routing, Introduction to Global Routing,  Algorithms for Global Routing. <strong>8 Hours</strong></p>
    
    </div>
    <div class='card'> 
<h4>Text Books:</h4>
<p>1.  Wayne Wolf: Modern VLSI Design - IP-Based Design, 4th Edition,  PHI Learning, 2009. (Listed topics only from Chapters 1 to 5, and 8)<br />
  2.  Sabih H. Gerez: Algorithms for VLSI Design Automation, Wiley India, 2007. (Listed  topics only from Chapters 7, 8, and 9)</p>
    
    </div>

</body>