"GL0_163MHz",6.061,"CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0","CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0"
"CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1",50,"CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1","CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1"
"CommsFPGA_top_0/BIT_CLK:Q",200,"CommsFPGA_top_0/BIT_CLK:Q","CommsFPGA_top_0/BIT_CLK:Q"
"CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/overflow_r:Q",,"CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/overflow_r:Q","CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/overflow_r:Q"
"CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r:Q",,"CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r:Q","CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r:Q"
"CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/overflow_r:Q",,"CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/overflow_r:Q","CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/overflow_r:Q"
"CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/underflow_r:Q",,"CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/underflow_r:Q","CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/underflow_r:Q"
"CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:Q",,"CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:Q","CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:Q"
"CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:Q",,"CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:Q","CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:Q"
"CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:Q",,"CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:Q","CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:Q"
"CommsFPGA_top_0/long_reset:Q",,"CommsFPGA_top_0/long_reset:Q","CommsFPGA_top_0/long_reset:Q"
"MAC_MII_RX_CLK",20,"MAC_MII_RX_CLK","MAC_MII_RX_CLK"
"MAC_MII_TX_CLK",20,"MAC_MII_TX_CLK","MAC_MII_TX_CLK"
"SPI_1_CLK[0]",,"SPI_1_CLK[0]","SPI_1_CLK[0]"
"GL0_71MHz",14.085,"m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0","m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0"
"m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT",20,"m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT","m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT"
"m2s010_som_sb_0/FABOSC_0/I_XTLOSC:CLKOUT",50,"m2s010_som_sb_0/FABOSC_0/I_XTLOSC:CLKOUT","m2s010_som_sb_0/FABOSC_0/I_XTLOSC:CLKOUT"
"GL1_20MHz",50,"CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL","CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL"
"BIT_CLK",200,"CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1:YL","CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1:YL"
