Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr 14 12:42:21 2021
| Host         : ALESI1008 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.149        0.000                      0                   15        0.240        0.000                      0                   15        4.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.149        0.000                      0                   15        0.240        0.000                      0                   15        4.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 DATAPATH/REG_B_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/FZ_o_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.188ns (31.090%)  route 2.633ns (68.910%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.718     5.321    DATAPATH/CLK
    SLICE_X0Y84          FDCE                                         r  DATAPATH/REG_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  DATAPATH/REG_B_reg[1]/Q
                         net (fo=4, routed)           0.852     6.629    DATAPATH/REG_B[1]
    SLICE_X1Y83          LUT5 (Prop_lut5_I1_O)        0.152     6.781 r  DATAPATH/FZ_o_i_7/O
                         net (fo=3, routed)           0.528     7.309    DATAPATH/FZ_o_i_7_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.332     7.641 f  DATAPATH/FZ_o_i_6/O
                         net (fo=1, routed)           0.667     8.308    DATAPATH/FZ_o_i_6_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.124     8.432 f  DATAPATH/FZ_o_i_2/O
                         net (fo=1, routed)           0.586     9.018    DATAPATH/ALU_OUT[3]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.124     9.142 r  DATAPATH/FZ_o_i_1/O
                         net (fo=1, routed)           0.000     9.142    DATAPATH/FZ
    SLICE_X0Y85          FDCE                                         r  DATAPATH/FZ_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.600    15.023    DATAPATH/CLK
    SLICE_X0Y85          FDCE                                         r  DATAPATH/FZ_o_reg/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDCE (Setup_fdce_C_D)        0.029    15.291    DATAPATH/FZ_o_reg
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             7.076ns  (required time - arrival time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/CLK_N_Hz_o_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.766ns (27.002%)  route 2.071ns (72.998%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.716     5.319    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.518     5.837 r  DISPLAY/my_ce_n_hz/COUNTER_reg[2]/Q
                         net (fo=5, routed)           1.111     6.948    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[2]
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.124     7.072 f  DISPLAY/my_ce_n_hz/COUNTER[9]_i_2/O
                         net (fo=3, routed)           0.462     7.534    DISPLAY/my_ce_n_hz/COUNTER[9]_i_2_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.124     7.658 r  DISPLAY/my_ce_n_hz/CLK_N_Hz_o_i_1/O
                         net (fo=1, routed)           0.498     8.156    DISPLAY/my_ce_n_hz/CLK_N_Hz_o_0
    SLICE_X2Y84          FDCE                                         r  DISPLAY/my_ce_n_hz/CLK_N_Hz_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.599    15.022    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y84          FDCE                                         r  DISPLAY/my_ce_n_hz/CLK_N_Hz_o_reg/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDCE (Setup_fdce_C_D)       -0.030    15.231    DISPLAY/my_ce_n_hz/CLK_N_Hz_o_reg
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  7.076    

Slack (MET) :             7.240ns  (required time - arrival time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.766ns (28.026%)  route 1.967ns (71.974%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.716     5.319    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.518     5.837 f  DISPLAY/my_ce_n_hz/COUNTER_reg[2]/Q
                         net (fo=5, routed)           1.111     6.948    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[2]
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.124     7.072 r  DISPLAY/my_ce_n_hz/COUNTER[9]_i_2/O
                         net (fo=3, routed)           0.856     7.928    DISPLAY/my_ce_n_hz/COUNTER[9]_i_2_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.052 r  DISPLAY/my_ce_n_hz/COUNTER[8]_i_1/O
                         net (fo=1, routed)           0.000     8.052    DISPLAY/my_ce_n_hz/COUNTER[8]
    SLICE_X3Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.598    15.021    DISPLAY/my_ce_n_hz/CLK
    SLICE_X3Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[8]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y83          FDCE (Setup_fdce_C_D)        0.031    15.291    DISPLAY/my_ce_n_hz/COUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                  7.240    

Slack (MET) :             7.256ns  (required time - arrival time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.794ns (28.756%)  route 1.967ns (71.244%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.716     5.319    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.518     5.837 f  DISPLAY/my_ce_n_hz/COUNTER_reg[2]/Q
                         net (fo=5, routed)           1.111     6.948    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[2]
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.124     7.072 r  DISPLAY/my_ce_n_hz/COUNTER[9]_i_2/O
                         net (fo=3, routed)           0.856     7.928    DISPLAY/my_ce_n_hz/COUNTER[9]_i_2_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I2_O)        0.152     8.080 r  DISPLAY/my_ce_n_hz/COUNTER[9]_i_1/O
                         net (fo=1, routed)           0.000     8.080    DISPLAY/my_ce_n_hz/COUNTER[9]
    SLICE_X3Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.598    15.021    DISPLAY/my_ce_n_hz/CLK
    SLICE_X3Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[9]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y83          FDCE (Setup_fdce_C_D)        0.075    15.335    DISPLAY/my_ce_n_hz/COUNTER_reg[9]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                  7.256    

Slack (MET) :             7.309ns  (required time - arrival time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.897ns (33.667%)  route 1.767ns (66.333%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.716     5.319    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.478     5.797 f  DISPLAY/my_ce_n_hz/COUNTER_reg[1]/Q
                         net (fo=6, routed)           0.900     6.696    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[1]
    SLICE_X2Y82          LUT4 (Prop_lut4_I2_O)        0.295     6.991 r  DISPLAY/my_ce_n_hz/COUNTER[7]_i_3/O
                         net (fo=2, routed)           0.868     7.859    DISPLAY/my_ce_n_hz/COUNTER[7]_i_3_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.983 r  DISPLAY/my_ce_n_hz/COUNTER[7]_i_1/O
                         net (fo=1, routed)           0.000     7.983    DISPLAY/my_ce_n_hz/COUNTER[7]
    SLICE_X3Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.597    15.020    DISPLAY/my_ce_n_hz/CLK
    SLICE_X3Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[7]/C
                         clock pessimism              0.277    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y82          FDCE (Setup_fdce_C_D)        0.031    15.292    DISPLAY/my_ce_n_hz/COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  7.309    

Slack (MET) :             7.309ns  (required time - arrival time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.897ns (33.692%)  route 1.765ns (66.308%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.716     5.319    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.478     5.797 f  DISPLAY/my_ce_n_hz/COUNTER_reg[1]/Q
                         net (fo=6, routed)           0.900     6.696    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[1]
    SLICE_X2Y82          LUT4 (Prop_lut4_I2_O)        0.295     6.991 r  DISPLAY/my_ce_n_hz/COUNTER[7]_i_3/O
                         net (fo=2, routed)           0.866     7.857    DISPLAY/my_ce_n_hz/COUNTER[7]_i_3_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.981 r  DISPLAY/my_ce_n_hz/COUNTER[6]_i_1/O
                         net (fo=1, routed)           0.000     7.981    DISPLAY/my_ce_n_hz/COUNTER[6]
    SLICE_X3Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.597    15.020    DISPLAY/my_ce_n_hz/CLK
    SLICE_X3Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[6]/C
                         clock pessimism              0.277    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y82          FDCE (Setup_fdce_C_D)        0.029    15.290    DISPLAY/my_ce_n_hz/COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                  7.309    

Slack (MET) :             7.439ns  (required time - arrival time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.802ns (35.280%)  route 1.471ns (64.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.716     5.319    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.478     5.797 r  DISPLAY/my_ce_n_hz/COUNTER_reg[1]/Q
                         net (fo=6, routed)           0.900     6.696    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[1]
    SLICE_X2Y82          LUT3 (Prop_lut3_I0_O)        0.324     7.020 r  DISPLAY/my_ce_n_hz/COUNTER[2]_i_1/O
                         net (fo=1, routed)           0.572     7.592    DISPLAY/my_ce_n_hz/COUNTER[2]
    SLICE_X2Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.597    15.020    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[2]/C
                         clock pessimism              0.299    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X2Y82          FDCE (Setup_fdce_C_D)       -0.252    15.031    DISPLAY/my_ce_n_hz/COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -7.592    
  -------------------------------------------------------------------
                         slack                                  7.439    

Slack (MET) :             7.470ns  (required time - arrival time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.994ns (38.649%)  route 1.578ns (61.351%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.717     5.320    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.518     5.838 r  DISPLAY/my_ce_n_hz/COUNTER_reg[3]/Q
                         net (fo=9, routed)           0.917     6.755    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[3]
    SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.150     6.905 r  DISPLAY/my_ce_n_hz/COUNTER[7]_i_2/O
                         net (fo=3, routed)           0.660     7.566    DISPLAY/my_ce_n_hz/COUNTER[7]_i_2_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.326     7.892 r  DISPLAY/my_ce_n_hz/COUNTER[5]_i_1/O
                         net (fo=1, routed)           0.000     7.892    DISPLAY/my_ce_n_hz/COUNTER[5]
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.598    15.021    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[5]/C
                         clock pessimism              0.299    15.320    
                         clock uncertainty           -0.035    15.284    
    SLICE_X2Y83          FDCE (Setup_fdce_C_D)        0.077    15.361    DISPLAY/my_ce_n_hz/COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  7.470    

Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.766ns (31.015%)  route 1.704ns (68.985%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.716     5.319    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.518     5.837 r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/Q
                         net (fo=9, routed)           0.844     6.681    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[4]
    SLICE_X3Y83          LUT3 (Prop_lut3_I2_O)        0.124     6.805 r  DISPLAY/my_ce_n_hz/COUNTER[3]_i_2/O
                         net (fo=1, routed)           0.860     7.664    DISPLAY/my_ce_n_hz/COUNTER[3]_i_2_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.124     7.788 r  DISPLAY/my_ce_n_hz/COUNTER[3]_i_1/O
                         net (fo=1, routed)           0.000     7.788    DISPLAY/my_ce_n_hz/COUNTER[3]
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.598    15.021    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[3]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y83          FDCE (Setup_fdce_C_D)        0.081    15.341    DISPLAY/my_ce_n_hz/COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  7.553    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.670ns (31.838%)  route 1.434ns (68.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.717     5.320    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.518     5.838 r  DISPLAY/my_ce_n_hz/COUNTER_reg[3]/Q
                         net (fo=9, routed)           1.052     6.889    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[3]
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.152     7.041 r  DISPLAY/my_ce_n_hz/COUNTER[4]_i_1/O
                         net (fo=1, routed)           0.383     7.424    DISPLAY/my_ce_n_hz/COUNTER[4]
    SLICE_X2Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.597    15.020    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y82          FDCE (Setup_fdce_C_D)       -0.252    15.007    DISPLAY/my_ce_n_hz/COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  7.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.421%)  route 0.190ns (50.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.598     1.517    DISPLAY/my_ce_n_hz/CLK
    SLICE_X3Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 f  DISPLAY/my_ce_n_hz/COUNTER_reg[6]/Q
                         net (fo=5, routed)           0.190     1.849    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[6]
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.045     1.894 r  DISPLAY/my_ce_n_hz/COUNTER[3]_i_1/O
                         net (fo=1, routed)           0.000     1.894    DISPLAY/my_ce_n_hz/COUNTER[3]
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[3]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.121     1.653    DISPLAY/my_ce_n_hz/COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.336%)  route 0.162ns (43.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.599     1.518    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  DISPLAY/my_ce_n_hz/COUNTER_reg[3]/Q
                         net (fo=9, routed)           0.162     1.844    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[3]
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.045     1.889 r  DISPLAY/my_ce_n_hz/COUNTER[5]_i_1/O
                         net (fo=1, routed)           0.000     1.889    DISPLAY/my_ce_n_hz/COUNTER[5]
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[5]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.120     1.638    DISPLAY/my_ce_n_hz/COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.256%)  route 0.169ns (44.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.599     1.518    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  DISPLAY/my_ce_n_hz/COUNTER_reg[3]/Q
                         net (fo=9, routed)           0.169     1.852    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[3]
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.045     1.897 r  DISPLAY/my_ce_n_hz/COUNTER[9]_i_1/O
                         net (fo=1, routed)           0.000     1.897    DISPLAY/my_ce_n_hz/COUNTER[9]
    SLICE_X3Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    DISPLAY/my_ce_n_hz/CLK
    SLICE_X3Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[9]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X3Y83          FDCE (Hold_fdce_C_D)         0.107     1.638    DISPLAY/my_ce_n_hz/COUNTER_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.256%)  route 0.169ns (44.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.599     1.518    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  DISPLAY/my_ce_n_hz/COUNTER_reg[3]/Q
                         net (fo=9, routed)           0.169     1.852    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[3]
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.045     1.897 r  DISPLAY/my_ce_n_hz/COUNTER[8]_i_1/O
                         net (fo=1, routed)           0.000     1.897    DISPLAY/my_ce_n_hz/COUNTER[8]
    SLICE_X3Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    DISPLAY/my_ce_n_hz/CLK
    SLICE_X3Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[8]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X3Y83          FDCE (Hold_fdce_C_D)         0.092     1.623    DISPLAY/my_ce_n_hz/COUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 DISPLAY/my_counter_n_bits/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_counter_n_bits/COUNTER_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.914%)  route 0.200ns (49.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.600     1.519    DISPLAY/my_counter_n_bits/CLK
    SLICE_X2Y84          FDCE                                         r  DISPLAY/my_counter_n_bits/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  DISPLAY/my_counter_n_bits/COUNTER_reg[1]/Q
                         net (fo=14, routed)          0.200     1.883    DISPLAY/my_counter_n_bits/COUNTER_reg[1]_0
    SLICE_X2Y84          LUT4 (Prop_lut4_I0_O)        0.043     1.926 r  DISPLAY/my_counter_n_bits/COUNTER[2]_i_1/O
                         net (fo=1, routed)           0.000     1.926    DISPLAY/my_counter_n_bits/COUNTER[2]_i_1_n_0
    SLICE_X2Y84          FDCE                                         r  DISPLAY/my_counter_n_bits/COUNTER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.871     2.036    DISPLAY/my_counter_n_bits/CLK
    SLICE_X2Y84          FDCE                                         r  DISPLAY/my_counter_n_bits/COUNTER_reg[2]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDCE (Hold_fdce_C_D)         0.131     1.650    DISPLAY/my_counter_n_bits/COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.078%)  route 0.177ns (45.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.598     1.517    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.164     1.681 r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/Q
                         net (fo=9, routed)           0.177     1.859    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[4]
    SLICE_X3Y82          LUT6 (Prop_lut6_I2_O)        0.045     1.904 r  DISPLAY/my_ce_n_hz/COUNTER[6]_i_1/O
                         net (fo=1, routed)           0.000     1.904    DISPLAY/my_ce_n_hz/COUNTER[6]
    SLICE_X3Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.869     2.034    DISPLAY/my_ce_n_hz/CLK
    SLICE_X3Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[6]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X3Y82          FDCE (Hold_fdce_C_D)         0.091     1.621    DISPLAY/my_ce_n_hz/COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.939%)  route 0.178ns (46.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.598     1.517    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.164     1.681 r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/Q
                         net (fo=9, routed)           0.178     1.860    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[4]
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.045     1.905 r  DISPLAY/my_ce_n_hz/COUNTER[7]_i_1/O
                         net (fo=1, routed)           0.000     1.905    DISPLAY/my_ce_n_hz/COUNTER[7]
    SLICE_X3Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.869     2.034    DISPLAY/my_ce_n_hz/CLK
    SLICE_X3Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[7]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X3Y82          FDCE (Hold_fdce_C_D)         0.092     1.622    DISPLAY/my_ce_n_hz/COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 DISPLAY/my_counter_n_bits/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_counter_n_bits/COUNTER_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.600     1.519    DISPLAY/my_counter_n_bits/CLK
    SLICE_X2Y84          FDCE                                         r  DISPLAY/my_counter_n_bits/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  DISPLAY/my_counter_n_bits/COUNTER_reg[1]/Q
                         net (fo=14, routed)          0.200     1.883    DISPLAY/my_counter_n_bits/COUNTER_reg[1]_0
    SLICE_X2Y84          LUT3 (Prop_lut3_I2_O)        0.045     1.928 r  DISPLAY/my_counter_n_bits/COUNTER[1]_i_1/O
                         net (fo=1, routed)           0.000     1.928    DISPLAY/my_counter_n_bits/COUNTER[1]_i_1_n_0
    SLICE_X2Y84          FDCE                                         r  DISPLAY/my_counter_n_bits/COUNTER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.871     2.036    DISPLAY/my_counter_n_bits/CLK
    SLICE_X2Y84          FDCE                                         r  DISPLAY/my_counter_n_bits/COUNTER_reg[1]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDCE (Hold_fdce_C_D)         0.120     1.639    DISPLAY/my_counter_n_bits/COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 DISPLAY/my_ce_n_hz/CLK_N_Hz_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_counter_n_bits/COUNTER_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.247ns (50.456%)  route 0.243ns (49.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.600     1.519    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y84          FDCE                                         r  DISPLAY/my_ce_n_hz/CLK_N_Hz_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.148     1.667 r  DISPLAY/my_ce_n_hz/CLK_N_Hz_o_reg/Q
                         net (fo=3, routed)           0.243     1.910    DISPLAY/my_counter_n_bits/CLK_N_Hz_o
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.099     2.009 r  DISPLAY/my_counter_n_bits/COUNTER[0]_i_1/O
                         net (fo=1, routed)           0.000     2.009    DISPLAY/my_counter_n_bits/COUNTER[0]_i_1_n_0
    SLICE_X2Y84          FDCE                                         r  DISPLAY/my_counter_n_bits/COUNTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.871     2.036    DISPLAY/my_counter_n_bits/CLK
    SLICE_X2Y84          FDCE                                         r  DISPLAY/my_counter_n_bits/COUNTER_reg[0]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDCE (Hold_fdce_C_D)         0.121     1.640    DISPLAY/my_counter_n_bits/COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.245ns (43.081%)  route 0.324ns (56.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.598     1.517    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.148     1.665 r  DISPLAY/my_ce_n_hz/COUNTER_reg[1]/Q
                         net (fo=6, routed)           0.324     1.989    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[1]
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.097     2.086 r  DISPLAY/my_ce_n_hz/COUNTER[1]_i_1/O
                         net (fo=1, routed)           0.000     2.086    DISPLAY/my_ce_n_hz/COUNTER[1]
    SLICE_X2Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.869     2.034    DISPLAY/my_ce_n_hz/CLK
    SLICE_X2Y82          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[1]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDCE (Hold_fdce_C_D)         0.131     1.648    DISPLAY/my_ce_n_hz/COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.438    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     DATAPATH/FZ_o_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     DATAPATH/REG_A_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     DATAPATH/REG_A_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     DATAPATH/REG_A_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     DATAPATH/REG_A_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     DATAPATH/REG_B_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     DATAPATH/REG_B_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     DATAPATH/REG_B_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     DATAPATH/REG_B_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     DATAPATH/REG_A_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     DATAPATH/REG_A_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     DATAPATH/REG_B_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     DATAPATH/REG_B_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     DISPLAY/my_ce_n_hz/CLK_N_Hz_o_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     DISPLAY/my_ce_n_hz/COUNTER_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     DISPLAY/my_ce_n_hz/COUNTER_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     DISPLAY/my_ce_n_hz/COUNTER_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     DISPLAY/my_ce_n_hz/COUNTER_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     DISPLAY/my_ce_n_hz/COUNTER_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     DATAPATH/REG_A_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     DATAPATH/REG_A_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     DATAPATH/REG_A_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     DATAPATH/REG_A_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     DATAPATH/REG_B_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     DATAPATH/REG_B_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     DATAPATH/REG_B_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     DATAPATH/REG_B_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     DISPLAY/my_ce_n_hz/CLK_N_Hz_o_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     DISPLAY/my_ce_n_hz/COUNTER_reg[3]/C



