{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654396487446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654396487447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 05:34:47 2022 " "Processing started: Sun Jun 05 05:34:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654396487447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654396487447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654396487447 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1654396489397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654396489553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654396489553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654396489667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU.v(17) " "Verilog HDL assignment warning at ALU.v(17): truncated value with size 32 to match size of target (4)" {  } { { "ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654396489676 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU.v(20) " "Verilog HDL assignment warning at ALU.v(20): truncated value with size 32 to match size of target (4)" {  } { { "ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654396489676 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ALU.v(11) " "Verilog HDL Always Construct warning at ALU.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654396489677 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ALU.v(16) " "Inferred latch for \"out\[0\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654396489677 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ALU.v(16) " "Inferred latch for \"out\[1\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654396489677 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ALU.v(16) " "Inferred latch for \"out\[2\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654396489677 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ALU.v(16) " "Inferred latch for \"out\[3\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654396489678 "|ALU"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[3\]\$latch " "Latch out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654396491122 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR opcode\[2\] " "Ports ENA and CLR on the latch are fed by the same signal opcode\[2\]" {  } { { "ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654396491122 ""}  } { { "ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654396491122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[0\]\$latch " "Latch out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654396491122 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE opcode\[2\] " "Ports ENA and PRE on the latch are fed by the same signal opcode\[2\]" {  } { { "ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654396491122 ""}  } { { "ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654396491122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[2\]\$latch " "Latch out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654396491122 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR opcode\[2\] " "Ports ENA and CLR on the latch are fed by the same signal opcode\[2\]" {  } { { "ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654396491122 ""}  } { { "ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654396491122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[1\]\$latch " "Latch out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654396491123 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR opcode\[2\] " "Ports ENA and CLR on the latch are fed by the same signal opcode\[2\]" {  } { { "ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654396491123 ""}  } { { "ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654396491123 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1654396491291 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1654396492356 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654396492356 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1654396492968 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1654396492968 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1654396492968 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1654396492968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654396493128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 05 05:34:53 2022 " "Processing ended: Sun Jun 05 05:34:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654396493128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654396493128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654396493128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654396493128 ""}
