Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec  6 15:15:37 2023
| Host         : AHLC00183 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Project2_timing_summary_routed.rpt -pb Project2_timing_summary_routed.pb -rpx Project2_timing_summary_routed.rpx -warn_on_violation
| Design       : Project2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       10          
HPDR-1     Warning           Port pin direction inconsistency  2           
TIMING-20  Warning           Non-clocked latch                 16          
TIMING-23  Warning           Combinational loop found          1           
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (14)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (3)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (42)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: A0 (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CE (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: RD (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: RESET (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: WR (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Control_Reg_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (3)
---------------------
 There are 3 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   67          inf        0.000                      0                   67           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CE
                            (input port)
  Destination:            Y2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.896ns  (logic 5.418ns (45.545%)  route 6.478ns (54.455%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  CE (IN)
                         net (fo=0)                   0.000     0.000    CE
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  CE_IBUF_inst/O
                         net (fo=5, routed)           1.622     3.133    CE_IBUF
    SLICE_X0Y118         LUT3 (Prop_lut3_I0_O)        0.124     3.257 r  Y1_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.300     3.557    Y1_OBUF_inst_i_2_n_0
    SLICE_X1Y118         LUT5 (Prop_lut5_I4_O)        0.124     3.681 r  Y1_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.184     3.865    Y1_OBUF
    SLICE_X1Y118         LUT5 (Prop_lut5_I2_O)        0.124     3.989 r  Y2_OBUF_inst_i_1/O
                         net (fo=5, routed)           4.371     8.360    Y2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.536    11.896 r  Y2_OBUF_inst/O
                         net (fo=0)                   0.000    11.896    Y2
    F3                                                                r  Y2 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CE
                            (input port)
  Destination:            Y1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.253ns  (logic 5.281ns (46.925%)  route 5.973ns (53.075%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  CE (IN)
                         net (fo=0)                   0.000     0.000    CE
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  CE_IBUF_inst/O
                         net (fo=5, routed)           1.622     3.133    CE_IBUF
    SLICE_X0Y118         LUT3 (Prop_lut3_I0_O)        0.124     3.257 r  Y1_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.300     3.557    Y1_OBUF_inst_i_2_n_0
    SLICE_X1Y118         LUT5 (Prop_lut5_I4_O)        0.124     3.681 r  Y1_OBUF_inst_i_1/O
                         net (fo=5, routed)           4.050     7.731    Y1_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.522    11.253 r  Y1_OBUF_inst/O
                         net (fo=0)                   0.000    11.253    Y1
    G2                                                                r  Y1 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_OBUFT[7]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.377ns  (logic 4.295ns (45.802%)  route 5.082ns (54.198%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        LDCE                         0.000     0.000 r  P_OBUFT[7]_inst_i_2/G
    SLICE_X38Y118        LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  P_OBUFT[7]_inst_i_2/Q
                         net (fo=1, routed)           1.843     2.474    P_OBUFT[7]_inst_i_2_n_0
    SLICE_X78Y118        LUT1 (Prop_lut1_I0_O)        0.124     2.598 f  P_OBUFT[7]_inst_i_1/O
                         net (fo=8, routed)           3.239     5.837    P_TRI[0]
    E6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.540     9.377 r  P_OBUFT[7]_inst/O
                         net (fo=0)                   0.000     9.377    P[7]
    E6                                                                r  P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_OBUFT[7]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.254ns  (logic 4.314ns (46.617%)  route 4.940ns (53.383%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        LDCE                         0.000     0.000 r  P_OBUFT[7]_inst_i_2/G
    SLICE_X38Y118        LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  P_OBUFT[7]_inst_i_2/Q
                         net (fo=1, routed)           1.843     2.474    P_OBUFT[7]_inst_i_2_n_0
    SLICE_X78Y118        LUT1 (Prop_lut1_I0_O)        0.124     2.598 f  P_OBUFT[7]_inst_i_1/O
                         net (fo=8, routed)           3.096     5.695    P_TRI[0]
    E7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.559     9.254 r  P_OBUFT[4]_inst/O
                         net (fo=0)                   0.000     9.254    P[4]
    E7                                                                r  P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_OBUFT[7]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.111ns  (logic 4.286ns (47.036%)  route 4.826ns (52.964%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        LDCE                         0.000     0.000 r  P_OBUFT[7]_inst_i_2/G
    SLICE_X38Y118        LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  P_OBUFT[7]_inst_i_2/Q
                         net (fo=1, routed)           1.843     2.474    P_OBUFT[7]_inst_i_2_n_0
    SLICE_X78Y118        LUT1 (Prop_lut1_I0_O)        0.124     2.598 f  P_OBUFT[7]_inst_i_1/O
                         net (fo=8, routed)           2.982     5.581    P_TRI[0]
    K1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.531     9.111 r  P_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     9.111    P[0]
    K1                                                                r  P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_OBUFT[7]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.971ns  (logic 4.285ns (47.769%)  route 4.686ns (52.231%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        LDCE                         0.000     0.000 r  P_OBUFT[7]_inst_i_2/G
    SLICE_X38Y118        LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  P_OBUFT[7]_inst_i_2/Q
                         net (fo=1, routed)           1.843     2.474    P_OBUFT[7]_inst_i_2_n_0
    SLICE_X78Y118        LUT1 (Prop_lut1_I0_O)        0.124     2.598 f  P_OBUFT[7]_inst_i_1/O
                         net (fo=8, routed)           2.842     5.441    P_TRI[0]
    J2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.530     8.971 r  P_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     8.971    P[2]
    J2                                                                r  P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_OBUFT[7]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.814ns  (logic 4.279ns (48.543%)  route 4.536ns (51.457%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        LDCE                         0.000     0.000 r  P_OBUFT[7]_inst_i_2/G
    SLICE_X38Y118        LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  P_OBUFT[7]_inst_i_2/Q
                         net (fo=1, routed)           1.843     2.474    P_OBUFT[7]_inst_i_2_n_0
    SLICE_X78Y118        LUT1 (Prop_lut1_I0_O)        0.124     2.598 f  P_OBUFT[7]_inst_i_1/O
                         net (fo=8, routed)           2.692     5.291    P_TRI[0]
    J3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.524     8.814 r  P_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     8.814    P[5]
    J3                                                                r  P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_OBUFT[7]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.672ns  (logic 4.287ns (49.432%)  route 4.385ns (50.568%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        LDCE                         0.000     0.000 r  P_OBUFT[7]_inst_i_2/G
    SLICE_X38Y118        LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  P_OBUFT[7]_inst_i_2/Q
                         net (fo=1, routed)           1.843     2.474    P_OBUFT[7]_inst_i_2_n_0
    SLICE_X78Y118        LUT1 (Prop_lut1_I0_O)        0.124     2.598 f  P_OBUFT[7]_inst_i_1/O
                         net (fo=8, routed)           2.542     5.140    P_TRI[0]
    J4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.532     8.672 r  P_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     8.672    P[6]
    J4                                                                r  P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_IOBUF[7]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.412ns  (logic 4.430ns (52.659%)  route 3.983ns (47.341%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         LDCE                         0.000     0.000 r  D_IOBUF[7]_inst_i_2/G
    SLICE_X0Y118         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  D_IOBUF[7]_inst_i_2/Q
                         net (fo=1, routed)           0.652     1.413    D_IOBUF[7]_inst_i_2_n_0
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     1.537 f  D_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.331     4.868    D_IOBUF[6]_inst/T
    G13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.545     8.412 r  D_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.412    D[6]
    G13                                                               r  D[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_OBUFT[7]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.394ns  (logic 4.299ns (51.223%)  route 4.094ns (48.777%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        LDCE                         0.000     0.000 r  P_OBUFT[7]_inst_i_2/G
    SLICE_X38Y118        LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  P_OBUFT[7]_inst_i_2/Q
                         net (fo=1, routed)           1.843     2.474    P_OBUFT[7]_inst_i_2_n_0
    SLICE_X78Y118        LUT1 (Prop_lut1_I0_O)        0.124     2.598 f  P_OBUFT[7]_inst_i_1/O
                         net (fo=8, routed)           2.251     4.849    P_TRI[0]
    F6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.544     8.394 r  P_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     8.394    P[1]
    F6                                                                r  P[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D[4]
                            (input port)
  Destination:            Data_Out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.259ns (46.375%)  route 0.300ns (53.625%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  D[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    D_IOBUF[4]_inst/IO
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  D_IOBUF[4]_inst/IBUF/O
                         net (fo=1, routed)           0.300     0.559    D_IBUF[4]
    SLICE_X0Y127         FDCE                                         r  Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[2]
                            (input port)
  Destination:            Data_Out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.606ns  (logic 0.228ns (37.647%)  route 0.378ns (62.353%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  D[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    D_IOBUF[2]_inst/IO
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  D_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           0.378     0.606    D_IBUF[2]
    SLICE_X0Y120         FDCE                                         r  Data_Out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            INTR_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.630ns  (logic 0.186ns (29.520%)  route 0.444ns (70.480%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE                         0.000     0.000 r  Control_Reg_reg[1]/C
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Control_Reg_reg[1]/Q
                         net (fo=2, routed)           0.230     0.371    p_0_in
    SLICE_X1Y118         LUT4 (Prop_lut4_I2_O)        0.045     0.416 r  D_reg[2]_i_1/O
                         net (fo=2, routed)           0.214     0.630    D_reg[2]_i_1_n_0
    SLICE_X0Y113         LDCE                                         r  INTR_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[1]
                            (input port)
  Destination:            Data_Out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.235ns (37.146%)  route 0.398ns (62.854%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  D[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    D_IOBUF[1]_inst/IO
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  D_IOBUF[1]_inst/IBUF/O
                         net (fo=2, routed)           0.398     0.633    D_IBUF[1]
    SLICE_X1Y117         FDCE                                         r  Data_Out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[3]
                            (input port)
  Destination:            Data_Out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.240ns (37.602%)  route 0.398ns (62.398%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  D[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    D_IOBUF[3]_inst/IO
    H14                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  D_IOBUF[3]_inst/IBUF/O
                         net (fo=1, routed)           0.398     0.639    D_IBUF[3]
    SLICE_X1Y117         FDCE                                         r  Data_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[7]
                            (input port)
  Destination:            Data_Out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.239ns (36.732%)  route 0.412ns (63.268%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  D[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    D_IOBUF[7]_inst/IO
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  D_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           0.412     0.651    D_IBUF[7]
    SLICE_X0Y127         FDCE                                         r  Data_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.663ns  (logic 0.186ns (28.045%)  route 0.477ns (71.955%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE                         0.000     0.000 r  Control_Reg_reg[1]/C
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Control_Reg_reg[1]/Q
                         net (fo=2, routed)           0.148     0.289    p_0_in
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.045     0.334 r  D_reg[1]_i_1/O
                         net (fo=1, routed)           0.329     0.663    D_reg[1]_i_1_n_0
    SLICE_X0Y118         LDCE                                         r  D_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[1]
                            (input port)
  Destination:            Control_Reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.235ns (34.183%)  route 0.453ns (65.817%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  D[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    D_IOBUF[1]_inst/IO
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  D_IOBUF[1]_inst/IBUF/O
                         net (fo=2, routed)           0.453     0.688    D_IBUF[1]
    SLICE_X1Y118         FDCE                                         r  Control_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.186ns (25.042%)  route 0.557ns (74.958%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE                         0.000     0.000 r  Control_Reg_reg[1]/C
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Control_Reg_reg[1]/Q
                         net (fo=2, routed)           0.230     0.371    p_0_in
    SLICE_X1Y118         LUT4 (Prop_lut4_I2_O)        0.045     0.416 r  D_reg[2]_i_1/O
                         net (fo=2, routed)           0.327     0.743    D_reg[2]_i_1_n_0
    SLICE_X0Y118         LDCE                                         r  D_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[5]
                            (input port)
  Destination:            Data_Out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.775ns  (logic 0.264ns (34.025%)  route 0.511ns (65.975%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F13                                               0.000     0.000 r  D[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    D_IOBUF[5]_inst/IO
    F13                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  D_IOBUF[5]_inst/IBUF/O
                         net (fo=1, routed)           0.511     0.775    D_IBUF[5]
    SLICE_X0Y127         FDCE                                         r  Data_Out_reg[5]/D
  -------------------------------------------------------------------    -------------------





