/*
 * Copyright (C) 2013 Seco USA Inc
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

//==================== Q7 Quad/Dual 2x256MB ====================//
//Write Leveling
DATA 4, MX6_MMDC_P0_MPWLDECTRL0,        0x001F001F //80c 
DATA 4, MX6_MMDC_P0_MPWLDECTRL1,        0x001F001F //810

//DQS gating, read delay, write delay calibration values
DATA 4, MX6_MMDC_P0_MPDGCTRL0,  0x431A0326 //83c
DATA 4, MX6_MMDC_P0_MPDGCTRL1,  0x0323031B //840
//Read calibration
DATA 4, MX6_MMDC_P0_MPRDDLCTL,  0x40343137 //848
//write calibrttion
DATA 4, MX6_MMDC_P0_MPWRDLCTL,  0x32414741 //850
// Complete calibration by forced measurement:
DATA 4, MX6_MMDC_P0_MPMUR0,     0x00000800 //8b8

//==========================================
//MMDC init:
//in DDR3, 64-bit mode, only MMDC0 is init
DATA 4, MX6_MMDC_P0_MDPDC,	0x00020036 //004 
DATA 4, MX6_MMDC_P0_MDOTC,	0x09444040 //008

DATA 4, MX6_MMDC_P0_MDCFG0,	0x54597955 //00c
DATA 4, MX6_MMDC_P0_MDCFG1,	0xFF328F64 //010
DATA 4, MX6_MMDC_P0_MDCFG2,	0x01FF00DB //014

DATA 4, MX6_MMDC_P0_MDMISC,	0x00001740 //018
DATA 4, MX6_MMDC_P0_MDSCR,	0x00008000 //01c
DATA 4, MX6_MMDC_P0_MDRWD,	0x000026D2 //02c
DATA 4, MX6_MMDC_P0_MDOR,       0x00591023 //030



/* CS0_END = 768MB (512 + 256)  in step da 256Mb -> [(2304*8/256) - 1] */
DATA 4, MX6_MMDC_P0_MDASP,	0x00000017 //040

/* SDE_1=0; ROW=3; BL=1; DSIZ=1 -> 32 bit */
DATA 4, MX6_MMDC_P0_MDCTL,	0x83190000 //000
//Initialize DDR3 on CS_0 and CS_1
DATA 4, MX6_MMDC_P0_MDSCR,	0x02088032 //01c
DATA 4, MX6_MMDC_P0_MDSCR,	0x00008033 //01c 
DATA 4, MX6_MMDC_P0_MDSCR,	0x00048031 //01c
/*P0 01c */ 
/* write 0x0940 to MR0 bank_0 (Burst Type=1 (Interlived)) */
DATA 4, MX6_MMDC_P0_MDSCR,	0x09408030 //01c
//ZQ - Calibrationi
DATA 4, MX6_MMDC_P0_MDSCR,      0x04008040 //01c
DATA 4, MX6_MMDC_P0_MDREF,      0x00007800 //020


DATA 4, MX6_MMDC_P0_MPODTCTRL,  0x00022227 //818 

DATA 4, MX6_MMDC_P0_MDPDC,      0x00025576 //004

DATA 4, MX6_MMDC_P0_MAPSR,      0x00011006 //404
DATA 4, MX6_MMDC_P0_MDSCR,      0x00000000 //01c
