

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5'
================================================================
* Date:           Fri Mar 10 17:23:19 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.352 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       42|       42|  2.100 us|  2.100 us|   42|   42|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_416_5  |       40|       40|         5|          4|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     257|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     117|    -|
|Register         |        -|    -|     132|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     132|     374|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln31_1_fu_204_p2  |         +|   0|  0|  15|           8|           7|
    |add_ln31_2_fu_229_p2  |         +|   0|  0|  15|           8|           7|
    |add_ln31_3_fu_249_p2  |         +|   0|  0|  15|           8|           7|
    |add_ln31_4_fu_269_p2  |         +|   0|  0|  15|           8|           7|
    |add_ln31_5_fu_289_p2  |         +|   0|  0|  15|           8|           7|
    |add_ln31_6_fu_309_p2  |         +|   0|  0|  15|           8|           7|
    |add_ln31_7_fu_329_p2  |         +|   0|  0|  15|           8|           7|
    |add_ln31_fu_183_p2    |         +|   0|  0|  15|           8|           7|
    |i_9_fu_160_p2         |         +|   0|  0|  13|           4|           1|
    |icmp_ln416_fu_154_p2  |      icmp|   0|  0|   9|           4|           4|
    |or_ln31_1_fu_220_p2   |        or|   0|  0|   7|           7|           2|
    |or_ln31_2_fu_240_p2   |        or|   0|  0|   7|           7|           2|
    |or_ln31_3_fu_260_p2   |        or|   0|  0|   7|           7|           3|
    |or_ln31_4_fu_280_p2   |        or|   0|  0|   7|           7|           3|
    |or_ln31_5_fu_300_p2   |        or|   0|  0|   7|           7|           3|
    |or_ln31_6_fu_320_p2   |        or|   0|  0|   7|           7|           3|
    |or_ln31_fu_194_p2     |        or|   0|  0|   7|           7|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |state_s_0_d0          |       xor|   0|  0|  64|          64|          64|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 257|         186|         144|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_8         |   9|          2|    4|          8|
    |i_fu_52                      |   9|          2|    4|          8|
    |seedbuf_address0             |  21|          5|    8|         40|
    |seedbuf_address1             |  21|          5|    8|         40|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 117|         27|   29|        109|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_52                      |   4|   0|    4|          0|
    |icmp_ln416_reg_367           |   1|   0|    1|          0|
    |seedbuf_load_1_reg_402       |   8|   0|    8|          0|
    |seedbuf_load_2_reg_422       |   8|   0|    8|          0|
    |seedbuf_load_3_reg_427       |   8|   0|    8|          0|
    |seedbuf_load_4_reg_442       |   8|   0|    8|          0|
    |seedbuf_load_5_reg_447       |   8|   0|    8|          0|
    |seedbuf_load_reg_397         |   8|   0|    8|          0|
    |shl_ln4_reg_371              |   4|   0|    7|          3|
    |state_s_0_addr_reg_391       |   4|   0|    5|          1|
    |state_s_0_load_reg_417       |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 132|   0|  136|          4|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5|  return value|
|seedbuf_address0    |  out|    8|   ap_memory|                                                          seedbuf|         array|
|seedbuf_ce0         |  out|    1|   ap_memory|                                                          seedbuf|         array|
|seedbuf_q0          |   in|    8|   ap_memory|                                                          seedbuf|         array|
|seedbuf_address1    |  out|    8|   ap_memory|                                                          seedbuf|         array|
|seedbuf_ce1         |  out|    1|   ap_memory|                                                          seedbuf|         array|
|seedbuf_q1          |   in|    8|   ap_memory|                                                          seedbuf|         array|
|state_s_0_address0  |  out|    5|   ap_memory|                                                        state_s_0|         array|
|state_s_0_ce0       |  out|    1|   ap_memory|                                                        state_s_0|         array|
|state_s_0_we0       |  out|    1|   ap_memory|                                                        state_s_0|         array|
|state_s_0_d0        |  out|   64|   ap_memory|                                                        state_s_0|         array|
|state_s_0_address1  |  out|    5|   ap_memory|                                                        state_s_0|         array|
|state_s_0_ce1       |  out|    1|   ap_memory|                                                        state_s_0|         array|
|state_s_0_q1        |   in|   64|   ap_memory|                                                        state_s_0|         array|
+--------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

