Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Nov  7 19:10:42 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 mic_1/total_bits_seen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            mic_1/build_up_audio_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.173ns  (clk_out_audio_clk_wiz rise@10.173ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.853ns (19.571%)  route 3.505ns (80.429%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.655 - 10.173 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  macw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    macw/clk_in_audio_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  macw/clkout1_buf/O
                         net (fo=291, routed)         1.621    -0.908    mic_1/clk_out
    SLICE_X3Y63          FDRE                                         r  mic_1/total_bits_seen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  mic_1/total_bits_seen_reg[1]/Q
                         net (fo=7, routed)           1.105     0.653    mic_1/total_bits_seen[1]
    SLICE_X3Y63          LUT4 (Prop_lut4_I3_O)        0.124     0.777 r  mic_1/total_bits_seen[6]_i_6/O
                         net (fo=1, routed)           0.426     1.203    mic_1/total_bits_seen[6]_i_6_n_0
    SLICE_X2Y63          LUT4 (Prop_lut4_I3_O)        0.124     1.327 f  mic_1/total_bits_seen[6]_i_4/O
                         net (fo=8, routed)           0.605     1.932    mic_1/total_bits_seen[6]_i_4_n_0
    SLICE_X1Y63          LUT4 (Prop_lut4_I1_O)        0.149     2.081 r  mic_1/build_up_audio[63]_i_1/O
                         net (fo=64, routed)          1.369     3.450    mic_1/build_up_audio[63]_i_1_n_0
    SLICE_X6Y72          FDRE                                         r  mic_1/build_up_audio_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                     10.173    10.173 r  
    N15                                               0.000    10.173 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.173    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.543 r  macw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.705    macw/clk_in_audio_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.484 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     7.071    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.162 r  macw/clkout1_buf/O
                         net (fo=291, routed)         1.493     8.655    mic_1/clk_out
    SLICE_X6Y72          FDRE                                         r  mic_1/build_up_audio_reg[34]/C
                         clock pessimism              0.561     9.215    
                         clock uncertainty           -0.107     9.108    
    SLICE_X6Y72          FDRE (Setup_fdre_C_R)       -0.732     8.376    mic_1/build_up_audio_reg[34]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -3.450    
  -------------------------------------------------------------------
                         slack                                  4.925    




