# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do CPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/samwi/Desktop/ECE3710/CPU {C:/Users/samwi/Desktop/ECE3710/CPU/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:26 on Dec 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/samwi/Desktop/ECE3710/CPU" C:/Users/samwi/Desktop/ECE3710/CPU/memory.v 
# -- Compiling module memory
# -- Compiling module ps2FlipFlop
# ** Warning: C:/Users/samwi/Desktop/ECE3710/CPU/memory.v(111): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	memory
# End time: 13:15:26 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/samwi/Desktop/ECE3710/CPU {C:/Users/samwi/Desktop/ECE3710/CPU/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:26 on Dec 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/samwi/Desktop/ECE3710/CPU" C:/Users/samwi/Desktop/ECE3710/CPU/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 13:15:26 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/samwi/Desktop/ECE3710/CPU {C:/Users/samwi/Desktop/ECE3710/CPU/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:26 on Dec 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/samwi/Desktop/ECE3710/CPU" C:/Users/samwi/Desktop/ECE3710/CPU/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 13:15:26 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/samwi/Desktop/ECE3710/CPU {C:/Users/samwi/Desktop/ECE3710/CPU/cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:26 on Dec 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/samwi/Desktop/ECE3710/CPU" C:/Users/samwi/Desktop/ECE3710/CPU/cpu.v 
# -- Compiling module cpu
# -- Compiling module bigflipflop
# -- Compiling module flipflop2
# 
# Top level modules:
# 	cpu
# End time: 13:15:26 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/samwi/Desktop/ECE3710/CPU {C:/Users/samwi/Desktop/ECE3710/CPU/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:26 on Dec 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/samwi/Desktop/ECE3710/CPU" C:/Users/samwi/Desktop/ECE3710/CPU/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:15:26 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/samwi/Desktop/ECE3710/CPU {C:/Users/samwi/Desktop/ECE3710/CPU/Alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:26 on Dec 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/samwi/Desktop/ECE3710/CPU" C:/Users/samwi/Desktop/ECE3710/CPU/Alu.v 
# -- Compiling module Alu
# 
# Top level modules:
# 	Alu
# End time: 13:15:26 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/samwi/Desktop/ECE3710/CPU {C:/Users/samwi/Desktop/ECE3710/CPU/regMux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:26 on Dec 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/samwi/Desktop/ECE3710/CPU" C:/Users/samwi/Desktop/ECE3710/CPU/regMux.v 
# -- Compiling module regMux
# 
# Top level modules:
# 	regMux
# End time: 13:15:26 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/samwi/Desktop/ECE3710/CPU {C:/Users/samwi/Desktop/ECE3710/CPU/PS2Handler.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:27 on Dec 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/samwi/Desktop/ECE3710/CPU" C:/Users/samwi/Desktop/ECE3710/CPU/PS2Handler.v 
# -- Compiling module PS2Handler
# ** Warning: C:/Users/samwi/Desktop/ECE3710/CPU/PS2Handler.v(47): (vlog-2182) 'data' might be read before written in always_comb or always @* block.
# ** Warning: C:/Users/samwi/Desktop/ECE3710/CPU/PS2Handler.v(48): (vlog-2182) 'previousData' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	PS2Handler
# End time: 13:15:27 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -vlog01compat -work work +incdir+C:/Users/samwi/Desktop/ECE3710/CPU {C:/Users/samwi/Desktop/ECE3710/CPU/cmpDecoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:27 on Dec 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/samwi/Desktop/ECE3710/CPU" C:/Users/samwi/Desktop/ECE3710/CPU/cmpDecoder.v 
# -- Compiling module cmpDecoder
# 
# Top level modules:
# 	cmpDecoder
# End time: 13:15:27 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/samwi/Desktop/ECE3710/CPU {C:/Users/samwi/Desktop/ECE3710/CPU/exmem2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:27 on Dec 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/samwi/Desktop/ECE3710/CPU" C:/Users/samwi/Desktop/ECE3710/CPU/exmem2.v 
# -- Compiling module exmem2
# 
# Top level modules:
# 	exmem2
# End time: 13:15:27 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/samwi/Desktop/ECE3710/CPU {C:/Users/samwi/Desktop/ECE3710/CPU/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:27 on Dec 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/samwi/Desktop/ECE3710/CPU" C:/Users/samwi/Desktop/ECE3710/CPU/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:15:27 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/samwi/Desktop/ECE3710/CPU {C:/Users/samwi/Desktop/ECE3710/CPU/tb_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:27 on Dec 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/samwi/Desktop/ECE3710/CPU" C:/Users/samwi/Desktop/ECE3710/CPU/tb_cpu.v 
# -- Compiling module tb_cpu
# 
# Top level modules:
# 	tb_cpu
# End time: 13:15:27 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_cpu
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_cpu 
# Start time: 13:15:27 on Dec 11,2023
# Loading work.tb_cpu
# Loading work.cpu
# Loading work.cmpDecoder
# Loading work.bigflipflop
# Loading work.flipflop2
# Loading work.datapath
# Loading work.regfile
# Loading work.Alu
# Loading work.regMux
# Loading work.FSM
# Loading work.Decoder
# Loading work.memory
# Loading work.ps2FlipFlop
# Loading work.exmem2
# Loading work.PS2Handler
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: irbk1  Hostname: DESKTOP-2EII96A  ProcessID: 7988
#           Attempting to use alternate WLF file "./wlftyq540q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyq540q
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Loading register file
# done with RF load
# Loading program file
# done with program load
restart
add wave -position insertpoint  \
sim:/tb_cpu/uut/currinstruction
restart
run
# Loading register file
# done with RF load
# Loading program file
# done with program load
run
restart
run
run
run
add wave -position insertpoint  \
sim:/tb_cpu/uut/pc
restart
run
# Loading register file
# done with RF load
# Loading program file
# done with program load
run
run
run
run
add wave -position insertpoint  \
sim:/tb_cpu/uut/FSM/current_state
add wave -position insertpoint  \
sim:/tb_cpu/uut/memIO/ps2FlipFlop/q
restart
run
# Loading register file
# done with RF load
# Loading program file
# done with program load
add wave -position insertpoint  \
sim:/tb_cpu/uut/flip/q
restart
run
# Loading register file
# done with RF load
# Loading program file
# done with program load
add wave -position insertpoint  \
sim:/tb_cpu/uut/flip/clk
run
run
restart
run
# Loading register file
# done with RF load
# Loading program file
# done with program load
add wave -position insertpoint  \
sim:/tb_cpu/uut/flip/d
restart
run
# Loading register file
# done with RF load
# Loading program file
# done with program load
run
run
# End time: 13:27:36 on Dec 11,2023, Elapsed time: 0:12:09
# Errors: 0, Warnings: 2
