;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @121, 103
	JMN 0, @0
	SUB 0, <0
	SPL 500, <332
	CMP 0, <0
	SUB 20, 0
	SUB 2, 1
	ADD -1, <-20
	ADD -1, <-20
	MOV -7, <-20
	CMP @121, 103
	MOV 12, @10
	CMP #72, @206
	CMP #72, @206
	SUB 0, -0
	DJN 13, 300
	DJN 13, 300
	CMP 270, 60
	SUB -207, <-120
	SUB 0, <0
	MOV -7, <-20
	SUB -0, @-0
	CMP @127, 106
	MOV -1, <-20
	JMN 130, 0
	MOV -7, <-20
	ADD -1, <-20
	CMP 170, 300
	CMP 170, 300
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	CMP #72, @206
	SUB 20, 0
	CMP @121, 106
	CMP #72, @206
	CMP -207, <-120
	JMP <127, 101
	SLT <300, 90
	SUB #72, @200
	SUB 20, 0
	JMP <127, 101
	MOV -7, <-20
