* No instruction-address-misaligned exception is generated for a conditional branch that is not taken.
* In particular, the sign bit for all immediates is always in bit 31 of the instruction to speed sign-extension circuitry.
