// Seed: 2346205732
module module_0 (
    input uwire id_0
    , id_6,
    input tri1 id_1,
    output supply1 id_2,
    input wor id_3,
    input wor id_4
);
  time id_7 = id_1;
  integer id_8;
endmodule
module module_1 (
    output tri   id_0,
    input  wor   id_1,
    input  tri0  id_2,
    output tri   id_3,
    input  wire  id_4,
    output logic id_5
);
  assign id_0 = id_1;
  always @(id_1) begin
    if (id_2) id_5 <= 1'd0 == id_1;
    else id_3 = 1;
  end
  module_0(
      id_2, id_4, id_0, id_1, id_2
  );
endmodule
