// Seed: 863138153
module module_0;
  wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1,
    output wire id_2,
    output logic id_3,
    input tri1 id_4,
    output logic id_5
);
  assign id_1 = -1;
  assign id_2 = 1;
  assign id_3 = id_4;
  for (id_7 = 1; -1; id_3 = 1) begin : LABEL_0
    initial begin : LABEL_1
      if (1) begin : LABEL_2
        id_5 <= id_7;
      end
    end
  end
  logic id_8;
  ;
  assign id_1 = id_8;
  assign id_3 = -1;
  assign id_7 = 1 / 1'b0;
  assign id_5 = id_8;
  always id_3 <= id_4;
  struct packed {
    id_9  id_10;
    logic id_11;
    logic id_12;
  } id_13;
  module_0 modCall_1 ();
endmodule
