// Seed: 1132503132
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wor id_3,
    output tri1 id_4,
    input tri id_5,
    input wand id_6,
    input supply1 id_7,
    output supply1 id_8,
    output wand id_9,
    input supply1 id_10,
    output supply0 id_11
    , id_21,
    input wor id_12,
    input wire id_13,
    output wand id_14,
    output tri id_15,
    input uwire id_16,
    input uwire id_17,
    output wand id_18,
    output wire id_19
);
  assign id_4 = id_17;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    output tri id_3,
    input wand id_4,
    output supply0 id_5,
    input wand id_6,
    input wire id_7,
    output logic id_8
);
  reg id_10 = "" == ({1 + (""), 1});
  module_0(
      id_5,
      id_7,
      id_4,
      id_5,
      id_5,
      id_7,
      id_6,
      id_1,
      id_0,
      id_5,
      id_1,
      id_0,
      id_2,
      id_1,
      id_5,
      id_3,
      id_7,
      id_2,
      id_3,
      id_5
  );
  assign id_5 = 1;
  always @(posedge id_1) begin
    if (1 && 1 && id_1)
      if (1) #1;
      else begin
        id_8 <= id_10;
      end
  end
endmodule
