Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 11 15:59:28 2024
| Host         : DESKTOP-G7JA666 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FIR_Test_wrapper_timing_summary_routed.rpt -pb FIR_Test_wrapper_timing_summary_routed.pb -rpx FIR_Test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Test_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                   Violations  
---------  --------  ----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert  3           
TIMING-16  Warning   Large setup violation         1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.777    -4267.737                   1325                22805        0.022        0.000                      0                22805        3.750        0.000                       0                 10117  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -7.777    -4267.737                   1325                22709        0.022        0.000                      0                22709        3.750        0.000                       0                 10117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.882        0.000                      0                   96        0.549        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1325  Failing Endpoints,  Worst Slack       -7.777ns,  Total Violation    -4267.737ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.777ns  (required time - arrival time)
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/add_ln82_12_reg_2049_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.171ns  (logic 8.766ns (51.050%)  route 8.405ns (48.950%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.734     3.028    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X70Y48         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y48         FDRE (Prop_fdre_C_Q)         0.456     3.484 f  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/Q
                         net (fo=112, routed)         0.720     4.204    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_295_0[30]
    SLICE_X71Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.328 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302/O
                         net (fo=33, routed)          0.782     5.110    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302_n_4
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.234 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_160/O
                         net (fo=2, routed)           0.857     6.091    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_160_n_4
    SLICE_X51Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.215 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_87_comp_1/O
                         net (fo=48, routed)          0.965     7.180    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0
    SLICE_X44Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.304 r  FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_comp/O
                         net (fo=1, routed)           0.811     8.116    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_n_4
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.240 r  FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_32_comp_1/O
                         net (fo=1, routed)           0.738     8.978    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/A[2]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    13.014 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.016    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_n_110
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    14.534 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1/P[4]
                         net (fo=2, routed)           1.102    15.636    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1_n_105
    SLICE_X34Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.156 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.156    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[23]_i_1_n_4
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.412 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[27]_i_1/O[2]
                         net (fo=26, routed)          1.270    17.681    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/grp_fu_544_p2[26]
    SLICE_X42Y53         LUT3 (Prop_lut3_I1_O)        0.330    18.011 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_2/O
                         net (fo=2, routed)           0.679    18.691    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_2_n_4
    SLICE_X42Y53         LUT4 (Prop_lut4_I3_O)        0.331    19.022 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_6/O
                         net (fo=1, routed)           0.000    19.022    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_6_n_4
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.398 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.398    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[27]_i_1_n_4
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.721 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[29]_i_2/O[1]
                         net (fo=2, routed)           0.478    20.199    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_780_p2__1[29]
    SLICE_X46Y54         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_12_reg_2049_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.478    12.657    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_12_reg_2049_reg[29]/C
                         clock pessimism              0.115    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X46Y54         FDRE (Setup_fdre_C_D)       -0.195    12.423    FIR_Test_i/filtDMA/filt_0/inst/add_ln82_12_reg_2049_reg[29]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -20.199    
  -------------------------------------------------------------------
                         slack                                 -7.777    

Slack (VIOLATED) :        -7.713ns  (required time - arrival time)
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.026ns  (logic 8.556ns (50.252%)  route 8.470ns (49.749%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.734     3.028    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X70Y48         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y48         FDRE (Prop_fdre_C_Q)         0.456     3.484 f  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/Q
                         net (fo=112, routed)         0.720     4.204    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_295_0[30]
    SLICE_X71Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.328 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302/O
                         net (fo=33, routed)          0.782     5.110    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302_n_4
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.234 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_160/O
                         net (fo=2, routed)           0.857     6.091    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_160_n_4
    SLICE_X51Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.215 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_87_comp_1/O
                         net (fo=48, routed)          0.965     7.180    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0
    SLICE_X44Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.304 r  FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_comp/O
                         net (fo=1, routed)           0.811     8.116    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_n_4
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.240 r  FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_32_comp_1/O
                         net (fo=1, routed)           0.738     8.978    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/A[2]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    13.014 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.016    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_n_110
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    14.534 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1/P[4]
                         net (fo=2, routed)           1.102    15.636    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1_n_105
    SLICE_X34Y58         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.566    16.202 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[23]_i_1/O[2]
                         net (fo=26, routed)          1.161    17.363    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/add_ln82_51_reg_1972_reg[31]_0[22]
    SLICE_X34Y51         LUT3 (Prop_lut3_I1_O)        0.330    17.693 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_2/O
                         net (fo=2, routed)           0.708    18.401    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_2_n_4
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.331    18.732 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_6/O
                         net (fo=1, routed)           0.000    18.732    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_6_n_4
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.108 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.108    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[23]_i_1_n_4
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.431 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[27]_i_1/O[1]
                         net (fo=2, routed)           0.624    20.054    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_594_p2[25]
    SLICE_X33Y53         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.479    12.658    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X33Y53         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[25]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)       -0.277    12.342    FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[25]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                         -20.054    
  -------------------------------------------------------------------
                         slack                                 -7.713    

Slack (VIOLATED) :        -7.703ns  (required time - arrival time)
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/add_ln82_51_reg_1972_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.063ns  (logic 8.783ns (51.474%)  route 8.280ns (48.526%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.734     3.028    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X70Y48         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y48         FDRE (Prop_fdre_C_Q)         0.456     3.484 f  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/Q
                         net (fo=112, routed)         0.720     4.204    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_295_0[30]
    SLICE_X71Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.328 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302/O
                         net (fo=33, routed)          0.782     5.110    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302_n_4
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.234 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_160/O
                         net (fo=2, routed)           0.857     6.091    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_160_n_4
    SLICE_X51Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.215 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_87_comp_1/O
                         net (fo=48, routed)          0.965     7.180    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0
    SLICE_X44Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.304 r  FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_comp/O
                         net (fo=1, routed)           0.811     8.116    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_n_4
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.240 r  FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_32_comp_1/O
                         net (fo=1, routed)           0.738     8.978    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/A[2]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    13.014 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.016    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_n_110
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    14.534 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1/P[4]
                         net (fo=2, routed)           1.102    15.636    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1_n_105
    SLICE_X34Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.156 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.156    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[23]_i_1_n_4
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.388 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[27]_i_1/O[0]
                         net (fo=26, routed)          1.180    17.568    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/add_ln82_51_reg_1972_reg[31]_0[24]
    SLICE_X34Y52         LUT3 (Prop_lut3_I1_O)        0.321    17.889 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[27]_i_4/O
                         net (fo=2, routed)           0.490    18.378    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[27]_i_4_n_4
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.328    18.706 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[27]_i_8/O
                         net (fo=1, routed)           0.000    18.706    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[27]_i_8_n_4
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.239 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.239    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[27]_i_1_n_4
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.458 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[31]_i_2/O[0]
                         net (fo=2, routed)           0.633    20.091    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_594_p2[28]
    SLICE_X35Y53         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_51_reg_1972_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.480    12.659    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X35Y53         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_51_reg_1972_reg[28]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X35Y53         FDRE (Setup_fdre_C_D)       -0.232    12.388    FIR_Test_i/filtDMA/filt_0/inst/add_ln82_51_reg_1972_reg[28]
  -------------------------------------------------------------------
                         required time                         12.388    
                         arrival time                         -20.091    
  -------------------------------------------------------------------
                         slack                                 -7.703    

Slack (VIOLATED) :        -7.687ns  (required time - arrival time)
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/add_ln82_51_reg_1972_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.035ns  (logic 8.548ns (50.180%)  route 8.487ns (49.820%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.734     3.028    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X70Y48         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y48         FDRE (Prop_fdre_C_Q)         0.456     3.484 f  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/Q
                         net (fo=112, routed)         0.720     4.204    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_295_0[30]
    SLICE_X71Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.328 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302/O
                         net (fo=33, routed)          0.782     5.110    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302_n_4
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.234 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_160/O
                         net (fo=2, routed)           0.857     6.091    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_160_n_4
    SLICE_X51Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.215 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_87_comp_1/O
                         net (fo=48, routed)          0.965     7.180    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0
    SLICE_X44Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.304 r  FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_comp/O
                         net (fo=1, routed)           0.811     8.116    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_n_4
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.240 r  FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_32_comp_1/O
                         net (fo=1, routed)           0.738     8.978    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/A[2]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    13.014 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.016    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_n_110
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    14.534 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1/P[4]
                         net (fo=2, routed)           1.102    15.636    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1_n_105
    SLICE_X34Y58         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.566    16.202 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[23]_i_1/O[2]
                         net (fo=26, routed)          1.161    17.363    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/add_ln82_51_reg_1972_reg[31]_0[22]
    SLICE_X34Y51         LUT3 (Prop_lut3_I1_O)        0.330    17.693 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_2/O
                         net (fo=2, routed)           0.708    18.401    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_2_n_4
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.331    18.732 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_6/O
                         net (fo=1, routed)           0.000    18.732    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_6_n_4
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.108 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.108    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[23]_i_1_n_4
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.423 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[27]_i_1/O[3]
                         net (fo=2, routed)           0.640    20.063    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_594_p2[27]
    SLICE_X35Y52         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_51_reg_1972_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.481    12.660    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X35Y52         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_51_reg_1972_reg[27]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X35Y52         FDRE (Setup_fdre_C_D)       -0.245    12.376    FIR_Test_i/filtDMA/filt_0/inst/add_ln82_51_reg_1972_reg[27]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                         -20.063    
  -------------------------------------------------------------------
                         slack                                 -7.687    

Slack (VIOLATED) :        -7.681ns  (required time - arrival time)
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/reg_794_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.040ns  (logic 8.758ns (51.395%)  route 8.282ns (48.605%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.734     3.028    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X70Y48         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y48         FDRE (Prop_fdre_C_Q)         0.456     3.484 f  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/Q
                         net (fo=112, routed)         0.720     4.204    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_295_0[30]
    SLICE_X71Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.328 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302/O
                         net (fo=33, routed)          0.782     5.110    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302_n_4
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.234 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_160/O
                         net (fo=2, routed)           0.857     6.091    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_160_n_4
    SLICE_X51Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.215 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_87_comp_1/O
                         net (fo=48, routed)          0.965     7.180    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0
    SLICE_X44Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.304 r  FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_comp/O
                         net (fo=1, routed)           0.811     8.116    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_n_4
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.240 r  FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_32_comp_1/O
                         net (fo=1, routed)           0.738     8.978    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/A[2]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    13.014 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.016    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_n_110
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    14.534 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1/P[4]
                         net (fo=2, routed)           1.102    15.636    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1_n_105
    SLICE_X34Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.156 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.156    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[23]_i_1_n_4
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.412 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[27]_i_1/O[2]
                         net (fo=26, routed)          1.270    17.681    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/grp_fu_544_p2[26]
    SLICE_X42Y53         LUT3 (Prop_lut3_I1_O)        0.330    18.011 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_2/O
                         net (fo=2, routed)           0.679    18.691    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_2_n_4
    SLICE_X42Y53         LUT4 (Prop_lut4_I3_O)        0.331    19.022 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_6/O
                         net (fo=1, routed)           0.000    19.022    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_6_n_4
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.398 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.398    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[27]_i_1_n_4
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.713 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[29]_i_2/O[3]
                         net (fo=2, routed)           0.355    20.068    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_780_p2__0[31]
    SLICE_X45Y54         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_794_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.478    12.657    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X45Y54         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_794_reg[31]/C
                         clock pessimism              0.115    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X45Y54         FDRE (Setup_fdre_C_D)       -0.230    12.388    FIR_Test_i/filtDMA/filt_0/inst/reg_794_reg[31]
  -------------------------------------------------------------------
                         required time                         12.388    
                         arrival time                         -20.068    
  -------------------------------------------------------------------
                         slack                                 -7.681    

Slack (VIOLATED) :        -7.676ns  (required time - arrival time)
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/reg_794_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.041ns  (logic 8.766ns (51.442%)  route 8.275ns (48.558%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.734     3.028    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X70Y48         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y48         FDRE (Prop_fdre_C_Q)         0.456     3.484 f  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/Q
                         net (fo=112, routed)         0.720     4.204    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_295_0[30]
    SLICE_X71Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.328 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302/O
                         net (fo=33, routed)          0.782     5.110    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302_n_4
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.234 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_160/O
                         net (fo=2, routed)           0.857     6.091    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_160_n_4
    SLICE_X51Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.215 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_87_comp_1/O
                         net (fo=48, routed)          0.965     7.180    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0
    SLICE_X44Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.304 r  FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_comp/O
                         net (fo=1, routed)           0.811     8.116    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_n_4
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.240 r  FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_32_comp_1/O
                         net (fo=1, routed)           0.738     8.978    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/A[2]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    13.014 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.016    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_n_110
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    14.534 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1/P[4]
                         net (fo=2, routed)           1.102    15.636    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1_n_105
    SLICE_X34Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.156 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.156    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[23]_i_1_n_4
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.412 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[27]_i_1/O[2]
                         net (fo=26, routed)          1.270    17.681    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/grp_fu_544_p2[26]
    SLICE_X42Y53         LUT3 (Prop_lut3_I1_O)        0.330    18.011 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_2/O
                         net (fo=2, routed)           0.679    18.691    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_2_n_4
    SLICE_X42Y53         LUT4 (Prop_lut4_I3_O)        0.331    19.022 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_6/O
                         net (fo=1, routed)           0.000    19.022    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_6_n_4
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.398 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.398    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[27]_i_1_n_4
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.721 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[29]_i_2/O[1]
                         net (fo=2, routed)           0.348    20.069    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_780_p2__1[29]
    SLICE_X45Y54         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_794_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.478    12.657    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X45Y54         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_794_reg[29]/C
                         clock pessimism              0.115    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X45Y54         FDRE (Setup_fdre_C_D)       -0.225    12.393    FIR_Test_i/filtDMA/filt_0/inst/reg_794_reg[29]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -20.069    
  -------------------------------------------------------------------
                         slack                                 -7.676    

Slack (VIOLATED) :        -7.676ns  (required time - arrival time)
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/add_ln82_12_reg_2049_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.081ns  (logic 8.662ns (50.711%)  route 8.419ns (49.289%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.734     3.028    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X70Y48         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y48         FDRE (Prop_fdre_C_Q)         0.456     3.484 f  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/Q
                         net (fo=112, routed)         0.720     4.204    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_295_0[30]
    SLICE_X71Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.328 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302/O
                         net (fo=33, routed)          0.782     5.110    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302_n_4
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.234 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_160/O
                         net (fo=2, routed)           0.857     6.091    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_160_n_4
    SLICE_X51Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.215 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_87_comp_1/O
                         net (fo=48, routed)          0.965     7.180    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0
    SLICE_X44Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.304 r  FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_comp/O
                         net (fo=1, routed)           0.811     8.116    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_n_4
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.240 r  FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_32_comp_1/O
                         net (fo=1, routed)           0.738     8.978    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/A[2]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    13.014 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.016    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_n_110
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    14.534 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1/P[4]
                         net (fo=2, routed)           1.102    15.636    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1_n_105
    SLICE_X34Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.156 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.156    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[23]_i_1_n_4
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.412 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[27]_i_1/O[2]
                         net (fo=26, routed)          1.270    17.681    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/grp_fu_544_p2[26]
    SLICE_X42Y53         LUT3 (Prop_lut3_I1_O)        0.330    18.011 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_2/O
                         net (fo=2, routed)           0.679    18.691    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_2_n_4
    SLICE_X42Y53         LUT4 (Prop_lut4_I3_O)        0.331    19.022 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_6/O
                         net (fo=1, routed)           0.000    19.022    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_6_n_4
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.398 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.398    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[27]_i_1_n_4
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.617 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[29]_i_2/O[0]
                         net (fo=2, routed)           0.492    20.109    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_780_p2[28]
    SLICE_X46Y54         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_12_reg_2049_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.478    12.657    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_12_reg_2049_reg[28]/C
                         clock pessimism              0.115    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X46Y54         FDRE (Setup_fdre_C_D)       -0.184    12.434    FIR_Test_i/filtDMA/filt_0/inst/add_ln82_12_reg_2049_reg[28]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                         -20.109    
  -------------------------------------------------------------------
                         slack                                 -7.676    

Slack (VIOLATED) :        -7.656ns  (required time - arrival time)
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.025ns  (logic 8.887ns (52.200%)  route 8.138ns (47.800%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.734     3.028    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X70Y48         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y48         FDRE (Prop_fdre_C_Q)         0.456     3.484 f  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/Q
                         net (fo=112, routed)         0.720     4.204    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_295_0[30]
    SLICE_X71Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.328 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302/O
                         net (fo=33, routed)          0.782     5.110    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302_n_4
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.234 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_160/O
                         net (fo=2, routed)           0.857     6.091    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_160_n_4
    SLICE_X51Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.215 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_87_comp_1/O
                         net (fo=48, routed)          0.965     7.180    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0
    SLICE_X44Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.304 r  FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_comp/O
                         net (fo=1, routed)           0.811     8.116    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_n_4
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.240 r  FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_32_comp_1/O
                         net (fo=1, routed)           0.738     8.978    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/A[2]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    13.014 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.016    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_n_110
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    14.534 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1/P[4]
                         net (fo=2, routed)           1.102    15.636    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1_n_105
    SLICE_X34Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.156 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.156    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[23]_i_1_n_4
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.388 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[27]_i_1/O[0]
                         net (fo=26, routed)          1.180    17.568    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/add_ln82_51_reg_1972_reg[31]_0[24]
    SLICE_X34Y52         LUT3 (Prop_lut3_I1_O)        0.321    17.889 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[27]_i_4/O
                         net (fo=2, routed)           0.490    18.378    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[27]_i_4_n_4
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.328    18.706 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[27]_i_8/O
                         net (fo=1, routed)           0.000    18.706    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[27]_i_8_n_4
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.239 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.239    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[27]_i_1_n_4
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.562 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[31]_i_2/O[1]
                         net (fo=2, routed)           0.491    20.053    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_594_p2__0[29]
    SLICE_X33Y53         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.479    12.658    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X33Y53         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[29]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)       -0.222    12.397    FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[29]
  -------------------------------------------------------------------
                         required time                         12.397    
                         arrival time                         -20.053    
  -------------------------------------------------------------------
                         slack                                 -7.656    

Slack (VIOLATED) :        -7.653ns  (required time - arrival time)
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/add_ln82_12_reg_2049_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.015ns  (logic 8.758ns (51.473%)  route 8.257ns (48.527%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.734     3.028    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X70Y48         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y48         FDRE (Prop_fdre_C_Q)         0.456     3.484 f  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/Q
                         net (fo=112, routed)         0.720     4.204    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_295_0[30]
    SLICE_X71Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.328 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302/O
                         net (fo=33, routed)          0.782     5.110    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302_n_4
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.234 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_160/O
                         net (fo=2, routed)           0.857     6.091    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_160_n_4
    SLICE_X51Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.215 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_87_comp_1/O
                         net (fo=48, routed)          0.965     7.180    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0
    SLICE_X44Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.304 r  FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_comp/O
                         net (fo=1, routed)           0.811     8.116    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_n_4
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.240 r  FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_32_comp_1/O
                         net (fo=1, routed)           0.738     8.978    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/A[2]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    13.014 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.016    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_n_110
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    14.534 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1/P[4]
                         net (fo=2, routed)           1.102    15.636    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1_n_105
    SLICE_X34Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.156 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.156    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[23]_i_1_n_4
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.412 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[27]_i_1/O[2]
                         net (fo=26, routed)          1.270    17.681    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/grp_fu_544_p2[26]
    SLICE_X42Y53         LUT3 (Prop_lut3_I1_O)        0.330    18.011 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_2/O
                         net (fo=2, routed)           0.679    18.691    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_2_n_4
    SLICE_X42Y53         LUT4 (Prop_lut4_I3_O)        0.331    19.022 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_6/O
                         net (fo=1, routed)           0.000    19.022    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_6_n_4
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.398 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.398    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[27]_i_1_n_4
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.713 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[29]_i_2/O[3]
                         net (fo=2, routed)           0.330    20.043    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_780_p2__0[31]
    SLICE_X46Y54         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_12_reg_2049_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.478    12.657    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_12_reg_2049_reg[31]/C
                         clock pessimism              0.115    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X46Y54         FDRE (Setup_fdre_C_D)       -0.228    12.390    FIR_Test_i/filtDMA/filt_0/inst/add_ln82_12_reg_2049_reg[31]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                         -20.043    
  -------------------------------------------------------------------
                         slack                                 -7.653    

Slack (VIOLATED) :        -7.642ns  (required time - arrival time)
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/reg_794_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.993ns  (logic 8.472ns (49.857%)  route 8.521ns (50.143%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.734     3.028    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X70Y48         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y48         FDRE (Prop_fdre_C_Q)         0.456     3.484 f  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[86]/Q
                         net (fo=112, routed)         0.720     4.204    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_295_0[30]
    SLICE_X71Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.328 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302/O
                         net (fo=33, routed)          0.782     5.110    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302_n_4
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.234 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_160/O
                         net (fo=2, routed)           0.857     6.091    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_160_n_4
    SLICE_X51Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.215 f  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_87_comp_1/O
                         net (fo=48, routed)          0.965     7.180    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0
    SLICE_X44Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.304 r  FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_comp/O
                         net (fo=1, routed)           0.811     8.116    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_n_4
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.240 r  FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_32_comp_1/O
                         net (fo=1, routed)           0.738     8.978    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/A[2]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    13.014 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.016    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_n_110
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    14.534 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1/P[4]
                         net (fo=2, routed)           1.102    15.636    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1_n_105
    SLICE_X34Y58         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.566    16.202 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[23]_i_1/O[2]
                         net (fo=26, routed)          1.259    17.461    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/grp_fu_544_p2[22]
    SLICE_X42Y52         LUT3 (Prop_lut3_I1_O)        0.330    17.791 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[23]_i_2/O
                         net (fo=2, routed)           0.637    18.427    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[23]_i_2_n_4
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.331    18.758 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[23]_i_6/O
                         net (fo=1, routed)           0.000    18.758    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[23]_i_6_n_4
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.134 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.134    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[23]_i_1_n_4
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.373 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[27]_i_1/O[2]
                         net (fo=2, routed)           0.647    20.021    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_780_p2[26]
    SLICE_X45Y53         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_794_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.478    12.657    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X45Y53         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_794_reg[26]/C
                         clock pessimism              0.115    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X45Y53         FDRE (Setup_fdre_C_D)       -0.239    12.379    FIR_Test_i/filtDMA/filt_0/inst/reg_794_reg[26]
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                         -20.021    
  -------------------------------------------------------------------
                         slack                                 -7.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 FIR_Test_i/filtDMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.376%)  route 0.177ns (55.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.659     0.995    FIR_Test_i/filtDMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X31Y101        FDRE                                         r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[30]/Q
                         net (fo=1, routed)           0.177     1.313    FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X30Y99         SRLC32E                                      r  FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.845     1.211    FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y99         SRLC32E                                      r  FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.291    FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.075%)  route 0.220ns (60.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.624     0.960    FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y128        FDSE                                         r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y128        FDSE (Prop_fdse_C_Q)         0.141     1.101 r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.220     1.321    FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc[1]
    SLICE_X49Y127        FDSE                                         r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.897     1.263    FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X49Y127        FDSE                                         r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                         clock pessimism             -0.039     1.224    
    SLICE_X49Y127        FDSE (Hold_fdse_C_D)         0.070     1.294    FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 FIR_Test_i/filtDMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.366%)  route 0.232ns (58.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.659     0.995    FIR_Test_i/filtDMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X30Y101        FDRE                                         r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[31]/Q
                         net (fo=1, routed)           0.232     1.391    FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y96         SRLC32E                                      r  FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.844     1.210    FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.358    FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[194]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[195]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.228%)  route 0.191ns (53.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.544     0.880    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X46Y76         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[194]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[194]/Q
                         net (fo=2, routed)           0.191     1.234    FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg_n_4_[194]
    SLICE_X50Y77         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[195]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.807     1.173    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X50Y77         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[195]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.059     1.197    FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[195]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[182]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[183]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.290%)  route 0.227ns (61.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.546     0.882    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X45Y77         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[182]/Q
                         net (fo=2, routed)           0.227     1.250    FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg_n_4_[182]
    SLICE_X51Y76         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.805     1.171    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X51Y76         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[183]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.070     1.206    FIR_Test_i/filtDMA/filt_0/inst/ap_CS_fsm_reg[183]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.650%)  route 0.104ns (42.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.628     0.964    FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X52Y117        FDRE                                         r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y117        FDRE (Prop_fdre_C_Q)         0.141     1.105 r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[1]/Q
                         net (fo=1, routed)           0.104     1.209    FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/gen_wr_a.gen_word_narrow.mem_reg[1]
    SLICE_X50Y116        SRL16E                                       r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.899     1.265    FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y116        SRL16E                                       r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.286     0.979    
    SLICE_X50Y116        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.162    FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/reg_730_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/add_ln82_57_reg_1929_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.348ns (78.526%)  route 0.095ns (21.474%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.563     0.899    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X37Y49         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_730_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  FIR_Test_i/filtDMA/filt_0/inst/reg_730_reg[3]/Q
                         net (fo=6, routed)           0.094     1.134    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/add_ln82_57_reg_1929_reg[31][3]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.045     1.179 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/add_ln82_57_reg_1929[3]_i_5/O
                         net (fo=1, routed)           0.000     1.179    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/add_ln82_57_reg_1929[3]_i_5_n_4
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.288 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/add_ln82_57_reg_1929_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.289    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/add_ln82_57_reg_1929_reg[3]_i_1_n_4
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.342 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/add_ln82_57_reg_1929_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.342    FIR_Test_i/filtDMA/filt_0/inst/add_ln82_57_fu_970_p2[4]
    SLICE_X36Y50         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_57_reg_1929_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.825     1.191    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X36Y50         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_57_reg_1929_reg[4]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.134     1.295    FIR_Test_i/filtDMA/filt_0/inst/add_ln82_57_reg_1929_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 FIR_Test_i/filtDMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.309%)  route 0.200ns (58.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.655     0.991    FIR_Test_i/filtDMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X27Y103        FDRE                                         r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[21]/Q
                         net (fo=1, routed)           0.200     1.332    FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X26Y96         SRLC32E                                      r  FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.843     1.209    FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.035     1.174    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.283    FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.577     0.913    FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.164    FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y97         SRL16E                                       r  FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.845     1.211    FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.112    FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.571     0.907    FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y88         FDRE                                         r  FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.110     1.158    FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y87         SRLC32E                                      r  FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.839     1.205    FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.921    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10   FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10   FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14   FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14   FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y8    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y8    FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y21   FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y21   FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y22   FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y22   FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y134  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y134  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y134  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y134  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y135  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y135  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y135  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y135  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y135  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y135  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y134  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y134  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y134  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y134  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y135  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y135  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y135  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y135  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y135  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y135  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.718ns (28.216%)  route 1.827ns (71.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.884     3.178    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDPE (Prop_fdpe_C_Q)         0.419     3.597 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.874     4.471    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y138        LUT3 (Prop_lut3_I2_O)        0.299     4.770 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.952     5.723    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y136        FDCE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.694    12.873    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y136        FDCE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.247    13.120    
                         clock uncertainty           -0.154    12.966    
    SLICE_X30Y136        FDCE (Recov_fdce_C_CLR)     -0.361    12.605    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.718ns (28.216%)  route 1.827ns (71.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.884     3.178    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDPE (Prop_fdpe_C_Q)         0.419     3.597 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.874     4.471    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y138        LUT3 (Prop_lut3_I2_O)        0.299     4.770 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.952     5.723    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y136        FDPE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.694    12.873    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y136        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.247    13.120    
                         clock uncertainty           -0.154    12.966    
    SLICE_X30Y136        FDPE (Recov_fdpe_C_PRE)     -0.361    12.605    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.718ns (28.216%)  route 1.827ns (71.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.884     3.178    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDPE (Prop_fdpe_C_Q)         0.419     3.597 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.874     4.471    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y138        LUT3 (Prop_lut3_I2_O)        0.299     4.770 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.952     5.723    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y136        FDCE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.694    12.873    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y136        FDCE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.247    13.120    
                         clock uncertainty           -0.154    12.966    
    SLICE_X30Y136        FDCE (Recov_fdce_C_CLR)     -0.319    12.647    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.718ns (28.216%)  route 1.827ns (71.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.884     3.178    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDPE (Prop_fdpe_C_Q)         0.419     3.597 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.874     4.471    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y138        LUT3 (Prop_lut3_I2_O)        0.299     4.770 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.952     5.723    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y136        FDCE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.694    12.873    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y136        FDCE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.247    13.120    
                         clock uncertainty           -0.154    12.966    
    SLICE_X30Y136        FDCE (Recov_fdce_C_CLR)     -0.319    12.647    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             6.987ns  (required time - arrival time)
  Source:                 FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.718ns (29.937%)  route 1.680ns (70.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.884     3.178    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDPE (Prop_fdpe_C_Q)         0.419     3.597 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.874     4.471    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y138        LUT3 (Prop_lut3_I2_O)        0.299     4.770 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.806     5.576    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y139        FDCE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.697    12.876    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y139        FDCE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.247    13.123    
                         clock uncertainty           -0.154    12.969    
    SLICE_X28Y139        FDCE (Recov_fdce_C_CLR)     -0.405    12.564    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                  6.987    

Slack (MET) :             6.987ns  (required time - arrival time)
  Source:                 FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.718ns (29.937%)  route 1.680ns (70.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.884     3.178    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDPE (Prop_fdpe_C_Q)         0.419     3.597 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.874     4.471    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y138        LUT3 (Prop_lut3_I2_O)        0.299     4.770 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.806     5.576    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y139        FDCE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.697    12.876    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y139        FDCE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.247    13.123    
                         clock uncertainty           -0.154    12.969    
    SLICE_X28Y139        FDCE (Recov_fdce_C_CLR)     -0.405    12.564    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                  6.987    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.718ns (30.169%)  route 1.662ns (69.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.884     3.178    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDPE (Prop_fdpe_C_Q)         0.419     3.597 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.874     4.471    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y138        LUT3 (Prop_lut3_I2_O)        0.299     4.770 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.788     5.558    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y135        FDCE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.694    12.873    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y135        FDCE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.247    13.120    
                         clock uncertainty           -0.154    12.966    
    SLICE_X29Y135        FDCE (Recov_fdce_C_CLR)     -0.405    12.561    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.718ns (30.169%)  route 1.662ns (69.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.884     3.178    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDPE (Prop_fdpe_C_Q)         0.419     3.597 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.874     4.471    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y138        LUT3 (Prop_lut3_I2_O)        0.299     4.770 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.788     5.558    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y135        FDCE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.694    12.873    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y135        FDCE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.247    13.120    
                         clock uncertainty           -0.154    12.966    
    SLICE_X29Y135        FDCE (Recov_fdce_C_CLR)     -0.405    12.561    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.718ns (30.169%)  route 1.662ns (69.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.884     3.178    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDPE (Prop_fdpe_C_Q)         0.419     3.597 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.874     4.471    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y138        LUT3 (Prop_lut3_I2_O)        0.299     4.770 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.788     5.558    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y135        FDCE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.694    12.873    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y135        FDCE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.247    13.120    
                         clock uncertainty           -0.154    12.966    
    SLICE_X29Y135        FDCE (Recov_fdce_C_CLR)     -0.405    12.561    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.718ns (30.169%)  route 1.662ns (69.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.884     3.178    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDPE (Prop_fdpe_C_Q)         0.419     3.597 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.874     4.471    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y138        LUT3 (Prop_lut3_I2_O)        0.299     4.770 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.788     5.558    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y135        FDCE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.694    12.873    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y135        FDCE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.247    13.120    
                         clock uncertainty           -0.154    12.966    
    SLICE_X29Y135        FDCE (Recov_fdce_C_CLR)     -0.405    12.561    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  7.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.382%)  route 0.325ns (63.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.638     0.974    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y139        FDRE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y139        FDRE (Prop_fdre_C_Q)         0.141     1.115 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.296    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y139        LUT3 (Prop_lut3_I1_O)        0.045     1.341 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.144     1.485    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y139        FDPE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.909     1.275    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y139        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.268     1.007    
    SLICE_X34Y139        FDPE (Remov_fdpe_C_PRE)     -0.071     0.936    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.118%)  route 0.329ns (63.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.638     0.974    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y139        FDRE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y139        FDRE (Prop_fdre_C_Q)         0.141     1.115 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.296    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y139        LUT3 (Prop_lut3_I1_O)        0.045     1.341 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.489    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y138        FDPE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.909     1.275    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.285     0.990    
    SLICE_X32Y138        FDPE (Remov_fdpe_C_PRE)     -0.071     0.919    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.118%)  route 0.329ns (63.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.638     0.974    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y139        FDRE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y139        FDRE (Prop_fdre_C_Q)         0.141     1.115 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.296    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y139        LUT3 (Prop_lut3_I1_O)        0.045     1.341 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.489    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y138        FDPE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.909     1.275    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.285     0.990    
    SLICE_X32Y138        FDPE (Remov_fdpe_C_PRE)     -0.071     0.919    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.118%)  route 0.329ns (63.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.638     0.974    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y139        FDRE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y139        FDRE (Prop_fdre_C_Q)         0.141     1.115 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.296    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y139        LUT3 (Prop_lut3_I1_O)        0.045     1.341 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.489    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y138        FDPE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.909     1.275    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.285     0.990    
    SLICE_X32Y138        FDPE (Remov_fdpe_C_PRE)     -0.071     0.919    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.118%)  route 0.329ns (63.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.638     0.974    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y139        FDRE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y139        FDRE (Prop_fdre_C_Q)         0.141     1.115 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.296    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y139        LUT3 (Prop_lut3_I1_O)        0.045     1.341 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.489    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X32Y138        FDPE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.909     1.275    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X32Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.285     0.990    
    SLICE_X32Y138        FDPE (Remov_fdpe_C_PRE)     -0.071     0.919    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.312%)  route 0.309ns (59.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.653     0.989    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y138        FDRE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y138        FDRE (Prop_fdre_C_Q)         0.164     1.153 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.105     1.258    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.045     1.303 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.204     1.507    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X29Y137        FDCE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.926     1.292    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X29Y137        FDCE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.268     1.024    
    SLICE_X29Y137        FDCE (Remov_fdce_C_CLR)     -0.092     0.932    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.312%)  route 0.309ns (59.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.653     0.989    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y138        FDRE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y138        FDRE (Prop_fdre_C_Q)         0.164     1.153 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.105     1.258    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.045     1.303 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.204     1.507    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X29Y137        FDCE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.926     1.292    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X29Y137        FDCE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.268     1.024    
    SLICE_X29Y137        FDCE (Remov_fdce_C_CLR)     -0.092     0.932    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.312%)  route 0.309ns (59.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.653     0.989    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y138        FDRE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y138        FDRE (Prop_fdre_C_Q)         0.164     1.153 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.105     1.258    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.045     1.303 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.204     1.507    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X29Y137        FDPE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.926     1.292    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X29Y137        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.268     1.024    
    SLICE_X29Y137        FDPE (Remov_fdpe_C_PRE)     -0.095     0.929    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.312%)  route 0.309ns (59.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.653     0.989    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y138        FDRE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y138        FDRE (Prop_fdre_C_Q)         0.164     1.153 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.105     1.258    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.045     1.303 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.204     1.507    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X29Y137        FDPE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.926     1.292    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X29Y137        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.268     1.024    
    SLICE_X29Y137        FDPE (Remov_fdpe_C_PRE)     -0.095     0.929    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.209ns (39.976%)  route 0.314ns (60.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.653     0.989    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y138        FDRE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y138        FDRE (Prop_fdre_C_Q)         0.164     1.153 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.105     1.258    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.045     1.303 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.208     1.512    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y137        FDCE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.926     1.292    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y137        FDCE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.268     1.024    
    SLICE_X28Y137        FDCE (Remov_fdce_C_CLR)     -0.092     0.932    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.580    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            FIR_Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.851ns  (logic 0.124ns (4.349%)  route 2.727ns (95.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.727     2.727    FIR_Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.851 r  FIR_Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.851    FIR_Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y46         FDRE                                         r  FIR_Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.580     2.759    FIR_Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y46         FDRE                                         r  FIR_Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            FIR_Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.045ns (3.766%)  route 1.150ns (96.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.150     1.150    FIR_Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.195 r  FIR_Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.195    FIR_Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y46         FDRE                                         r  FIR_Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.865     1.231    FIR_Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y46         FDRE                                         r  FIR_Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.160ns  (logic 0.606ns (5.430%)  route 10.554ns (94.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.747     3.041    FIR_Test_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y32         FDRE                                         r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          8.597    12.094    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y130        LUT1 (Prop_lut1_I0_O)        0.150    12.244 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.958    14.201    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X34Y138        FDPE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.651     2.830    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.160ns  (logic 0.606ns (5.430%)  route 10.554ns (94.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.747     3.041    FIR_Test_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y32         FDRE                                         r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          8.597    12.094    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y130        LUT1 (Prop_lut1_I0_O)        0.150    12.244 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.958    14.201    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X34Y138        FDPE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.651     2.830    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.820ns  (logic 0.606ns (5.601%)  route 10.214ns (94.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.747     3.041    FIR_Test_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y32         FDRE                                         r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          8.597    12.094    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y130        LUT1 (Prop_lut1_I0_O)        0.150    12.244 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.618    13.861    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y135        FDPE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.649     2.828    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y135        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.820ns  (logic 0.606ns (5.601%)  route 10.214ns (94.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.747     3.041    FIR_Test_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y32         FDRE                                         r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          8.597    12.094    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y130        LUT1 (Prop_lut1_I0_O)        0.150    12.244 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.618    13.861    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y135        FDPE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.649     2.828    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y135        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.471ns  (logic 0.606ns (5.787%)  route 9.865ns (94.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.747     3.041    FIR_Test_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y32         FDRE                                         r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          8.597    12.094    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y130        LUT1 (Prop_lut1_I0_O)        0.150    12.244 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.269    13.512    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y138        FDPE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.692     2.871    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.471ns  (logic 0.606ns (5.787%)  route 9.865ns (94.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.747     3.041    FIR_Test_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y32         FDRE                                         r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          8.597    12.094    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y130        LUT1 (Prop_lut1_I0_O)        0.150    12.244 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.269    13.512    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y138        FDPE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.692     2.871    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/filtDMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.669ns  (logic 0.456ns (6.838%)  route 6.213ns (93.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.747     3.041    FIR_Test_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y32         FDRE                                         r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          6.213     9.710    FIR_Test_i/filtDMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X38Y97         FDRE                                         r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.480     2.659    FIR_Test_i/filtDMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X38Y97         FDRE                                         r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/filtDMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.541ns  (logic 0.456ns (6.971%)  route 6.085ns (93.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.747     3.041    FIR_Test_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y32         FDRE                                         r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          6.085     9.582    FIR_Test_i/filtDMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X45Y105        FDRE                                         r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.652     2.831    FIR_Test_i/filtDMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X45Y105        FDRE                                         r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/filtDMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.887ns  (logic 0.141ns (4.883%)  route 2.746ns (95.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.589     0.925    FIR_Test_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y32         FDRE                                         r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          2.746     3.812    FIR_Test_i/filtDMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X45Y105        FDRE                                         r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.910     1.276    FIR_Test_i/filtDMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X45Y105        FDRE                                         r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/filtDMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.909ns  (logic 0.141ns (4.848%)  route 2.768ns (95.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.589     0.925    FIR_Test_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y32         FDRE                                         r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          2.768     3.833    FIR_Test_i/filtDMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X38Y97         FDRE                                         r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.825     1.191    FIR_Test_i/filtDMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X38Y97         FDRE                                         r  FIR_Test_i/filtDMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.569ns  (logic 0.185ns (4.049%)  route 4.384ns (95.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.589     0.925    FIR_Test_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y32         FDRE                                         r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          3.800     4.865    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y130        LUT1 (Prop_lut1_I0_O)        0.044     4.909 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.585     5.494    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y138        FDPE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.927     1.293    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.569ns  (logic 0.185ns (4.049%)  route 4.384ns (95.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.589     0.925    FIR_Test_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y32         FDRE                                         r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          3.800     4.865    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y130        LUT1 (Prop_lut1_I0_O)        0.044     4.909 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.585     5.494    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y138        FDPE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.927     1.293    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.732ns  (logic 0.185ns (3.909%)  route 4.547ns (96.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.589     0.925    FIR_Test_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y32         FDRE                                         r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          3.800     4.865    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y130        LUT1 (Prop_lut1_I0_O)        0.044     4.909 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.748     5.657    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y135        FDPE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.906     1.272    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y135        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.732ns  (logic 0.185ns (3.909%)  route 4.547ns (96.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.589     0.925    FIR_Test_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y32         FDRE                                         r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          3.800     4.865    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y130        LUT1 (Prop_lut1_I0_O)        0.044     4.909 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.748     5.657    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y135        FDPE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.906     1.272    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y135        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.888ns  (logic 0.185ns (3.784%)  route 4.703ns (96.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.589     0.925    FIR_Test_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y32         FDRE                                         r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          3.800     4.865    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y130        LUT1 (Prop_lut1_I0_O)        0.044     4.909 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.904     5.813    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X34Y138        FDPE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.909     1.275    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.888ns  (logic 0.185ns (3.784%)  route 4.703ns (96.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.589     0.925    FIR_Test_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y32         FDRE                                         r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  FIR_Test_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          3.800     4.865    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y130        LUT1 (Prop_lut1_I0_O)        0.044     4.909 f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.904     5.813    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X34Y138        FDPE                                         f  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.909     1.275    FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y138        FDPE                                         r  FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           435 Endpoints
Min Delay           435 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0/ACOUT[16]
                            (internal pin)
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/add_ln82_51_reg_1972_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.464ns  (logic 5.925ns (62.606%)  route 3.539ns (37.394%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1                      0.000     0.000 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0_n_41
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1/P[0]
                         net (fo=2, routed)           1.049     4.690    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1_n_109
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.814 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_3/O
                         net (fo=1, routed)           0.000     4.814    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_3_n_4
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.347 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry/CO[3]
                         net (fo=1, routed)           0.000     5.347    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_n_4
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.464 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.464    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry__0_n_4
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.720 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry__1/O[2]
                         net (fo=10, routed)          1.147     6.867    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/add_ln82_51_reg_1972_reg[31]_1[26]
    SLICE_X34Y52         LUT3 (Prop_lut3_I2_O)        0.330     7.197 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[27]_i_2/O
                         net (fo=2, routed)           0.708     7.905    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[27]_i_2_n_4
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.331     8.236 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[27]_i_6/O
                         net (fo=1, routed)           0.000     8.236    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[27]_i_6_n_4
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.612 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.612    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[27]_i_1_n_4
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.831 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[31]_i_2/O[0]
                         net (fo=2, routed)           0.633     9.464    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_594_p2[28]
    SLICE_X35Y53         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_51_reg_1972_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.480     2.659    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X35Y53         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_51_reg_1972_reg[28]/C

Slack:                    inf
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0/ACOUT[16]
                            (internal pin)
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/add_ln82_51_reg_1972_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.436ns  (logic 6.023ns (63.830%)  route 3.413ns (36.170%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1                      0.000     0.000 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0_n_41
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1/P[0]
                         net (fo=2, routed)           1.049     4.690    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1_n_109
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.814 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_3/O
                         net (fo=1, routed)           0.000     4.814    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_3_n_4
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.347 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry/CO[3]
                         net (fo=1, routed)           0.000     5.347    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_n_4
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.579 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry__0/O[0]
                         net (fo=10, routed)          1.232     6.811    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/add_ln82_51_reg_1972_reg[31]_1[20]
    SLICE_X34Y51         LUT3 (Prop_lut3_I2_O)        0.319     7.130 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_4/O
                         net (fo=2, routed)           0.490     7.620    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_4_n_4
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.328     7.948 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_8/O
                         net (fo=1, routed)           0.000     7.948    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_8_n_4
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.481 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.481    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[23]_i_1_n_4
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.796 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[27]_i_1/O[3]
                         net (fo=2, routed)           0.640     9.436    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_594_p2[27]
    SLICE_X35Y52         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_51_reg_1972_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.481     2.660    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X35Y52         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_51_reg_1972_reg[27]/C

Slack:                    inf
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0/ACOUT[16]
                            (internal pin)
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.428ns  (logic 6.031ns (63.971%)  route 3.397ns (36.029%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1                      0.000     0.000 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0_n_41
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1/P[0]
                         net (fo=2, routed)           1.049     4.690    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1_n_109
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.814 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_3/O
                         net (fo=1, routed)           0.000     4.814    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_3_n_4
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.347 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry/CO[3]
                         net (fo=1, routed)           0.000     5.347    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_n_4
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.579 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry__0/O[0]
                         net (fo=10, routed)          1.232     6.811    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/add_ln82_51_reg_1972_reg[31]_1[20]
    SLICE_X34Y51         LUT3 (Prop_lut3_I2_O)        0.319     7.130 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_4/O
                         net (fo=2, routed)           0.490     7.620    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_4_n_4
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.328     7.948 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_8/O
                         net (fo=1, routed)           0.000     7.948    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_8_n_4
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.481 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.481    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[23]_i_1_n_4
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.804 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[27]_i_1/O[1]
                         net (fo=2, routed)           0.624     9.428    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_594_p2[25]
    SLICE_X33Y53         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.479     2.658    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X33Y53         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[25]/C

Slack:                    inf
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0/ACOUT[16]
                            (internal pin)
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.426ns  (logic 6.029ns (63.962%)  route 3.397ns (36.038%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1                      0.000     0.000 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0_n_41
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1/P[0]
                         net (fo=2, routed)           1.049     4.690    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1_n_109
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.814 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_3/O
                         net (fo=1, routed)           0.000     4.814    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_3_n_4
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.347 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry/CO[3]
                         net (fo=1, routed)           0.000     5.347    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_n_4
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.464 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.464    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry__0_n_4
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.720 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry__1/O[2]
                         net (fo=10, routed)          1.147     6.867    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/add_ln82_51_reg_1972_reg[31]_1[26]
    SLICE_X34Y52         LUT3 (Prop_lut3_I2_O)        0.330     7.197 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[27]_i_2/O
                         net (fo=2, routed)           0.708     7.905    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[27]_i_2_n_4
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.331     8.236 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[27]_i_6/O
                         net (fo=1, routed)           0.000     8.236    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[27]_i_6_n_4
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.612 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.612    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[27]_i_1_n_4
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.935 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[31]_i_2/O[1]
                         net (fo=2, routed)           0.491     9.426    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_594_p2__0[29]
    SLICE_X33Y53         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.479     2.658    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X33Y53         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[29]/C

Slack:                    inf
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0/ACOUT[16]
                            (internal pin)
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.318ns  (logic 5.925ns (63.585%)  route 3.393ns (36.415%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1                      0.000     0.000 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0_n_41
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1/P[0]
                         net (fo=2, routed)           1.049     4.690    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1_n_109
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.814 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_3/O
                         net (fo=1, routed)           0.000     4.814    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_3_n_4
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.347 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry/CO[3]
                         net (fo=1, routed)           0.000     5.347    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_n_4
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.464 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.464    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry__0_n_4
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.720 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry__1/O[2]
                         net (fo=10, routed)          1.147     6.867    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/add_ln82_51_reg_1972_reg[31]_1[26]
    SLICE_X34Y52         LUT3 (Prop_lut3_I2_O)        0.330     7.197 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[27]_i_2/O
                         net (fo=2, routed)           0.708     7.905    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[27]_i_2_n_4
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.331     8.236 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[27]_i_6/O
                         net (fo=1, routed)           0.000     8.236    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[27]_i_6_n_4
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.612 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.612    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[27]_i_1_n_4
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.831 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[31]_i_2/O[0]
                         net (fo=2, routed)           0.487     9.318    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_594_p2[28]
    SLICE_X33Y53         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.479     2.658    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X33Y53         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[28]/C

Slack:                    inf
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/add_ln82_12_reg_2049_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.307ns  (logic 5.775ns (62.053%)  route 3.532ns (37.947%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1                      0.000     0.000 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_n_41
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1/P[4]
                         net (fo=2, routed)           1.102     4.743    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1_n_105
    SLICE_X34Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.263 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.263    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[23]_i_1_n_4
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.519 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[27]_i_1/O[2]
                         net (fo=26, routed)          1.270     6.789    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/grp_fu_544_p2[26]
    SLICE_X42Y53         LUT3 (Prop_lut3_I1_O)        0.330     7.119 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_2/O
                         net (fo=2, routed)           0.679     7.798    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_2_n_4
    SLICE_X42Y53         LUT4 (Prop_lut4_I3_O)        0.331     8.129 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_6/O
                         net (fo=1, routed)           0.000     8.129    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_6_n_4
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.505 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.505    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[27]_i_1_n_4
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.828 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[29]_i_2/O[1]
                         net (fo=2, routed)           0.478     9.307    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_780_p2__1[29]
    SLICE_X46Y54         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_12_reg_2049_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.478     2.657    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_12_reg_2049_reg[29]/C

Slack:                    inf
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0/ACOUT[16]
                            (internal pin)
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.304ns  (logic 5.927ns (63.704%)  route 3.377ns (36.296%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1                      0.000     0.000 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0_n_41
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1/P[0]
                         net (fo=2, routed)           1.049     4.690    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1_n_109
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.814 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_3/O
                         net (fo=1, routed)           0.000     4.814    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_3_n_4
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.347 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry/CO[3]
                         net (fo=1, routed)           0.000     5.347    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_n_4
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.579 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry__0/O[0]
                         net (fo=10, routed)          1.232     6.811    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/add_ln82_51_reg_1972_reg[31]_1[20]
    SLICE_X34Y51         LUT3 (Prop_lut3_I2_O)        0.319     7.130 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_4/O
                         net (fo=2, routed)           0.490     7.620    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_4_n_4
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.328     7.948 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_8/O
                         net (fo=1, routed)           0.000     7.948    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_8_n_4
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.481 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.481    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[23]_i_1_n_4
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.700 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.604     9.304    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_594_p2[24]
    SLICE_X33Y53         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.479     2.658    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X33Y53         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[24]/C

Slack:                    inf
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0/ACOUT[16]
                            (internal pin)
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.301ns  (logic 5.753ns (61.857%)  route 3.548ns (38.143%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1                      0.000     0.000 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0_n_41
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1/P[0]
                         net (fo=2, routed)           1.049     4.690    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1_n_109
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.814 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_3/O
                         net (fo=1, routed)           0.000     4.814    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_3_n_4
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.347 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry/CO[3]
                         net (fo=1, routed)           0.000     5.347    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_n_4
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.579 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry__0/O[0]
                         net (fo=10, routed)          1.232     6.811    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/add_ln82_51_reg_1972_reg[31]_1[20]
    SLICE_X34Y51         LUT3 (Prop_lut3_I2_O)        0.319     7.130 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_4/O
                         net (fo=2, routed)           0.490     7.620    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_4_n_4
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.328     7.948 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_8/O
                         net (fo=1, routed)           0.000     7.948    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_8_n_4
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.526 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[23]_i_1/O[2]
                         net (fo=2, routed)           0.775     9.301    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_594_p2[22]
    SLICE_X33Y50         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.480     2.659    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X33Y50         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_714_reg[22]/C

Slack:                    inf
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0/ACOUT[16]
                            (internal pin)
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/add_ln82_51_reg_1972_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.300ns  (logic 5.947ns (63.943%)  route 3.353ns (36.057%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1                      0.000     0.000 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0_n_41
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1/P[0]
                         net (fo=2, routed)           1.049     4.690    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1_n_109
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.814 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_3/O
                         net (fo=1, routed)           0.000     4.814    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_3_n_4
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.347 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry/CO[3]
                         net (fo=1, routed)           0.000     5.347    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_n_4
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.579 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry__0/O[0]
                         net (fo=10, routed)          1.232     6.811    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/add_ln82_51_reg_1972_reg[31]_1[20]
    SLICE_X34Y51         LUT3 (Prop_lut3_I2_O)        0.319     7.130 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_4/O
                         net (fo=2, routed)           0.490     7.620    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_4_n_4
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.328     7.948 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_8/O
                         net (fo=1, routed)           0.000     7.948    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_8_n_4
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.481 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.481    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[23]_i_1_n_4
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.720 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[27]_i_1/O[2]
                         net (fo=2, routed)           0.581     9.300    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_594_p2[26]
    SLICE_X35Y52         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_51_reg_1972_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.481     2.660    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X35Y52         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_51_reg_1972_reg[26]/C

Slack:                    inf
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/add_ln82_86_reg_1977_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.295ns  (logic 6.845ns (73.639%)  route 2.450ns (26.361%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1                      0.000     0.000 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product__0_n_41
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product__1/P[0]
                         net (fo=2, routed)           1.314     4.955    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product__1_n_109
    SLICE_X32Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.475 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product_carry_n_4
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.798 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product_carry__0/O[1]
                         net (fo=1, routed)           0.604     6.401    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product__2[5]
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.306     6.707 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/add_ln82_77_reg_1879[23]_i_4/O
                         net (fo=1, routed)           0.000     6.707    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/add_ln82_77_reg_1879[23]_i_4_n_4
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.257 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/add_ln82_77_reg_1879_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.257    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/add_ln82_77_reg_1879_reg[23]_i_1_n_4
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.605 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/add_ln82_77_reg_1879_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.531     8.136    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product__1_0[25]
    SLICE_X36Y36         LUT2 (Prop_lut2_I0_O)        0.303     8.439 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/add_ln82_86_reg_1977[27]_i_4/O
                         net (fo=1, routed)           0.000     8.439    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/add_ln82_86_reg_1977[27]_i_4_n_4
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.972 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/add_ln82_86_reg_1977_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.972    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/add_ln82_86_reg_1977_reg[27]_i_1_n_4
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.295 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/add_ln82_86_reg_1977_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.295    FIR_Test_i/filtDMA/filt_0/inst/add_ln82_86_fu_1003_p2[29]
    SLICE_X36Y37         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_86_reg_1977_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       1.491     2.670    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X36Y37         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/add_ln82_86_reg_1977_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.630ns (79.287%)  route 0.165ns (20.713%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1                      0.000     0.000 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0_n_41
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[14])
                                                      0.521     0.523 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1/P[14]
                         net (fo=1, routed)           0.163     0.686    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1_n_95
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.731 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722[31]_i_3/O
                         net (fo=1, routed)           0.000     0.731    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722[31]_i_3_n_4
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.795 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722_reg[31]_i_2/O[3]
                         net (fo=3, routed)           0.000     0.795    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_553_p2[31]
    SLICE_X34Y44         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.830     1.196    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X34Y44         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[31]/C

Slack:                    inf
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.630ns (78.178%)  route 0.176ns (21.822%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1                      0.000     0.000 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0_n_41
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[2])
                                                      0.521     0.523 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1/P[2]
                         net (fo=2, routed)           0.174     0.697    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1_n_107
    SLICE_X34Y41         LUT2 (Prop_lut2_I0_O)        0.045     0.742 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722[19]_i_2/O
                         net (fo=1, routed)           0.000     0.742    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722[19]_i_2_n_4
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.806 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722_reg[19]_i_1/O[3]
                         net (fo=5, routed)           0.000     0.806    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_553_p2[19]
    SLICE_X34Y41         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.829     1.195    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X34Y41         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[19]/C

Slack:                    inf
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.630ns (78.178%)  route 0.176ns (21.822%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1                      0.000     0.000 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0_n_41
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[10])
                                                      0.521     0.523 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1/P[10]
                         net (fo=2, routed)           0.174     0.697    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1_n_99
    SLICE_X34Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.742 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722[27]_i_2/O
                         net (fo=1, routed)           0.000     0.742    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722[27]_i_2_n_4
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.806 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722_reg[27]_i_1/O[3]
                         net (fo=5, routed)           0.000     0.806    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_553_p2[27]
    SLICE_X34Y43         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.830     1.196    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X34Y43         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[27]/C

Slack:                    inf
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.632ns (74.862%)  route 0.212ns (25.138%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1                      0.000     0.000 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0_n_41
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[12])
                                                      0.521     0.523 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1/P[12]
                         net (fo=2, routed)           0.210     0.733    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1_n_97
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.778 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722[31]_i_5/O
                         net (fo=1, routed)           0.000     0.778    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722[31]_i_5_n_4
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.844 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722_reg[31]_i_2/O[1]
                         net (fo=5, routed)           0.000     0.844    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_553_p2[29]
    SLICE_X34Y44         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.830     1.196    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X34Y44         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[29]/C

Slack:                    inf
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.632ns (74.645%)  route 0.215ns (25.355%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1                      0.000     0.000 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0_n_41
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      0.521     0.523 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1/P[0]
                         net (fo=2, routed)           0.213     0.736    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1_n_109
    SLICE_X34Y41         LUT2 (Prop_lut2_I0_O)        0.045     0.781 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722[19]_i_4/O
                         net (fo=1, routed)           0.000     0.781    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722[19]_i_4_n_4
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.847 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722_reg[19]_i_1/O[1]
                         net (fo=5, routed)           0.000     0.847    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_553_p2[17]
    SLICE_X34Y41         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.829     1.195    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X34Y41         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[17]/C

Slack:                    inf
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.632ns (74.645%)  route 0.215ns (25.355%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1                      0.000     0.000 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0_n_41
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      0.521     0.523 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1/P[4]
                         net (fo=2, routed)           0.213     0.736    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1_n_105
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.045     0.781 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722[23]_i_4/O
                         net (fo=1, routed)           0.000     0.781    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722[23]_i_4_n_4
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.847 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722_reg[23]_i_1/O[1]
                         net (fo=5, routed)           0.000     0.847    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_553_p2[21]
    SLICE_X34Y42         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.829     1.195    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X34Y42         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[21]/C

Slack:                    inf
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.632ns (74.645%)  route 0.215ns (25.355%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1                      0.000     0.000 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0_n_41
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      0.521     0.523 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1/P[8]
                         net (fo=2, routed)           0.213     0.736    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1_n_101
    SLICE_X34Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.781 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722[27]_i_4/O
                         net (fo=1, routed)           0.000     0.781    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722[27]_i_4_n_4
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.847 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722_reg[27]_i_1/O[1]
                         net (fo=5, routed)           0.000     0.847    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_553_p2[25]
    SLICE_X34Y43         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.830     1.196    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X34Y43         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[25]/C

Slack:                    inf
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/mul_ln82_reg_1280_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.630ns (73.105%)  route 0.232ns (26.895%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1                      0.000     0.000 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_n_41
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[2])
                                                      0.521     0.523 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1/P[2]
                         net (fo=2, routed)           0.230     0.753    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1_n_107
    SLICE_X34Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.798 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280[19]_i_2/O
                         net (fo=1, routed)           0.000     0.798    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280[19]_i_2_n_4
    SLICE_X34Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.862 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[19]_i_1/O[3]
                         net (fo=26, routed)          0.000     0.862    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_544_p2[19]
    SLICE_X34Y57         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/mul_ln82_reg_1280_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.824     1.190    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X34Y57         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/mul_ln82_reg_1280_reg[19]/C

Slack:                    inf
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/mul_ln82_reg_1280_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.632ns (73.170%)  route 0.232ns (26.830%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1                      0.000     0.000 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_n_41
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      0.521     0.523 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1/P[0]
                         net (fo=2, routed)           0.230     0.753    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1_n_109
    SLICE_X34Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.798 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280[19]_i_4/O
                         net (fo=1, routed)           0.000     0.798    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280[19]_i_4_n_4
    SLICE_X34Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.864 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[19]_i_1/O[1]
                         net (fo=26, routed)          0.000     0.864    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_544_p2[17]
    SLICE_X34Y57         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/mul_ln82_reg_1280_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.824     1.190    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X34Y57         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/mul_ln82_reg_1280_reg[17]/C

Slack:                    inf
  Source:                 FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.631ns (72.986%)  route 0.234ns (27.014%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1                      0.000     0.000 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0_n_41
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[13])
                                                      0.521     0.523 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1/P[13]
                         net (fo=2, routed)           0.232     0.755    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1_n_96
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.800 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722[31]_i_4/O
                         net (fo=1, routed)           0.000     0.800    FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722[31]_i_4_n_4
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.865 r  FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722_reg[31]_i_2/O[2]
                         net (fo=5, routed)           0.000     0.865    FIR_Test_i/filtDMA/filt_0/inst/grp_fu_553_p2[30]
    SLICE_X34Y44         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FIR_Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10124, routed)       0.830     1.196    FIR_Test_i/filtDMA/filt_0/inst/ap_clk
    SLICE_X34Y44         FDRE                                         r  FIR_Test_i/filtDMA/filt_0/inst/reg_722_reg[30]/C





