<profile>

<section name = "Vitis HLS Report for 'AlignStatic_Pipeline_4'" level="0">
<item name = "Date">Thu Oct 26 16:51:33 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">BasicKernel</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.474 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">258, 258, 1.032 us, 1.032 us, 258, 258, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">256, 256, 2, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 35, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 44, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_n_2_fu_128_p2">+, 0, 0, 16, 9, 1</column>
<column name="icmp_ln212_fu_122_p2">icmp, 0, 0, 17, 9, 10</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_p_n_1">9, 2, 9, 18</column>
<column name="p_n_fu_42">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="init_row_score_addr_reg_195">8, 0, 8, 0</column>
<column name="p_n_fu_42">9, 0, 9, 0</column>
<column name="preserved_row_buffer_3_addr_reg_207">8, 0, 8, 0</column>
<column name="preserved_row_buffer_4_addr_reg_213">8, 0, 8, 0</column>
<column name="preserved_row_buffer_addr_reg_201">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AlignStatic_Pipeline_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AlignStatic_Pipeline_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AlignStatic_Pipeline_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AlignStatic_Pipeline_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AlignStatic_Pipeline_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AlignStatic_Pipeline_4, return value</column>
<column name="init_row_score_address0">out, 8, ap_memory, init_row_score, array</column>
<column name="init_row_score_ce0">out, 1, ap_memory, init_row_score, array</column>
<column name="init_row_score_we0">out, 1, ap_memory, init_row_score, array</column>
<column name="init_row_score_d0">out, 48, ap_memory, init_row_score, array</column>
<column name="init_row_score_address1">out, 8, ap_memory, init_row_score, array</column>
<column name="init_row_score_ce1">out, 1, ap_memory, init_row_score, array</column>
<column name="init_row_score_q1">in, 48, ap_memory, init_row_score, array</column>
<column name="preserved_row_buffer_address0">out, 8, ap_memory, preserved_row_buffer, array</column>
<column name="preserved_row_buffer_ce0">out, 1, ap_memory, preserved_row_buffer, array</column>
<column name="preserved_row_buffer_we0">out, 1, ap_memory, preserved_row_buffer, array</column>
<column name="preserved_row_buffer_d0">out, 16, ap_memory, preserved_row_buffer, array</column>
<column name="preserved_row_buffer_address1">out, 8, ap_memory, preserved_row_buffer, array</column>
<column name="preserved_row_buffer_ce1">out, 1, ap_memory, preserved_row_buffer, array</column>
<column name="preserved_row_buffer_q1">in, 16, ap_memory, preserved_row_buffer, array</column>
<column name="preserved_row_buffer_3_address0">out, 8, ap_memory, preserved_row_buffer_3, array</column>
<column name="preserved_row_buffer_3_ce0">out, 1, ap_memory, preserved_row_buffer_3, array</column>
<column name="preserved_row_buffer_3_we0">out, 1, ap_memory, preserved_row_buffer_3, array</column>
<column name="preserved_row_buffer_3_d0">out, 16, ap_memory, preserved_row_buffer_3, array</column>
<column name="preserved_row_buffer_3_address1">out, 8, ap_memory, preserved_row_buffer_3, array</column>
<column name="preserved_row_buffer_3_ce1">out, 1, ap_memory, preserved_row_buffer_3, array</column>
<column name="preserved_row_buffer_3_q1">in, 16, ap_memory, preserved_row_buffer_3, array</column>
<column name="preserved_row_buffer_4_address0">out, 8, ap_memory, preserved_row_buffer_4, array</column>
<column name="preserved_row_buffer_4_ce0">out, 1, ap_memory, preserved_row_buffer_4, array</column>
<column name="preserved_row_buffer_4_we0">out, 1, ap_memory, preserved_row_buffer_4, array</column>
<column name="preserved_row_buffer_4_d0">out, 16, ap_memory, preserved_row_buffer_4, array</column>
<column name="preserved_row_buffer_4_address1">out, 8, ap_memory, preserved_row_buffer_4, array</column>
<column name="preserved_row_buffer_4_ce1">out, 1, ap_memory, preserved_row_buffer_4, array</column>
<column name="preserved_row_buffer_4_q1">in, 16, ap_memory, preserved_row_buffer_4, array</column>
</table>
</item>
</section>
</profile>
