INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vivehanandhaa/Traffic_light_controller/Traffic_light_controller.srcs/sources_1/new/Design_TLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module tlc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vivehanandhaa/Traffic_light_controller/Traffic_light_controller.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
