// Seed: 1588169649
module module_0 (
    input supply0 id_0,
    output wor id_1,
    output wire id_2,
    input supply1 id_3,
    output wand id_4,
    output supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input wand id_8,
    input tri id_9,
    output uwire id_10,
    input uwire id_11,
    input wor id_12,
    input wor id_13,
    output uwire id_14,
    output uwire id_15,
    output uwire id_16,
    input supply0 id_17,
    input tri id_18,
    output wor id_19,
    input tri1 id_20,
    output tri id_21,
    input wand id_22
    , id_28,
    input supply1 id_23,
    input wand id_24,
    input wire id_25,
    input wand id_26
);
  wire id_29;
  wire id_30;
  assign module_1.id_29 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input wor id_2,
    output supply1 id_3,
    output wand id_4,
    output wor id_5,
    input wor id_6,
    input uwire id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wand id_10,
    input wire id_11,
    input wor id_12,
    output wire id_13,
    input tri0 id_14,
    input supply0 id_15,
    output tri id_16,
    output supply1 id_17,
    input supply1 id_18,
    output tri id_19,
    output wand id_20,
    input supply0 id_21,
    input wor id_22,
    input tri id_23,
    input wire id_24,
    input wire id_25,
    input supply0 id_26,
    input supply0 id_27,
    input tri1 id_28,
    input wor id_29
    , id_41,
    output wand id_30,
    output supply0 id_31,
    input uwire id_32,
    output wire id_33,
    input tri0 id_34,
    input wor id_35,
    input wire id_36,
    input tri id_37,
    input uwire id_38,
    output tri0 id_39
);
  if (id_41) wire id_42;
  tri1 id_43;
  if ((id_43) & 1) begin : LABEL_0
    wire id_44;
  end else begin : LABEL_0
    wire id_45;
    wire id_46;
    always #1;
    assign id_41[1] = 1;
  end
  module_0 modCall_1 (
      id_34,
      id_0,
      id_20,
      id_12,
      id_17,
      id_16,
      id_30,
      id_35,
      id_34,
      id_14,
      id_3,
      id_11,
      id_29,
      id_27,
      id_1,
      id_5,
      id_16,
      id_37,
      id_38,
      id_3,
      id_38,
      id_3,
      id_27,
      id_14,
      id_27,
      id_28,
      id_9
  );
  wire id_47;
endmodule
