{"response":"Title: Microsoft PowerPoint - DispUFPelFinal  -  Somente Leitura\n\nURL Source: blob://pdf/482a1fed-33ec-44bc-8b40-7a070917cf0e\n\nMarkdown Content:\nDigital Inverter  \n\n> In Out\n\nDigital Inverter  \n\n> VDD\n> Vin Vout\n\nDigital Inverter \n\n> VDD\n> VOUT\n\nMOSFET \n\nVG > V T\n\nVS = 0 \n\nn+ \n\nVD ï‚» 0\n\nn+ \n\nsubstrato tipo-pCarga de InversÃ£o ( Qi )\n\nx\n\nx=0 x=L ï€¨ ï€©I V VDS GS Tï€½ ï€­\n\nï¢\n\n2\n\n2\n\n.Digital Inverter MOSFET Digital Inverter \n\nVDD \n\nVIN \n\nVOUT \n\nCL = C Gate + C Int 1 -> 0 Output Transition 0 -> 1 Output Transition Digital Inverter: Propagation Delay t P\n\nVOUT \n\nQ = C . V DD ID\n\nÎ”Q = Î”t . I D = C . V DD \n\nÎ”t = tP = . ð‘«ð‘« \n\n> ð‘«\n\nDigital Inverter: Power Dissipation \n\nVOUT \n\nQ = C . V DD ID\n\nEnergy = Q . V  \n\n> ðŸ\n\n= ð‘«ð‘« \n\n> ðŸ\n\nDigital Inverter: Increasing V DD \n\nVOUT \n\nQ = C . V DD ID\n\nEnergy = Q . V \n\nà¬¶ = ð‘«ð‘« \n\nðŸ \n\nÎ”t = t P = C . VDD \n\nID\n\n~ ð‘«ð‘« \n\nð‘«ð‘« \n\nðŸ ~ C\n\nVDD \n\nIDsat â‰ˆ Â½ Î¼C ox (W/L g)(V G â€“ V T)2Digital Inverter: Propagation Delay tP\n\nEnergy/transition = C L * V dd 2\n\nPower = Energy/transition * f = C L * V dd 2 * f \n\nVin Vout \n\nCL\n\n> Vdd\n\nBenchmarks \n\nIntrinsic Speed: CV/I \n\nEnergy Dissipation: CV 2\n\nIntegration Density \n\nSubthreshold slope, I ON /I OFF \n\nScalability and Manufacturability Traditional Scaling \n\nIncrease Performance: \n\nFaster, smaller, lower power \n\nIncrease Integration Density: \n\nMore functions and memory (transistors) per \n\nchip for the same money Traditional Scaling \n\nIDsat â‰ˆ Â½ Cox Î¼( W/L)(V G â€“ V T)2\n\nCG = C ox W L IDsat ~ C ox W / L \n\n=Îµ oÎµs/Tox \n\nïƒ˜Reduce Gate \n\nOxide Thickness \n\nïƒ˜Reduce Physical \n\nGate Length (L) \n\nïƒ˜Reduce Physical \n\nGate Width (W) Scaling \n\nIncrease Performance: \n\nf ~ C / I D\n\nChip Power ~ f . N Transistors . V DD 2 . C L\n\nIncrease Integration Density: \n\nMore functions and memory (transistors) per chip \n\nfor the same money: Transistor area ~ W.L Scaling of Interconnections \n\n- Closer metal lines: C INT \n\n- More metal layers (levels) C INT \n\n- Thinner metal lines C INT \n\nOverall Scaling Impact on C INT Scaling of T ox : Tunneling \n\nRemember: Overall Scaling Impact on C INT \n\nIDsat ~ C ox W / L \n\nCox =Îµ oÎµs/Tox \n\nf ?Equivalent Scaling \n\nIDsat â‰ˆ Â½ Cox Î¼ (W/L) (V G â€“ V T)2\n\n=Îµ oÎµs/T ox \n\nïƒ˜Increase Gate Dielectric \n\nConstant (K) \n\nïƒ  New Material \n\nïƒ˜Increase Mobility (Î¼) ïƒ \n\nNew Materials/Process \n\nf3D (FinFET) Device Architecture: Driven By I Dsat and \n\nIntegration Density\n","elapsed_time_ms":2129.98}