-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    imgBayer_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    imgBayer_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgBayer_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgBayer_empty_n : IN STD_LOGIC;
    imgBayer_read : OUT STD_LOGIC;
    imgG_din : OUT STD_LOGIC_VECTOR (29 downto 0);
    imgG_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgG_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgG_full_n : IN STD_LOGIC;
    imgG_write : OUT STD_LOGIC;
    p_lcssa51995209 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa51985207 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa51975205 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa51965203 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa51955201 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50385080 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50375078 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50355076 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50345074 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50335072 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50315070 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50305068 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50295066 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50275064 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50265062 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50255060 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50235058 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50225056 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50215054 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa50195052 : IN STD_LOGIC_VECTOR (9 downto 0);
    loopWidth : IN STD_LOGIC_VECTOR (16 downto 0);
    empty : IN STD_LOGIC_VECTOR (0 downto 0);
    xor_r : IN STD_LOGIC_VECTOR (14 downto 0);
    cmp689 : IN STD_LOGIC_VECTOR (0 downto 0);
    out_y : IN STD_LOGIC_VECTOR (16 downto 0);
    zext_ln275 : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp170 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp84 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out_ap_vld : OUT STD_LOGIC;
    p_out1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out1_ap_vld : OUT STD_LOGIC;
    p_out2 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out2_ap_vld : OUT STD_LOGIC;
    p_out3 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out3_ap_vld : OUT STD_LOGIC;
    p_out4 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out4_ap_vld : OUT STD_LOGIC;
    p_out5 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out5_ap_vld : OUT STD_LOGIC;
    p_out6 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out6_ap_vld : OUT STD_LOGIC;
    p_out7 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out7_ap_vld : OUT STD_LOGIC;
    p_out8 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out8_ap_vld : OUT STD_LOGIC;
    p_out9 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out9_ap_vld : OUT STD_LOGIC;
    p_out10 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out10_ap_vld : OUT STD_LOGIC;
    p_out11 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out11_ap_vld : OUT STD_LOGIC;
    p_out12 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out12_ap_vld : OUT STD_LOGIC;
    p_out13 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out13_ap_vld : OUT STD_LOGIC;
    p_out14 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out14_ap_vld : OUT STD_LOGIC;
    p_out15 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out15_ap_vld : OUT STD_LOGIC;
    p_out16 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out16_ap_vld : OUT STD_LOGIC;
    p_out17 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out17_ap_vld : OUT STD_LOGIC;
    p_out18 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out18_ap_vld : OUT STD_LOGIC;
    p_out19 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out19_ap_vld : OUT STD_LOGIC );
end;


architecture behav of design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv17_1FFFE : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln318_reg_3768 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_reg_3772 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp84_read_reg_3751 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op124_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tmp_53_reg_3831 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3831_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln318_fu_953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal DIV1_TABLE_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_q2 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_q3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV2_TABLE_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal DIV2_TABLE_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal imgG_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal imgBayer_blk_n : STD_LOGIC;
    signal empty_147_reg_650 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_148_reg_660 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_150_reg_670 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_152_reg_689 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_155_reg_708 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_718 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_718_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal g_2_reg_718_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_718_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_718_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_718_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_718_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_718_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_718_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_718_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_718_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_718_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_718_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_718_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_157_reg_728 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_159_reg_747 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_162_reg_766 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_163_reg_776 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_165_reg_786 : STD_LOGIC_VECTOR (9 downto 0);
    signal cmp84_read_read_fu_332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3768_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3768_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3768_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3768_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3768_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3768_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3768_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3768_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3768_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3768_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3768_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3768_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3768_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3768_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_fu_983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_reg_3772_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal linebuf_yuv_addr_reg_3776 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_1_addr_reg_3782 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_1_addr_reg_3782_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_2_addr_reg_3788 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_2_addr_reg_3788_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_3_addr_reg_3794 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_3_addr_reg_3794_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal cmp147_fu_989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp147_reg_3800 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp147_reg_3800_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_fu_1005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3824 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3824_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3824_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3824_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3824_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3824_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3824_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3824_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3824_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3824_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3824_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3824_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3824_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3824_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3824_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3824_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3831_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3831_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3831_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3831_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3831_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3831_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3831_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3831_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3831_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3831_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3831_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3831_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3831_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3831_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal LineBufVal_reg_3835 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load73_reg_3851 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load73_reg_3851_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load73_reg_3851_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load73_reg_3851_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load73_reg_3851_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load73_reg_3851_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load73_reg_3851_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load73_reg_3851_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load73_reg_3851_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load73_reg_3851_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load73_reg_3851_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load73_reg_3851_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load73_reg_3851_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load71_reg_3856 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load71_reg_3856_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load71_reg_3856_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load71_reg_3856_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load71_reg_3856_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load71_reg_3856_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load71_reg_3856_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load71_reg_3856_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load71_reg_3856_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load71_reg_3856_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load71_reg_3856_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load71_reg_3856_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load71_reg_3856_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load69_reg_3861 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load69_reg_3861_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load69_reg_3861_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load69_reg_3861_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load69_reg_3861_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load69_reg_3861_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load69_reg_3861_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load69_reg_3861_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load69_reg_3861_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load69_reg_3861_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load69_reg_3861_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load69_reg_3861_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load69_reg_3861_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load67_reg_3866 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load67_reg_3866_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load67_reg_3866_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load67_reg_3866_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load67_reg_3866_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load67_reg_3866_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load67_reg_3866_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load67_reg_3866_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load67_reg_3866_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load67_reg_3866_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load67_reg_3866_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load67_reg_3866_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load67_reg_3866_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load65_reg_3871 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load65_reg_3871_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load65_reg_3871_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load65_reg_3871_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load65_reg_3871_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load65_reg_3871_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load65_reg_3871_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load65_reg_3871_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load65_reg_3871_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load65_reg_3871_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load65_reg_3871_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load65_reg_3871_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load65_reg_3871_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load64_reg_3876 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load64_reg_3876_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load64_reg_3876_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load64_reg_3876_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load64_reg_3876_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load64_reg_3876_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load64_reg_3876_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load64_reg_3876_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load64_reg_3876_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load64_reg_3876_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load64_reg_3876_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load64_reg_3876_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load64_reg_3876_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load63_reg_3882 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load63_reg_3882_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load63_reg_3882_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load63_reg_3882_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load63_reg_3882_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load63_reg_3882_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load63_reg_3882_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load63_reg_3882_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load63_reg_3882_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load63_reg_3882_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load63_reg_3882_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load63_reg_3882_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load63_reg_3882_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load62_reg_3887 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load62_reg_3887_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load62_reg_3887_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load62_reg_3887_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load62_reg_3887_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load62_reg_3887_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load62_reg_3887_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load62_reg_3887_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load62_reg_3887_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load62_reg_3887_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load62_reg_3887_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load62_reg_3887_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load62_reg_3887_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load61_reg_3892 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load61_reg_3892_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load61_reg_3892_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load61_reg_3892_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load61_reg_3892_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load61_reg_3892_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load61_reg_3892_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load61_reg_3892_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load61_reg_3892_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load61_reg_3892_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load61_reg_3892_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load61_reg_3892_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load61_reg_3892_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load60_reg_3898 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load60_reg_3898_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load60_reg_3898_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load60_reg_3898_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load60_reg_3898_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load60_reg_3898_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load60_reg_3898_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load60_reg_3898_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load60_reg_3898_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load60_reg_3898_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load60_reg_3898_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load60_reg_3898_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load60_reg_3898_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load59_reg_3903 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load59_reg_3903_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load59_reg_3903_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load59_reg_3903_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load59_reg_3903_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load59_reg_3903_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load59_reg_3903_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load59_reg_3903_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load59_reg_3903_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load59_reg_3903_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load59_reg_3903_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load59_reg_3903_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load59_reg_3903_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load58_reg_3908 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load58_reg_3908_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load58_reg_3908_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load58_reg_3908_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load58_reg_3908_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load58_reg_3908_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load58_reg_3908_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load58_reg_3908_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load58_reg_3908_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load58_reg_3908_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load58_reg_3908_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load58_reg_3908_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load58_reg_3908_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load57_reg_3914 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load57_reg_3914_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load57_reg_3914_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load57_reg_3914_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load57_reg_3914_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load57_reg_3914_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load57_reg_3914_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load57_reg_3914_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load57_reg_3914_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load57_reg_3914_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load57_reg_3914_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load57_reg_3914_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load57_reg_3914_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load56_reg_3919 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load56_reg_3919_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load56_reg_3919_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load56_reg_3919_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load56_reg_3919_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load56_reg_3919_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load56_reg_3919_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load56_reg_3919_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load56_reg_3919_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load56_reg_3919_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load56_reg_3919_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load56_reg_3919_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load56_reg_3919_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load55_reg_3924 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load55_reg_3924_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load55_reg_3924_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load55_reg_3924_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load55_reg_3924_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load55_reg_3924_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load55_reg_3924_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load55_reg_3924_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load55_reg_3924_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load55_reg_3924_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load55_reg_3924_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load55_reg_3924_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load55_reg_3924_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load54_reg_3930 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load54_reg_3930_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load54_reg_3930_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load54_reg_3930_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load54_reg_3930_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load54_reg_3930_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load54_reg_3930_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load54_reg_3930_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load54_reg_3930_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load54_reg_3930_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load54_reg_3930_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load54_reg_3930_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load54_reg_3930_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load53_reg_3935 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load53_reg_3935_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load53_reg_3935_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load53_reg_3935_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load53_reg_3935_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load53_reg_3935_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load53_reg_3935_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load53_reg_3935_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load53_reg_3935_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load53_reg_3935_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load53_reg_3935_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load53_reg_3935_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load53_reg_3935_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load52_reg_3940 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load52_reg_3940_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load52_reg_3940_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load52_reg_3940_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load52_reg_3940_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load52_reg_3940_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load52_reg_3940_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load52_reg_3940_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load52_reg_3940_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load52_reg_3940_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load52_reg_3940_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load52_reg_3940_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load52_reg_3940_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load51_reg_3946 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load51_reg_3946_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load51_reg_3946_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load51_reg_3946_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load51_reg_3946_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load51_reg_3946_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load51_reg_3946_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load51_reg_3946_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load51_reg_3946_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load51_reg_3946_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load51_reg_3946_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load51_reg_3946_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load51_reg_3946_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_3951 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_3951_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_3951_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_3951_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_3951_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_3951_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_3951_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_3951_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_3951_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_3951_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_3951_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_3951_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_3951_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_2_fu_1121_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_6_fu_1152_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_10_fu_1181_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_14_fu_1210_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_18_fu_1241_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln465_fu_1773_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_reg_3981 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_reg_3981_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_1_fu_1777_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_1_reg_3987 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_1_reg_3987_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_2_fu_1781_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_2_reg_3992 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_2_reg_3992_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_3_fu_1785_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_3_reg_3997 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_3_reg_3997_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln465_fu_1789_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln465_reg_4003 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln465_1_fu_1795_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln465_1_reg_4008 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_fu_1801_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_reg_4013 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_reg_4013_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_1_fu_1805_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_1_reg_4018 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_1_reg_4018_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_2_fu_1809_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_2_reg_4024 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_2_reg_4024_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_3_fu_1813_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_3_reg_4030 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_3_reg_4030_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln466_fu_1817_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln466_reg_4035 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln466_1_fu_1823_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln466_1_reg_4040 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_fu_1829_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_reg_4045 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_reg_4045_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_1_fu_1833_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_1_reg_4050 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_1_reg_4050_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln467_fu_1837_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln467_reg_4055 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_fu_1843_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_reg_4060 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_reg_4060_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_1_fu_1847_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_1_reg_4065 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_1_reg_4065_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln468_fu_1851_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln468_reg_4070 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln468_1_fu_1857_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln468_1_reg_4075 : STD_LOGIC_VECTOR (12 downto 0);
    signal SD_reg_4080 : STD_LOGIC_VECTOR (9 downto 0);
    signal SD_reg_4080_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal SD_reg_4080_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal SD_1_reg_4085 : STD_LOGIC_VECTOR (9 downto 0);
    signal SD_1_reg_4085_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal SD_1_reg_4085_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ave_fu_2045_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_4090 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_4090_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_4090_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_4090_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_4090_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_4090_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_4090_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_fu_2057_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_4095 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_4095_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_4095_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_4095_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_4095_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_4095_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_4095_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_4095_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_fu_2066_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_4100 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_4100_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_4100_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_4100_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_4100_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_4100_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_4100_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_4100_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_fu_2078_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_4105 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_4105_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_4105_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_4105_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_4105_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_4105_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_4105_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal mean_fu_2132_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_reg_4110 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_1_fu_2188_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_1_reg_4118 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_2_fu_2244_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_2_reg_4126 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_3_fu_2300_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_3_reg_4134 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln476_fu_2444_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln476_reg_4142 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln476_1_fu_2450_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln476_1_reg_4147 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln477_fu_2592_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln477_reg_4152 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln477_1_fu_2598_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln477_1_reg_4157 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln478_fu_2740_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln478_reg_4162 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln478_1_fu_2746_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln478_1_reg_4167 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln479_fu_2888_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln479_reg_4172 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln479_1_fu_2894_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln479_1_reg_4177 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_8_reg_4202 : STD_LOGIC_VECTOR (8 downto 0);
    signal w_8_reg_4202_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_8_reg_4202_pp0_iter9_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_3_fu_3108_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_3_reg_4208 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_3_reg_4208_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_3_reg_4208_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_5_fu_3122_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_5_reg_4213 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_5_reg_4213_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_5_reg_4213_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_7_reg_4218 : STD_LOGIC_VECTOR (8 downto 0);
    signal w_7_reg_4218_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_7_reg_4218_pp0_iter9_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln495_fu_3146_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln495_reg_4224 : STD_LOGIC_VECTOR (8 downto 0);
    signal norm_reg_4234 : STD_LOGIC_VECTOR (17 downto 0);
    signal lshr_ln_reg_4242 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_1_reg_4247 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_1_reg_4247_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_2_reg_4252 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_2_reg_4252_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_3_reg_4257 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln504_1_fu_3278_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln504_1_reg_4282 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln504_2_fu_3284_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln504_2_reg_4287 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln504_2_fu_3302_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln504_2_reg_4302 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln504_1_reg_4308 : STD_LOGIC_VECTOR (12 downto 0);
    signal g_1_fu_3383_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_1_reg_4313 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_4318 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln510_fu_3408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln510_reg_4324 : STD_LOGIC_VECTOR (0 downto 0);
    signal linebuf_yuv_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_3_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuf_yuv_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_2_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuf_yuv_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_1_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuf_yuv_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_03845_45013_ph_reg_641 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_03845_45013_ph_reg_641 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_147_phi_fu_653_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_16_fu_1225_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_147_reg_650 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_148_phi_fu_663_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_17_fu_1233_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_148_reg_660 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_150_phi_fu_673_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_19_fu_1248_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_150_reg_670 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_151_phi_fu_683_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_8_fu_1167_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_151_reg_680 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_152_phi_fu_692_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_9_fu_1174_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_152_reg_689 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_154_phi_fu_702_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_11_fu_1187_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_154_reg_699 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_155_phi_fu_711_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_12_fu_1194_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_155_reg_708 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_g_2_phi_fu_721_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_13_fu_1202_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_g_2_reg_718 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_157_phi_fu_731_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_15_fu_1217_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_157_reg_728 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_158_phi_fu_741_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_fu_1105_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_158_reg_738 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_159_phi_fu_750_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_1_fu_1113_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_159_reg_747 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_161_phi_fu_760_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_3_fu_1128_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_161_reg_757 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_162_phi_fu_769_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_4_fu_1136_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_162_reg_766 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_163_phi_fu_779_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_5_fu_1144_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_163_reg_776 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_165_phi_fu_789_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_7_fu_1159_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_165_reg_786 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_149_reg_796 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_149_reg_796 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_149_reg_796 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_149_reg_796 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_153_reg_805 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_153_reg_805 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_153_reg_805 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_153_reg_805 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_156_reg_814 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_156_reg_814 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_156_reg_814 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_156_reg_814 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_160_reg_823 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_160_reg_823 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_160_reg_823 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_160_reg_823 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_164_reg_832 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_164_reg_832 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_164_reg_832 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_164_reg_832 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln318_fu_965_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_fu_3020_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_1_fu_3051_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_2_fu_3072_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_3_fu_3093_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln497_fu_3177_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal x_fu_232 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal x_11_fu_959_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_z : STD_LOGIC_VECTOR (16 downto 0);
    signal empty_127_fu_236 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_128_fu_240 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_129_fu_244 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_130_fu_248 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_131_fu_252 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_132_fu_256 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_133_fu_260 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_134_fu_264 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_135_fu_268 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_136_fu_272 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_137_fu_276 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_138_fu_280 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_139_fu_284 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_140_fu_288 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_141_fu_292 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_142_fu_296 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_143_fu_300 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_144_fu_304 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_145_fu_308 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_146_fu_312 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal imgBayer_read_local : STD_LOGIC;
    signal or_ln587_3_fu_3470_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal imgG_write_local : STD_LOGIC;
    signal linebuf_yuv_ce1_local : STD_LOGIC;
    signal linebuf_yuv_we0_local : STD_LOGIC;
    signal linebuf_yuv_ce0_local : STD_LOGIC;
    signal linebuf_yuv_1_ce1_local : STD_LOGIC;
    signal linebuf_yuv_1_we0_local : STD_LOGIC;
    signal PixBufVal_fu_1256_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuf_yuv_1_ce0_local : STD_LOGIC;
    signal linebuf_yuv_2_ce1_local : STD_LOGIC;
    signal linebuf_yuv_2_we0_local : STD_LOGIC;
    signal select_ln403_1_fu_1263_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuf_yuv_2_ce0_local : STD_LOGIC;
    signal linebuf_yuv_3_ce1_local : STD_LOGIC;
    signal linebuf_yuv_3_we0_local : STD_LOGIC;
    signal select_ln403_2_fu_1271_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuf_yuv_3_ce0_local : STD_LOGIC;
    signal DIV1_TABLE_ce3_local : STD_LOGIC;
    signal DIV1_TABLE_ce2_local : STD_LOGIC;
    signal DIV1_TABLE_ce1_local : STD_LOGIC;
    signal DIV1_TABLE_ce0_local : STD_LOGIC;
    signal DIV2_TABLE_ce0_local : STD_LOGIC;
    signal out_x_fu_973_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln275_cast_fu_841_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln279_fu_979_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln439_fu_995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln439_fu_1001_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln585_fu_1011_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln_fu_1393_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln450_fu_1401_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln450_4_fu_1417_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln450_fu_1421_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln450_2_fu_1409_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln3_fu_1433_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln451_2_fu_1449_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln450_1_fu_1405_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln451_fu_1453_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln451_fu_1441_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln451_3_fu_1459_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln4_fu_1469_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln452_fu_1477_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln452_2_fu_1485_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln452_fu_1489_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln451_1_fu_1445_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln5_fu_1501_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln452_1_fu_1481_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln450_3_fu_1413_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln453_fu_1513_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln453_fu_1509_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln453_1_fu_1519_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln6_fu_1529_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln454_fu_1537_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln454_2_fu_1545_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln454_fu_1549_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln7_fu_1561_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln454_1_fu_1541_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln455_2_fu_1577_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln455_fu_1581_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln455_fu_1569_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln455_3_fu_1587_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln8_fu_1597_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln456_fu_1605_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln455_1_fu_1573_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln456_fu_1609_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln9_fu_1621_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln457_1_fu_1633_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln457_fu_1637_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln457_fu_1629_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln457_2_fu_1643_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1_fu_1653_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln458_1_fu_1665_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln458_fu_1669_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln458_fu_1661_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln458_2_fu_1675_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln2_fu_1685_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln459_fu_1697_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln459_fu_1693_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln459_1_fu_1703_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln10_fu_1713_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln460_1_fu_1725_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln460_fu_1729_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln460_fu_1721_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln460_2_fu_1735_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln11_fu_1745_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln461_fu_1757_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln461_fu_1753_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln461_1_fu_1763_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_fu_1427_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_2_fu_1495_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_4_fu_1555_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_6_fu_1615_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_1_fu_1463_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_3_fu_1523_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_9_fu_1707_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_11_fu_1767_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_5_fu_1591_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_7_fu_1647_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_8_fu_1679_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_10_fu_1739_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln483_fu_1863_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_24_fu_1869_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_46_fu_1879_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_24_fu_1873_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_16_fu_1887_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln483_1_fu_1899_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_25_fu_1905_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_47_fu_1915_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_25_fu_1909_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_17_fu_1923_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln483_fu_1895_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln483_1_fu_1931_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln483_fu_1935_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln484_fu_1951_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_26_fu_1957_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_48_fu_1967_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_26_fu_1961_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_18_fu_1975_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln484_1_fu_1987_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_27_fu_1993_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_49_fu_2003_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_27_fu_1997_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_19_fu_2011_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln484_fu_1983_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln484_1_fu_2019_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln484_fu_2023_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln465_5_fu_2042_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln465_4_fu_2039_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln466_5_fu_2054_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln466_4_fu_2051_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln467_2_fu_2063_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln468_3_fu_2075_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln468_2_fu_2072_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln472_fu_2092_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_1_fu_2098_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln472_2_fu_2112_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_1_fu_2108_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_26_fu_2084_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln472_1_fu_2126_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_3_fu_2122_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_2_fu_2148_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_4_fu_2154_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln472_5_fu_2168_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_5_fu_2164_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_27_fu_2140_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln472_3_fu_2182_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_7_fu_2178_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_4_fu_2204_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_7_fu_2210_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln472_8_fu_2224_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_8_fu_2220_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_28_fu_2196_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln472_5_fu_2238_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_9_fu_2234_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_6_fu_2260_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_s_fu_2266_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln472_3_fu_2280_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_10_fu_2276_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_fu_2252_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln472_7_fu_2294_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_11_fu_2290_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln476_fu_2308_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_fu_2312_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_30_fu_2322_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_fu_2316_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_fu_2330_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln476_1_fu_2342_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_9_fu_2346_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_31_fu_2356_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_9_fu_2350_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_1_fu_2364_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln476_2_fu_2376_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_10_fu_2380_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_32_fu_2390_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_10_fu_2384_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_2_fu_2398_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln476_3_fu_2410_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_11_fu_2414_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_33_fu_2424_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_11_fu_2418_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_3_fu_2432_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln476_3_fu_2440_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln476_1_fu_2372_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln476_fu_2338_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln476_2_fu_2406_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln477_fu_2456_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_12_fu_2460_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_34_fu_2470_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_12_fu_2464_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_4_fu_2478_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln477_1_fu_2490_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_13_fu_2494_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_35_fu_2504_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_13_fu_2498_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_5_fu_2512_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln477_2_fu_2524_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_14_fu_2528_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_36_fu_2538_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_14_fu_2532_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_6_fu_2546_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln477_3_fu_2558_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_15_fu_2562_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_37_fu_2572_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_15_fu_2566_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_7_fu_2580_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln477_3_fu_2588_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln477_1_fu_2520_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln477_fu_2486_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln477_2_fu_2554_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln478_fu_2604_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_16_fu_2608_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_38_fu_2618_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_16_fu_2612_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_8_fu_2626_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln478_1_fu_2638_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_17_fu_2642_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_39_fu_2652_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_17_fu_2646_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_9_fu_2660_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln478_2_fu_2672_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_18_fu_2676_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_40_fu_2686_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_18_fu_2680_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_10_fu_2694_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln478_3_fu_2706_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_19_fu_2710_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_41_fu_2720_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_19_fu_2714_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_11_fu_2728_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln478_3_fu_2736_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln478_1_fu_2668_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln478_fu_2634_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln478_2_fu_2702_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln479_fu_2752_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_20_fu_2756_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_42_fu_2766_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_20_fu_2760_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_12_fu_2774_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln479_1_fu_2786_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_21_fu_2790_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_43_fu_2800_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_21_fu_2794_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_13_fu_2808_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln479_2_fu_2820_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_22_fu_2824_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_44_fu_2834_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_22_fu_2828_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_14_fu_2842_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln479_3_fu_2854_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln61_23_fu_2858_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_45_fu_2868_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_23_fu_2862_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln61_15_fu_2876_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln479_3_fu_2884_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln479_1_fu_2816_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln479_fu_2782_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln479_2_fu_2850_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln476_5_fu_2903_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln476_4_fu_2900_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln476_2_fu_2906_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln477_5_fu_2925_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln477_4_fu_2922_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln477_2_fu_2928_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln478_5_fu_2947_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln478_4_fu_2944_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln478_2_fu_2950_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln479_5_fu_2969_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln479_4_fu_2966_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln479_2_fu_2972_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln483_2_fu_2988_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln492_fu_2994_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln492_fu_3000_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_fu_2912_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_1_fu_3004_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_quant_fu_3010_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln484_2_fu_2991_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln492_2_fu_3025_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln492_1_fu_3031_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_1_fu_2934_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_3_fu_3035_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_quant_1_fu_3041_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_2_fu_2956_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_4_fu_3056_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_quant_2_fu_3062_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_3_fu_2978_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_5_fu_3077_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_quant_3_fu_3083_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln488_1_fu_3118_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln488_2_fu_3132_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln495_1_fu_3158_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln494_fu_3152_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln495_1_fu_3161_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln495_fu_3167_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln488_fu_3155_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sw_1_fu_3171_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln501_fu_3185_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln501_fu_3185_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln501_1_fu_3203_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln501_1_fu_3203_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln501_2_fu_3221_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln501_2_fu_3221_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln501_3_fu_3239_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln501_3_fu_3239_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln504_1_fu_3278_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln504_2_fu_3284_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3590_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_3581_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln504_5_fu_3299_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln504_4_fu_3296_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln504_fu_3308_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln504_6_fu_3335_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln504_5_fu_3338_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln504_2_fu_3348_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln504_8_fu_3357_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_50_fu_3328_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln504_1_fu_3342_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln504_6_fu_3361_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln504_fu_3365_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln504_7_fu_3373_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln504_4_fu_3324_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_fu_3377_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_fu_3398_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln507_fu_3414_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln507_1_fu_3421_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln510_fu_3445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln510_fu_3458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln510_1_fu_3450_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln510_fu_3442_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_ln511_fu_3435_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln510_fu_3462_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_ln509_fu_3428_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3581_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3590_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int_frp : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op107_load_state1 : BOOLEAN;
    signal ap_enable_operation_107 : BOOLEAN;
    signal ap_enable_state1_pp0_iter0_stage0 : BOOLEAN;
    signal ap_predicate_op119_load_state2 : BOOLEAN;
    signal ap_enable_operation_119 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op125_store_state2 : BOOLEAN;
    signal ap_enable_operation_125 : BOOLEAN;
    signal ap_predicate_op120_load_state2 : BOOLEAN;
    signal ap_enable_operation_120 : BOOLEAN;
    signal ap_predicate_op151_load_state3 : BOOLEAN;
    signal ap_enable_operation_151 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op180_store_state3 : BOOLEAN;
    signal ap_enable_operation_180 : BOOLEAN;
    signal ap_predicate_op121_load_state2 : BOOLEAN;
    signal ap_enable_operation_121 : BOOLEAN;
    signal ap_predicate_op152_load_state3 : BOOLEAN;
    signal ap_enable_operation_152 : BOOLEAN;
    signal ap_predicate_op179_store_state3 : BOOLEAN;
    signal ap_enable_operation_179 : BOOLEAN;
    signal ap_predicate_op122_load_state2 : BOOLEAN;
    signal ap_enable_operation_122 : BOOLEAN;
    signal ap_predicate_op153_load_state3 : BOOLEAN;
    signal ap_enable_operation_153 : BOOLEAN;
    signal ap_predicate_op178_store_state3 : BOOLEAN;
    signal ap_enable_operation_178 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal frp_pipeline_valid_U_valid_out : STD_LOGIC_VECTOR (16 downto 0);
    signal frp_pipeline_valid_U_num_valid_datasets : STD_LOGIC_VECTOR (5 downto 0);
    signal pf_imgG_U_data_out : STD_LOGIC_VECTOR (29 downto 0);
    signal pf_imgG_U_data_out_vld : STD_LOGIC;
    signal pf_imgG_U_pf_ready : STD_LOGIC;
    signal pf_imgG_U_pf_done : STD_LOGIC;
    signal ap_frp_data_next_issued_imgBayer : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_frp_data_issued_nxt_imgBayer_op124 : STD_LOGIC;
    signal ap_frp_data_req_imgBayer : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_frp_data_req_imgBayer_op124 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_frp_roi_pvb_no_fwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_no_bkwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_pf_start : BOOLEAN;
    signal ap_frp_vld_in : STD_LOGIC;
    signal frp_pipeline_valid_U_exitcond : STD_LOGIC;
    signal pf_all_done : STD_LOGIC := '0';
    signal grp_fu_3581_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3590_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln501_1_fu_3203_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln501_2_fu_3221_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln501_3_fu_3239_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln501_fu_3185_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln504_1_fu_3278_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln504_2_fu_3284_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_condition_3103 : BOOLEAN;
    signal ap_condition_3106 : BOOLEAN;
    signal ap_condition_3131 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_mul_18s_8ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address3 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (9 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_frp_fifoout IS
    generic (
        BlockingType : INTEGER;
        PipeLatency : INTEGER;
        PipelineII : INTEGER;
        DataWidth : INTEGER;
        NumWrites : INTEGER;
        CeilLog2Stages : INTEGER;
        CeilLog2FDepth : INTEGER;
        PfAllDoneEnable : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        valid : IN STD_LOGIC_VECTOR (16 downto 0);
        data_in_vld : IN STD_LOGIC;
        data_out_vld : OUT STD_LOGIC;
        data_in_last : IN STD_LOGIC;
        pf_continue : IN STD_LOGIC;
        pf_all_done : IN STD_LOGIC;
        pf_ready : OUT STD_LOGIC;
        pf_done : OUT STD_LOGIC;
        data_out_read : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        num_valid_datasets : IN STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;


    component design_1_v_demosaic_0_0_frp_pipeline_valid IS
    generic (
        PipelineLatency : INTEGER;
        PipelineII : INTEGER;
        CeilLog2Stages : INTEGER;
        ExitLatency : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        valid_in : IN STD_LOGIC;
        exitcond : IN STD_LOGIC;
        valid_out : OUT STD_LOGIC_VECTOR (16 downto 0);
        num_valid_datasets : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;



begin
    DIV1_TABLE_U : component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DIV1_TABLE_address0,
        ce0 => DIV1_TABLE_ce0_local,
        q0 => DIV1_TABLE_q0,
        address1 => DIV1_TABLE_address1,
        ce1 => DIV1_TABLE_ce1_local,
        q1 => DIV1_TABLE_q1,
        address2 => DIV1_TABLE_address2,
        ce2 => DIV1_TABLE_ce2_local,
        q2 => DIV1_TABLE_q2,
        address3 => DIV1_TABLE_address3,
        ce3 => DIV1_TABLE_ce3_local,
        q3 => DIV1_TABLE_q3);

    DIV2_TABLE_U : component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R
    generic map (
        DataWidth => 18,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DIV2_TABLE_address0,
        ce0 => DIV2_TABLE_ce0_local,
        q0 => DIV2_TABLE_q0);

    linebuf_yuv_3_U : component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 1921,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuf_yuv_3_address0,
        ce0 => linebuf_yuv_3_ce0_local,
        we0 => linebuf_yuv_3_we0_local,
        d0 => select_ln403_2_fu_1271_p3,
        address1 => linebuf_yuv_3_address1,
        ce1 => linebuf_yuv_3_ce1_local,
        q1 => linebuf_yuv_3_q1);

    linebuf_yuv_2_U : component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 1921,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuf_yuv_2_address0,
        ce0 => linebuf_yuv_2_ce0_local,
        we0 => linebuf_yuv_2_we0_local,
        d0 => select_ln403_1_fu_1263_p3,
        address1 => linebuf_yuv_2_address1,
        ce1 => linebuf_yuv_2_ce1_local,
        q1 => linebuf_yuv_2_q1);

    linebuf_yuv_1_U : component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 1921,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuf_yuv_1_address0,
        ce0 => linebuf_yuv_1_ce0_local,
        we0 => linebuf_yuv_1_we0_local,
        d0 => PixBufVal_fu_1256_p3,
        address1 => linebuf_yuv_1_address1,
        ce1 => linebuf_yuv_1_ce1_local,
        q1 => linebuf_yuv_1_q1);

    linebuf_yuv_U : component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 1921,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuf_yuv_address0,
        ce0 => linebuf_yuv_ce0_local,
        we0 => linebuf_yuv_we0_local,
        d0 => imgBayer_dout,
        address1 => linebuf_yuv_address1,
        ce1 => linebuf_yuv_ce1_local,
        q1 => linebuf_yuv_q1);

    mul_18s_9ns_18_1_1_U55 : component design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => norm_reg_4234,
        din1 => mul_ln501_fu_3185_p1,
        dout => mul_ln501_fu_3185_p2);

    mul_18s_8ns_18_1_1_U56 : component design_1_v_demosaic_0_0_mul_18s_8ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        dout_WIDTH => 18)
    port map (
        din0 => norm_reg_4234,
        din1 => mul_ln501_1_fu_3203_p1,
        dout => mul_ln501_1_fu_3203_p2);

    mul_18s_8ns_18_1_1_U57 : component design_1_v_demosaic_0_0_mul_18s_8ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        dout_WIDTH => 18)
    port map (
        din0 => norm_reg_4234,
        din1 => mul_ln501_2_fu_3221_p1,
        dout => mul_ln501_2_fu_3221_p2);

    mul_18s_9ns_18_1_1_U58 : component design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => norm_reg_4234,
        din1 => mul_ln501_3_fu_3239_p1,
        dout => mul_ln501_3_fu_3239_p2);

    mul_14s_10ns_24_1_1_U59 : component design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => ave_1_reg_4095_pp0_iter11_reg,
        din1 => mul_ln504_1_fu_3278_p1,
        dout => mul_ln504_1_fu_3278_p2);

    mul_14s_10ns_24_1_1_U60 : component design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => ave_2_reg_4100_pp0_iter11_reg,
        din1 => mul_ln504_2_fu_3284_p1,
        dout => mul_ln504_2_fu_3284_p2);

    mac_muladd_14s_10ns_24s_25_4_1_U61 : component design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_3_reg_4105_pp0_iter10_reg,
        din1 => grp_fu_3581_p1,
        din2 => mul_ln504_2_reg_4287,
        ce => ap_const_logic_1,
        dout => grp_fu_3581_p3);

    mac_muladd_14s_10ns_24s_25_4_1_U62 : component design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_reg_4090_pp0_iter10_reg,
        din1 => grp_fu_3590_p1,
        din2 => mul_ln504_1_reg_4282,
        ce => ap_const_logic_1,
        dout => grp_fu_3590_p3);

    flow_control_loop_pipe_sequential_init_U : component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => pf_all_done,
        ap_continue_int => ap_continue_int,
        ap_done_int => pf_all_done);

    frp_pipeline_valid_U : component design_1_v_demosaic_0_0_frp_pipeline_valid
    generic map (
        PipelineLatency => 17,
        PipelineII => 1,
        CeilLog2Stages => 5,
        ExitLatency => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        valid_in => ap_frp_vld_in,
        exitcond => frp_pipeline_valid_U_exitcond,
        valid_out => frp_pipeline_valid_U_valid_out,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_imgG_U : component design_1_v_demosaic_0_0_frp_fifoout
    generic map (
        BlockingType => 1,
        PipeLatency => 17,
        PipelineII => 1,
        DataWidth => 30,
        NumWrites => 1,
        CeilLog2Stages => 5,
        CeilLog2FDepth => 5,
        PfAllDoneEnable => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => or_ln587_3_fu_3470_p4,
        data_out => pf_imgG_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => imgG_write_local,
        data_out_vld => pf_imgG_U_data_out_vld,
        data_in_last => ap_done_int_frp,
        pf_continue => ap_const_logic_1,
        pf_all_done => pf_all_done,
        pf_ready => pf_imgG_U_pf_ready,
        pf_done => pf_imgG_U_pf_done,
        data_out_read => imgG_full_n,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_frp_data_req_imgBayer_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_frp_data_req_imgBayer <= ap_const_lv4_0;
            else
                if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_0)) then 
                    ap_frp_data_req_imgBayer <= std_logic_vector(unsigned(ap_frp_data_req_imgBayer) - unsigned(ap_frp_data_next_issued_imgBayer));
                else 
                    ap_frp_data_req_imgBayer <= std_logic_vector(unsigned(std_logic_vector(unsigned(ap_frp_data_req_imgBayer) + unsigned(ap_frp_data_req_imgBayer_op124))) - unsigned(ap_frp_data_next_issued_imgBayer));
                end if; 
            end if;
        end if;
    end process;


    pf_all_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                pf_all_done <= ap_const_logic_0;
            else
                pf_all_done <= (pf_imgG_U_pf_done);
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_3106)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641 <= linebuf_yuv_q1;
                elsif ((ap_const_boolean_1 = ap_condition_3103)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641 <= imgBayer_dout;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641 <= ap_phi_reg_pp0_iter1_p_0_0_03845_45013_ph_reg_641;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_empty_149_reg_796_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_empty_149_reg_796 <= empty_144_fu_304;
                elsif (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_empty_149_reg_796 <= select_ln387_18_fu_1241_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_empty_149_reg_796 <= ap_phi_reg_pp0_iter2_empty_149_reg_796;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_empty_153_reg_805_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_empty_153_reg_805 <= empty_141_fu_292;
                elsif (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_empty_153_reg_805 <= select_ln387_10_fu_1181_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_empty_153_reg_805 <= ap_phi_reg_pp0_iter2_empty_153_reg_805;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_empty_156_reg_814_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_empty_156_reg_814 <= empty_138_fu_280;
                elsif (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_empty_156_reg_814 <= select_ln387_14_fu_1210_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_empty_156_reg_814 <= ap_phi_reg_pp0_iter2_empty_156_reg_814;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_empty_160_reg_823_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_empty_160_reg_823 <= empty_135_fu_268;
                elsif (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_empty_160_reg_823 <= select_ln387_2_fu_1121_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_empty_160_reg_823 <= ap_phi_reg_pp0_iter2_empty_160_reg_823;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_empty_164_reg_832_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_empty_164_reg_832 <= empty_132_fu_256;
                elsif (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_empty_164_reg_832 <= select_ln387_6_fu_1152_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_empty_164_reg_832 <= ap_phi_reg_pp0_iter2_empty_164_reg_832;
                end if;
            end if; 
        end if;
    end process;

    empty_127_fu_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_127_fu_236 <= p_lcssa51955201;
                elsif ((ap_const_boolean_1 = ap_condition_3131)) then 
                    empty_127_fu_236 <= linebuf_yuv_3_q1;
                end if;
            end if; 
        end if;
    end process;

    empty_128_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_128_fu_240 <= p_lcssa51965203;
                elsif ((ap_const_boolean_1 = ap_condition_3131)) then 
                    empty_128_fu_240 <= linebuf_yuv_2_q1;
                end if;
            end if; 
        end if;
    end process;

    empty_129_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_129_fu_244 <= p_lcssa51975205;
                elsif ((ap_const_boolean_1 = ap_condition_3131)) then 
                    empty_129_fu_244 <= linebuf_yuv_1_q1;
                end if;
            end if; 
        end if;
    end process;

    empty_130_fu_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_130_fu_248 <= p_lcssa51985207;
                elsif ((ap_const_boolean_1 = ap_condition_3131)) then 
                    empty_130_fu_248 <= LineBufVal_reg_3835;
                end if;
            end if; 
        end if;
    end process;

    empty_131_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_131_fu_252 <= p_lcssa51995209;
                elsif ((ap_const_boolean_1 = ap_condition_3131)) then 
                    empty_131_fu_252 <= ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641;
                end if;
            end if; 
        end if;
    end process;

    empty_132_fu_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_132_fu_256 <= p_lcssa50195052;
                elsif (((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    empty_132_fu_256 <= ap_phi_mux_empty_165_phi_fu_789_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_133_fu_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_133_fu_260 <= p_lcssa50215054;
                elsif (((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    empty_133_fu_260 <= ap_phi_mux_empty_163_phi_fu_779_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_134_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_134_fu_264 <= p_lcssa50225056;
                elsif (((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    empty_134_fu_264 <= ap_phi_mux_empty_162_phi_fu_769_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_135_fu_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_135_fu_268 <= p_lcssa50235058;
                elsif (((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    empty_135_fu_268 <= ap_phi_mux_empty_161_phi_fu_760_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_136_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_136_fu_272 <= p_lcssa50255060;
                elsif (((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    empty_136_fu_272 <= ap_phi_mux_empty_159_phi_fu_750_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_137_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_137_fu_276 <= p_lcssa50265062;
                elsif (((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    empty_137_fu_276 <= ap_phi_mux_empty_158_phi_fu_741_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_138_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_138_fu_280 <= p_lcssa50275064;
                elsif (((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    empty_138_fu_280 <= ap_phi_mux_empty_157_phi_fu_731_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_139_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_139_fu_284 <= p_lcssa50295066;
                elsif (((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    empty_139_fu_284 <= ap_phi_mux_g_2_phi_fu_721_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_140_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_140_fu_288 <= p_lcssa50305068;
                elsif (((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    empty_140_fu_288 <= ap_phi_mux_empty_155_phi_fu_711_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_141_fu_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_141_fu_292 <= p_lcssa50315070;
                elsif (((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    empty_141_fu_292 <= ap_phi_mux_empty_154_phi_fu_702_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_142_fu_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_142_fu_296 <= p_lcssa50335072;
                elsif (((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    empty_142_fu_296 <= ap_phi_mux_empty_152_phi_fu_692_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_143_fu_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_143_fu_300 <= p_lcssa50345074;
                elsif (((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    empty_143_fu_300 <= ap_phi_mux_empty_151_phi_fu_683_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_144_fu_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_144_fu_304 <= p_lcssa50355076;
                elsif (((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    empty_144_fu_304 <= ap_phi_mux_empty_150_phi_fu_673_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_145_fu_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_145_fu_308 <= p_lcssa50375078;
                elsif (((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    empty_145_fu_308 <= ap_phi_mux_empty_148_phi_fu_663_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_146_fu_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_146_fu_312 <= p_lcssa50385080;
                elsif (((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    empty_146_fu_312 <= ap_phi_mux_empty_147_phi_fu_653_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_147_reg_650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    empty_147_reg_650 <= empty_131_fu_252;
                elsif (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    empty_147_reg_650 <= select_ln387_16_fu_1225_p3;
                elsif (not((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_1))) then 
                    empty_147_reg_650 <= ap_phi_reg_pp0_iter2_empty_147_reg_650;
                end if;
            end if; 
        end if;
    end process;

    empty_148_reg_660_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    empty_148_reg_660 <= empty_146_fu_312;
                elsif (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    empty_148_reg_660 <= select_ln387_17_fu_1233_p3;
                elsif (not((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_1))) then 
                    empty_148_reg_660 <= ap_phi_reg_pp0_iter2_empty_148_reg_660;
                end if;
            end if; 
        end if;
    end process;

    empty_150_reg_670_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    empty_150_reg_670 <= empty_145_fu_308;
                elsif (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    empty_150_reg_670 <= select_ln387_19_fu_1248_p3;
                elsif (not((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_1))) then 
                    empty_150_reg_670 <= ap_phi_reg_pp0_iter2_empty_150_reg_670;
                end if;
            end if; 
        end if;
    end process;

    empty_152_reg_689_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    empty_152_reg_689 <= empty_143_fu_300;
                elsif (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    empty_152_reg_689 <= select_ln387_9_fu_1174_p3;
                elsif (not((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_1))) then 
                    empty_152_reg_689 <= ap_phi_reg_pp0_iter2_empty_152_reg_689;
                end if;
            end if; 
        end if;
    end process;

    empty_155_reg_708_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    empty_155_reg_708 <= empty_129_fu_244;
                elsif (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    empty_155_reg_708 <= select_ln387_12_fu_1194_p3;
                elsif (not((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_1))) then 
                    empty_155_reg_708 <= ap_phi_reg_pp0_iter2_empty_155_reg_708;
                end if;
            end if; 
        end if;
    end process;

    empty_157_reg_728_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    empty_157_reg_728 <= empty_139_fu_284;
                elsif (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    empty_157_reg_728 <= select_ln387_15_fu_1217_p3;
                elsif (not((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_1))) then 
                    empty_157_reg_728 <= ap_phi_reg_pp0_iter2_empty_157_reg_728;
                end if;
            end if; 
        end if;
    end process;

    empty_159_reg_747_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    empty_159_reg_747 <= empty_137_fu_276;
                elsif (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    empty_159_reg_747 <= select_ln387_1_fu_1113_p3;
                elsif (not((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_1))) then 
                    empty_159_reg_747 <= ap_phi_reg_pp0_iter2_empty_159_reg_747;
                end if;
            end if; 
        end if;
    end process;

    empty_162_reg_766_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    empty_162_reg_766 <= empty_127_fu_236;
                elsif (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    empty_162_reg_766 <= select_ln387_4_fu_1136_p3;
                elsif (not((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_1))) then 
                    empty_162_reg_766 <= ap_phi_reg_pp0_iter2_empty_162_reg_766;
                end if;
            end if; 
        end if;
    end process;

    empty_163_reg_776_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    empty_163_reg_776 <= empty_134_fu_264;
                elsif (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    empty_163_reg_776 <= select_ln387_5_fu_1144_p3;
                elsif (not((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_1))) then 
                    empty_163_reg_776 <= ap_phi_reg_pp0_iter2_empty_163_reg_776;
                end if;
            end if; 
        end if;
    end process;

    empty_165_reg_786_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    empty_165_reg_786 <= empty_133_fu_260;
                elsif (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    empty_165_reg_786 <= select_ln387_7_fu_1159_p3;
                elsif (not((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_1))) then 
                    empty_165_reg_786 <= ap_phi_reg_pp0_iter2_empty_165_reg_786;
                end if;
            end if; 
        end if;
    end process;

    g_2_reg_718_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    g_2_reg_718 <= empty_140_fu_288;
                elsif (((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0))) then 
                    g_2_reg_718 <= select_ln387_13_fu_1202_p3;
                elsif (not((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_1))) then 
                    g_2_reg_718 <= ap_phi_reg_pp0_iter2_g_2_reg_718;
                end if;
            end if; 
        end if;
    end process;

    x_fu_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_fu_953_p2 = ap_const_lv1_0)))) then 
                x_fu_232 <= x_11_fu_959_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                x_fu_232 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1))) then
                LineBufVal_reg_3835 <= linebuf_yuv_q1;
                ap_phi_reg_pp0_iter2_empty_149_reg_796 <= ap_phi_reg_pp0_iter1_empty_149_reg_796;
                ap_phi_reg_pp0_iter2_empty_153_reg_805 <= ap_phi_reg_pp0_iter1_empty_153_reg_805;
                ap_phi_reg_pp0_iter2_empty_156_reg_814 <= ap_phi_reg_pp0_iter1_empty_156_reg_814;
                ap_phi_reg_pp0_iter2_empty_160_reg_823 <= ap_phi_reg_pp0_iter1_empty_160_reg_823;
                ap_phi_reg_pp0_iter2_empty_164_reg_832 <= ap_phi_reg_pp0_iter1_empty_164_reg_832;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                SD_1_reg_4085 <= add_ln484_fu_2023_p2(10 downto 1);
                SD_1_reg_4085_pp0_iter4_reg <= SD_1_reg_4085;
                SD_1_reg_4085_pp0_iter5_reg <= SD_1_reg_4085_pp0_iter4_reg;
                SD_reg_4080 <= add_ln483_fu_1935_p2(10 downto 1);
                SD_reg_4080_pp0_iter4_reg <= SD_reg_4080;
                SD_reg_4080_pp0_iter5_reg <= SD_reg_4080_pp0_iter4_reg;
                add_ln465_1_reg_4008 <= add_ln465_1_fu_1795_p2;
                add_ln465_reg_4003 <= add_ln465_fu_1789_p2;
                add_ln466_1_reg_4040 <= add_ln466_1_fu_1823_p2;
                add_ln466_reg_4035 <= add_ln466_fu_1817_p2;
                add_ln467_reg_4055 <= add_ln467_fu_1837_p2;
                add_ln468_1_reg_4075 <= add_ln468_1_fu_1857_p2;
                add_ln468_reg_4070 <= add_ln468_fu_1851_p2;
                add_ln476_1_reg_4147 <= add_ln476_1_fu_2450_p2;
                add_ln476_reg_4142 <= add_ln476_fu_2444_p2;
                add_ln477_1_reg_4157 <= add_ln477_1_fu_2598_p2;
                add_ln477_reg_4152 <= add_ln477_fu_2592_p2;
                add_ln478_1_reg_4167 <= add_ln478_1_fu_2746_p2;
                add_ln478_reg_4162 <= add_ln478_fu_2740_p2;
                add_ln479_1_reg_4177 <= add_ln479_1_fu_2894_p2;
                add_ln479_reg_4172 <= add_ln479_fu_2888_p2;
                add_ln495_reg_4224 <= add_ln495_fu_3146_p2;
                add_ln504_2_reg_4302 <= add_ln504_2_fu_3302_p2;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                ave_1_reg_4095 <= ave_1_fu_2057_p2;
                ave_1_reg_4095_pp0_iter10_reg <= ave_1_reg_4095_pp0_iter9_reg;
                ave_1_reg_4095_pp0_iter11_reg <= ave_1_reg_4095_pp0_iter10_reg;
                ave_1_reg_4095_pp0_iter5_reg <= ave_1_reg_4095;
                ave_1_reg_4095_pp0_iter6_reg <= ave_1_reg_4095_pp0_iter5_reg;
                ave_1_reg_4095_pp0_iter7_reg <= ave_1_reg_4095_pp0_iter6_reg;
                ave_1_reg_4095_pp0_iter8_reg <= ave_1_reg_4095_pp0_iter7_reg;
                ave_1_reg_4095_pp0_iter9_reg <= ave_1_reg_4095_pp0_iter8_reg;
                ave_2_reg_4100 <= ave_2_fu_2066_p2;
                ave_2_reg_4100_pp0_iter10_reg <= ave_2_reg_4100_pp0_iter9_reg;
                ave_2_reg_4100_pp0_iter11_reg <= ave_2_reg_4100_pp0_iter10_reg;
                ave_2_reg_4100_pp0_iter5_reg <= ave_2_reg_4100;
                ave_2_reg_4100_pp0_iter6_reg <= ave_2_reg_4100_pp0_iter5_reg;
                ave_2_reg_4100_pp0_iter7_reg <= ave_2_reg_4100_pp0_iter6_reg;
                ave_2_reg_4100_pp0_iter8_reg <= ave_2_reg_4100_pp0_iter7_reg;
                ave_2_reg_4100_pp0_iter9_reg <= ave_2_reg_4100_pp0_iter8_reg;
                ave_3_reg_4105 <= ave_3_fu_2078_p2;
                ave_3_reg_4105_pp0_iter10_reg <= ave_3_reg_4105_pp0_iter9_reg;
                ave_3_reg_4105_pp0_iter5_reg <= ave_3_reg_4105;
                ave_3_reg_4105_pp0_iter6_reg <= ave_3_reg_4105_pp0_iter5_reg;
                ave_3_reg_4105_pp0_iter7_reg <= ave_3_reg_4105_pp0_iter6_reg;
                ave_3_reg_4105_pp0_iter8_reg <= ave_3_reg_4105_pp0_iter7_reg;
                ave_3_reg_4105_pp0_iter9_reg <= ave_3_reg_4105_pp0_iter8_reg;
                ave_reg_4090 <= ave_fu_2045_p2;
                ave_reg_4090_pp0_iter10_reg <= ave_reg_4090_pp0_iter9_reg;
                ave_reg_4090_pp0_iter5_reg <= ave_reg_4090;
                ave_reg_4090_pp0_iter6_reg <= ave_reg_4090_pp0_iter5_reg;
                ave_reg_4090_pp0_iter7_reg <= ave_reg_4090_pp0_iter6_reg;
                ave_reg_4090_pp0_iter8_reg <= ave_reg_4090_pp0_iter7_reg;
                ave_reg_4090_pp0_iter9_reg <= ave_reg_4090_pp0_iter8_reg;
                g_1_reg_4313 <= g_1_fu_3383_p3;
                g_2_reg_718_pp0_iter10_reg <= g_2_reg_718_pp0_iter9_reg;
                g_2_reg_718_pp0_iter11_reg <= g_2_reg_718_pp0_iter10_reg;
                g_2_reg_718_pp0_iter12_reg <= g_2_reg_718_pp0_iter11_reg;
                g_2_reg_718_pp0_iter13_reg <= g_2_reg_718_pp0_iter12_reg;
                g_2_reg_718_pp0_iter14_reg <= g_2_reg_718_pp0_iter13_reg;
                g_2_reg_718_pp0_iter15_reg <= g_2_reg_718_pp0_iter14_reg;
                g_2_reg_718_pp0_iter3_reg <= g_2_reg_718;
                g_2_reg_718_pp0_iter4_reg <= g_2_reg_718_pp0_iter3_reg;
                g_2_reg_718_pp0_iter5_reg <= g_2_reg_718_pp0_iter4_reg;
                g_2_reg_718_pp0_iter6_reg <= g_2_reg_718_pp0_iter5_reg;
                g_2_reg_718_pp0_iter7_reg <= g_2_reg_718_pp0_iter6_reg;
                g_2_reg_718_pp0_iter8_reg <= g_2_reg_718_pp0_iter7_reg;
                g_2_reg_718_pp0_iter9_reg <= g_2_reg_718_pp0_iter8_reg;
                icmp_ln318_reg_3768_pp0_iter10_reg <= icmp_ln318_reg_3768_pp0_iter9_reg;
                icmp_ln318_reg_3768_pp0_iter11_reg <= icmp_ln318_reg_3768_pp0_iter10_reg;
                icmp_ln318_reg_3768_pp0_iter12_reg <= icmp_ln318_reg_3768_pp0_iter11_reg;
                icmp_ln318_reg_3768_pp0_iter13_reg <= icmp_ln318_reg_3768_pp0_iter12_reg;
                icmp_ln318_reg_3768_pp0_iter14_reg <= icmp_ln318_reg_3768_pp0_iter13_reg;
                icmp_ln318_reg_3768_pp0_iter2_reg <= icmp_ln318_reg_3768_pp0_iter1_reg;
                icmp_ln318_reg_3768_pp0_iter3_reg <= icmp_ln318_reg_3768_pp0_iter2_reg;
                icmp_ln318_reg_3768_pp0_iter4_reg <= icmp_ln318_reg_3768_pp0_iter3_reg;
                icmp_ln318_reg_3768_pp0_iter5_reg <= icmp_ln318_reg_3768_pp0_iter4_reg;
                icmp_ln318_reg_3768_pp0_iter6_reg <= icmp_ln318_reg_3768_pp0_iter5_reg;
                icmp_ln318_reg_3768_pp0_iter7_reg <= icmp_ln318_reg_3768_pp0_iter6_reg;
                icmp_ln318_reg_3768_pp0_iter8_reg <= icmp_ln318_reg_3768_pp0_iter7_reg;
                icmp_ln318_reg_3768_pp0_iter9_reg <= icmp_ln318_reg_3768_pp0_iter8_reg;
                icmp_ln439_reg_3824_pp0_iter10_reg <= icmp_ln439_reg_3824_pp0_iter9_reg;
                icmp_ln439_reg_3824_pp0_iter11_reg <= icmp_ln439_reg_3824_pp0_iter10_reg;
                icmp_ln439_reg_3824_pp0_iter12_reg <= icmp_ln439_reg_3824_pp0_iter11_reg;
                icmp_ln439_reg_3824_pp0_iter13_reg <= icmp_ln439_reg_3824_pp0_iter12_reg;
                icmp_ln439_reg_3824_pp0_iter14_reg <= icmp_ln439_reg_3824_pp0_iter13_reg;
                icmp_ln439_reg_3824_pp0_iter15_reg <= icmp_ln439_reg_3824_pp0_iter14_reg;
                icmp_ln439_reg_3824_pp0_iter2_reg <= icmp_ln439_reg_3824_pp0_iter1_reg;
                icmp_ln439_reg_3824_pp0_iter3_reg <= icmp_ln439_reg_3824_pp0_iter2_reg;
                icmp_ln439_reg_3824_pp0_iter4_reg <= icmp_ln439_reg_3824_pp0_iter3_reg;
                icmp_ln439_reg_3824_pp0_iter5_reg <= icmp_ln439_reg_3824_pp0_iter4_reg;
                icmp_ln439_reg_3824_pp0_iter6_reg <= icmp_ln439_reg_3824_pp0_iter5_reg;
                icmp_ln439_reg_3824_pp0_iter7_reg <= icmp_ln439_reg_3824_pp0_iter6_reg;
                icmp_ln439_reg_3824_pp0_iter8_reg <= icmp_ln439_reg_3824_pp0_iter7_reg;
                icmp_ln439_reg_3824_pp0_iter9_reg <= icmp_ln439_reg_3824_pp0_iter8_reg;
                icmp_ln510_reg_4324 <= icmp_ln510_fu_3408_p2;
                lshr_ln501_1_reg_4247 <= mul_ln501_1_fu_3203_p2(17 downto 8);
                lshr_ln501_1_reg_4247_pp0_iter11_reg <= lshr_ln501_1_reg_4247;
                lshr_ln501_2_reg_4252 <= mul_ln501_2_fu_3221_p2(17 downto 8);
                lshr_ln501_2_reg_4252_pp0_iter11_reg <= lshr_ln501_2_reg_4252;
                lshr_ln501_3_reg_4257 <= mul_ln501_3_fu_3239_p2(17 downto 8);
                lshr_ln_reg_4242 <= mul_ln501_fu_3185_p2(17 downto 8);
                mean_1_reg_4118 <= mean_1_fu_2188_p3;
                mean_2_reg_4126 <= mean_2_fu_2244_p3;
                mean_3_reg_4134 <= mean_3_fu_2300_p3;
                mean_reg_4110 <= mean_fu_2132_p3;
                mul_ln504_1_reg_4282 <= mul_ln504_1_fu_3278_p2;
                mul_ln504_2_reg_4287 <= mul_ln504_2_fu_3284_p2;
                norm_reg_4234 <= DIV2_TABLE_q0;
                p_load51_reg_3946_pp0_iter10_reg <= p_load51_reg_3946_pp0_iter9_reg;
                p_load51_reg_3946_pp0_iter11_reg <= p_load51_reg_3946_pp0_iter10_reg;
                p_load51_reg_3946_pp0_iter12_reg <= p_load51_reg_3946_pp0_iter11_reg;
                p_load51_reg_3946_pp0_iter13_reg <= p_load51_reg_3946_pp0_iter12_reg;
                p_load51_reg_3946_pp0_iter14_reg <= p_load51_reg_3946_pp0_iter13_reg;
                p_load51_reg_3946_pp0_iter3_reg <= p_load51_reg_3946;
                p_load51_reg_3946_pp0_iter4_reg <= p_load51_reg_3946_pp0_iter3_reg;
                p_load51_reg_3946_pp0_iter5_reg <= p_load51_reg_3946_pp0_iter4_reg;
                p_load51_reg_3946_pp0_iter6_reg <= p_load51_reg_3946_pp0_iter5_reg;
                p_load51_reg_3946_pp0_iter7_reg <= p_load51_reg_3946_pp0_iter6_reg;
                p_load51_reg_3946_pp0_iter8_reg <= p_load51_reg_3946_pp0_iter7_reg;
                p_load51_reg_3946_pp0_iter9_reg <= p_load51_reg_3946_pp0_iter8_reg;
                p_load52_reg_3940_pp0_iter10_reg <= p_load52_reg_3940_pp0_iter9_reg;
                p_load52_reg_3940_pp0_iter11_reg <= p_load52_reg_3940_pp0_iter10_reg;
                p_load52_reg_3940_pp0_iter12_reg <= p_load52_reg_3940_pp0_iter11_reg;
                p_load52_reg_3940_pp0_iter13_reg <= p_load52_reg_3940_pp0_iter12_reg;
                p_load52_reg_3940_pp0_iter14_reg <= p_load52_reg_3940_pp0_iter13_reg;
                p_load52_reg_3940_pp0_iter3_reg <= p_load52_reg_3940;
                p_load52_reg_3940_pp0_iter4_reg <= p_load52_reg_3940_pp0_iter3_reg;
                p_load52_reg_3940_pp0_iter5_reg <= p_load52_reg_3940_pp0_iter4_reg;
                p_load52_reg_3940_pp0_iter6_reg <= p_load52_reg_3940_pp0_iter5_reg;
                p_load52_reg_3940_pp0_iter7_reg <= p_load52_reg_3940_pp0_iter6_reg;
                p_load52_reg_3940_pp0_iter8_reg <= p_load52_reg_3940_pp0_iter7_reg;
                p_load52_reg_3940_pp0_iter9_reg <= p_load52_reg_3940_pp0_iter8_reg;
                p_load53_reg_3935_pp0_iter10_reg <= p_load53_reg_3935_pp0_iter9_reg;
                p_load53_reg_3935_pp0_iter11_reg <= p_load53_reg_3935_pp0_iter10_reg;
                p_load53_reg_3935_pp0_iter12_reg <= p_load53_reg_3935_pp0_iter11_reg;
                p_load53_reg_3935_pp0_iter13_reg <= p_load53_reg_3935_pp0_iter12_reg;
                p_load53_reg_3935_pp0_iter14_reg <= p_load53_reg_3935_pp0_iter13_reg;
                p_load53_reg_3935_pp0_iter3_reg <= p_load53_reg_3935;
                p_load53_reg_3935_pp0_iter4_reg <= p_load53_reg_3935_pp0_iter3_reg;
                p_load53_reg_3935_pp0_iter5_reg <= p_load53_reg_3935_pp0_iter4_reg;
                p_load53_reg_3935_pp0_iter6_reg <= p_load53_reg_3935_pp0_iter5_reg;
                p_load53_reg_3935_pp0_iter7_reg <= p_load53_reg_3935_pp0_iter6_reg;
                p_load53_reg_3935_pp0_iter8_reg <= p_load53_reg_3935_pp0_iter7_reg;
                p_load53_reg_3935_pp0_iter9_reg <= p_load53_reg_3935_pp0_iter8_reg;
                p_load54_reg_3930_pp0_iter10_reg <= p_load54_reg_3930_pp0_iter9_reg;
                p_load54_reg_3930_pp0_iter11_reg <= p_load54_reg_3930_pp0_iter10_reg;
                p_load54_reg_3930_pp0_iter12_reg <= p_load54_reg_3930_pp0_iter11_reg;
                p_load54_reg_3930_pp0_iter13_reg <= p_load54_reg_3930_pp0_iter12_reg;
                p_load54_reg_3930_pp0_iter14_reg <= p_load54_reg_3930_pp0_iter13_reg;
                p_load54_reg_3930_pp0_iter3_reg <= p_load54_reg_3930;
                p_load54_reg_3930_pp0_iter4_reg <= p_load54_reg_3930_pp0_iter3_reg;
                p_load54_reg_3930_pp0_iter5_reg <= p_load54_reg_3930_pp0_iter4_reg;
                p_load54_reg_3930_pp0_iter6_reg <= p_load54_reg_3930_pp0_iter5_reg;
                p_load54_reg_3930_pp0_iter7_reg <= p_load54_reg_3930_pp0_iter6_reg;
                p_load54_reg_3930_pp0_iter8_reg <= p_load54_reg_3930_pp0_iter7_reg;
                p_load54_reg_3930_pp0_iter9_reg <= p_load54_reg_3930_pp0_iter8_reg;
                p_load55_reg_3924_pp0_iter10_reg <= p_load55_reg_3924_pp0_iter9_reg;
                p_load55_reg_3924_pp0_iter11_reg <= p_load55_reg_3924_pp0_iter10_reg;
                p_load55_reg_3924_pp0_iter12_reg <= p_load55_reg_3924_pp0_iter11_reg;
                p_load55_reg_3924_pp0_iter13_reg <= p_load55_reg_3924_pp0_iter12_reg;
                p_load55_reg_3924_pp0_iter14_reg <= p_load55_reg_3924_pp0_iter13_reg;
                p_load55_reg_3924_pp0_iter3_reg <= p_load55_reg_3924;
                p_load55_reg_3924_pp0_iter4_reg <= p_load55_reg_3924_pp0_iter3_reg;
                p_load55_reg_3924_pp0_iter5_reg <= p_load55_reg_3924_pp0_iter4_reg;
                p_load55_reg_3924_pp0_iter6_reg <= p_load55_reg_3924_pp0_iter5_reg;
                p_load55_reg_3924_pp0_iter7_reg <= p_load55_reg_3924_pp0_iter6_reg;
                p_load55_reg_3924_pp0_iter8_reg <= p_load55_reg_3924_pp0_iter7_reg;
                p_load55_reg_3924_pp0_iter9_reg <= p_load55_reg_3924_pp0_iter8_reg;
                p_load56_reg_3919_pp0_iter10_reg <= p_load56_reg_3919_pp0_iter9_reg;
                p_load56_reg_3919_pp0_iter11_reg <= p_load56_reg_3919_pp0_iter10_reg;
                p_load56_reg_3919_pp0_iter12_reg <= p_load56_reg_3919_pp0_iter11_reg;
                p_load56_reg_3919_pp0_iter13_reg <= p_load56_reg_3919_pp0_iter12_reg;
                p_load56_reg_3919_pp0_iter14_reg <= p_load56_reg_3919_pp0_iter13_reg;
                p_load56_reg_3919_pp0_iter3_reg <= p_load56_reg_3919;
                p_load56_reg_3919_pp0_iter4_reg <= p_load56_reg_3919_pp0_iter3_reg;
                p_load56_reg_3919_pp0_iter5_reg <= p_load56_reg_3919_pp0_iter4_reg;
                p_load56_reg_3919_pp0_iter6_reg <= p_load56_reg_3919_pp0_iter5_reg;
                p_load56_reg_3919_pp0_iter7_reg <= p_load56_reg_3919_pp0_iter6_reg;
                p_load56_reg_3919_pp0_iter8_reg <= p_load56_reg_3919_pp0_iter7_reg;
                p_load56_reg_3919_pp0_iter9_reg <= p_load56_reg_3919_pp0_iter8_reg;
                p_load57_reg_3914_pp0_iter10_reg <= p_load57_reg_3914_pp0_iter9_reg;
                p_load57_reg_3914_pp0_iter11_reg <= p_load57_reg_3914_pp0_iter10_reg;
                p_load57_reg_3914_pp0_iter12_reg <= p_load57_reg_3914_pp0_iter11_reg;
                p_load57_reg_3914_pp0_iter13_reg <= p_load57_reg_3914_pp0_iter12_reg;
                p_load57_reg_3914_pp0_iter14_reg <= p_load57_reg_3914_pp0_iter13_reg;
                p_load57_reg_3914_pp0_iter3_reg <= p_load57_reg_3914;
                p_load57_reg_3914_pp0_iter4_reg <= p_load57_reg_3914_pp0_iter3_reg;
                p_load57_reg_3914_pp0_iter5_reg <= p_load57_reg_3914_pp0_iter4_reg;
                p_load57_reg_3914_pp0_iter6_reg <= p_load57_reg_3914_pp0_iter5_reg;
                p_load57_reg_3914_pp0_iter7_reg <= p_load57_reg_3914_pp0_iter6_reg;
                p_load57_reg_3914_pp0_iter8_reg <= p_load57_reg_3914_pp0_iter7_reg;
                p_load57_reg_3914_pp0_iter9_reg <= p_load57_reg_3914_pp0_iter8_reg;
                p_load58_reg_3908_pp0_iter10_reg <= p_load58_reg_3908_pp0_iter9_reg;
                p_load58_reg_3908_pp0_iter11_reg <= p_load58_reg_3908_pp0_iter10_reg;
                p_load58_reg_3908_pp0_iter12_reg <= p_load58_reg_3908_pp0_iter11_reg;
                p_load58_reg_3908_pp0_iter13_reg <= p_load58_reg_3908_pp0_iter12_reg;
                p_load58_reg_3908_pp0_iter14_reg <= p_load58_reg_3908_pp0_iter13_reg;
                p_load58_reg_3908_pp0_iter3_reg <= p_load58_reg_3908;
                p_load58_reg_3908_pp0_iter4_reg <= p_load58_reg_3908_pp0_iter3_reg;
                p_load58_reg_3908_pp0_iter5_reg <= p_load58_reg_3908_pp0_iter4_reg;
                p_load58_reg_3908_pp0_iter6_reg <= p_load58_reg_3908_pp0_iter5_reg;
                p_load58_reg_3908_pp0_iter7_reg <= p_load58_reg_3908_pp0_iter6_reg;
                p_load58_reg_3908_pp0_iter8_reg <= p_load58_reg_3908_pp0_iter7_reg;
                p_load58_reg_3908_pp0_iter9_reg <= p_load58_reg_3908_pp0_iter8_reg;
                p_load59_reg_3903_pp0_iter10_reg <= p_load59_reg_3903_pp0_iter9_reg;
                p_load59_reg_3903_pp0_iter11_reg <= p_load59_reg_3903_pp0_iter10_reg;
                p_load59_reg_3903_pp0_iter12_reg <= p_load59_reg_3903_pp0_iter11_reg;
                p_load59_reg_3903_pp0_iter13_reg <= p_load59_reg_3903_pp0_iter12_reg;
                p_load59_reg_3903_pp0_iter14_reg <= p_load59_reg_3903_pp0_iter13_reg;
                p_load59_reg_3903_pp0_iter3_reg <= p_load59_reg_3903;
                p_load59_reg_3903_pp0_iter4_reg <= p_load59_reg_3903_pp0_iter3_reg;
                p_load59_reg_3903_pp0_iter5_reg <= p_load59_reg_3903_pp0_iter4_reg;
                p_load59_reg_3903_pp0_iter6_reg <= p_load59_reg_3903_pp0_iter5_reg;
                p_load59_reg_3903_pp0_iter7_reg <= p_load59_reg_3903_pp0_iter6_reg;
                p_load59_reg_3903_pp0_iter8_reg <= p_load59_reg_3903_pp0_iter7_reg;
                p_load59_reg_3903_pp0_iter9_reg <= p_load59_reg_3903_pp0_iter8_reg;
                p_load60_reg_3898_pp0_iter10_reg <= p_load60_reg_3898_pp0_iter9_reg;
                p_load60_reg_3898_pp0_iter11_reg <= p_load60_reg_3898_pp0_iter10_reg;
                p_load60_reg_3898_pp0_iter12_reg <= p_load60_reg_3898_pp0_iter11_reg;
                p_load60_reg_3898_pp0_iter13_reg <= p_load60_reg_3898_pp0_iter12_reg;
                p_load60_reg_3898_pp0_iter14_reg <= p_load60_reg_3898_pp0_iter13_reg;
                p_load60_reg_3898_pp0_iter3_reg <= p_load60_reg_3898;
                p_load60_reg_3898_pp0_iter4_reg <= p_load60_reg_3898_pp0_iter3_reg;
                p_load60_reg_3898_pp0_iter5_reg <= p_load60_reg_3898_pp0_iter4_reg;
                p_load60_reg_3898_pp0_iter6_reg <= p_load60_reg_3898_pp0_iter5_reg;
                p_load60_reg_3898_pp0_iter7_reg <= p_load60_reg_3898_pp0_iter6_reg;
                p_load60_reg_3898_pp0_iter8_reg <= p_load60_reg_3898_pp0_iter7_reg;
                p_load60_reg_3898_pp0_iter9_reg <= p_load60_reg_3898_pp0_iter8_reg;
                p_load61_reg_3892_pp0_iter10_reg <= p_load61_reg_3892_pp0_iter9_reg;
                p_load61_reg_3892_pp0_iter11_reg <= p_load61_reg_3892_pp0_iter10_reg;
                p_load61_reg_3892_pp0_iter12_reg <= p_load61_reg_3892_pp0_iter11_reg;
                p_load61_reg_3892_pp0_iter13_reg <= p_load61_reg_3892_pp0_iter12_reg;
                p_load61_reg_3892_pp0_iter14_reg <= p_load61_reg_3892_pp0_iter13_reg;
                p_load61_reg_3892_pp0_iter3_reg <= p_load61_reg_3892;
                p_load61_reg_3892_pp0_iter4_reg <= p_load61_reg_3892_pp0_iter3_reg;
                p_load61_reg_3892_pp0_iter5_reg <= p_load61_reg_3892_pp0_iter4_reg;
                p_load61_reg_3892_pp0_iter6_reg <= p_load61_reg_3892_pp0_iter5_reg;
                p_load61_reg_3892_pp0_iter7_reg <= p_load61_reg_3892_pp0_iter6_reg;
                p_load61_reg_3892_pp0_iter8_reg <= p_load61_reg_3892_pp0_iter7_reg;
                p_load61_reg_3892_pp0_iter9_reg <= p_load61_reg_3892_pp0_iter8_reg;
                p_load62_reg_3887_pp0_iter10_reg <= p_load62_reg_3887_pp0_iter9_reg;
                p_load62_reg_3887_pp0_iter11_reg <= p_load62_reg_3887_pp0_iter10_reg;
                p_load62_reg_3887_pp0_iter12_reg <= p_load62_reg_3887_pp0_iter11_reg;
                p_load62_reg_3887_pp0_iter13_reg <= p_load62_reg_3887_pp0_iter12_reg;
                p_load62_reg_3887_pp0_iter14_reg <= p_load62_reg_3887_pp0_iter13_reg;
                p_load62_reg_3887_pp0_iter3_reg <= p_load62_reg_3887;
                p_load62_reg_3887_pp0_iter4_reg <= p_load62_reg_3887_pp0_iter3_reg;
                p_load62_reg_3887_pp0_iter5_reg <= p_load62_reg_3887_pp0_iter4_reg;
                p_load62_reg_3887_pp0_iter6_reg <= p_load62_reg_3887_pp0_iter5_reg;
                p_load62_reg_3887_pp0_iter7_reg <= p_load62_reg_3887_pp0_iter6_reg;
                p_load62_reg_3887_pp0_iter8_reg <= p_load62_reg_3887_pp0_iter7_reg;
                p_load62_reg_3887_pp0_iter9_reg <= p_load62_reg_3887_pp0_iter8_reg;
                p_load63_reg_3882_pp0_iter10_reg <= p_load63_reg_3882_pp0_iter9_reg;
                p_load63_reg_3882_pp0_iter11_reg <= p_load63_reg_3882_pp0_iter10_reg;
                p_load63_reg_3882_pp0_iter12_reg <= p_load63_reg_3882_pp0_iter11_reg;
                p_load63_reg_3882_pp0_iter13_reg <= p_load63_reg_3882_pp0_iter12_reg;
                p_load63_reg_3882_pp0_iter14_reg <= p_load63_reg_3882_pp0_iter13_reg;
                p_load63_reg_3882_pp0_iter3_reg <= p_load63_reg_3882;
                p_load63_reg_3882_pp0_iter4_reg <= p_load63_reg_3882_pp0_iter3_reg;
                p_load63_reg_3882_pp0_iter5_reg <= p_load63_reg_3882_pp0_iter4_reg;
                p_load63_reg_3882_pp0_iter6_reg <= p_load63_reg_3882_pp0_iter5_reg;
                p_load63_reg_3882_pp0_iter7_reg <= p_load63_reg_3882_pp0_iter6_reg;
                p_load63_reg_3882_pp0_iter8_reg <= p_load63_reg_3882_pp0_iter7_reg;
                p_load63_reg_3882_pp0_iter9_reg <= p_load63_reg_3882_pp0_iter8_reg;
                p_load64_reg_3876_pp0_iter10_reg <= p_load64_reg_3876_pp0_iter9_reg;
                p_load64_reg_3876_pp0_iter11_reg <= p_load64_reg_3876_pp0_iter10_reg;
                p_load64_reg_3876_pp0_iter12_reg <= p_load64_reg_3876_pp0_iter11_reg;
                p_load64_reg_3876_pp0_iter13_reg <= p_load64_reg_3876_pp0_iter12_reg;
                p_load64_reg_3876_pp0_iter14_reg <= p_load64_reg_3876_pp0_iter13_reg;
                p_load64_reg_3876_pp0_iter3_reg <= p_load64_reg_3876;
                p_load64_reg_3876_pp0_iter4_reg <= p_load64_reg_3876_pp0_iter3_reg;
                p_load64_reg_3876_pp0_iter5_reg <= p_load64_reg_3876_pp0_iter4_reg;
                p_load64_reg_3876_pp0_iter6_reg <= p_load64_reg_3876_pp0_iter5_reg;
                p_load64_reg_3876_pp0_iter7_reg <= p_load64_reg_3876_pp0_iter6_reg;
                p_load64_reg_3876_pp0_iter8_reg <= p_load64_reg_3876_pp0_iter7_reg;
                p_load64_reg_3876_pp0_iter9_reg <= p_load64_reg_3876_pp0_iter8_reg;
                p_load65_reg_3871_pp0_iter10_reg <= p_load65_reg_3871_pp0_iter9_reg;
                p_load65_reg_3871_pp0_iter11_reg <= p_load65_reg_3871_pp0_iter10_reg;
                p_load65_reg_3871_pp0_iter12_reg <= p_load65_reg_3871_pp0_iter11_reg;
                p_load65_reg_3871_pp0_iter13_reg <= p_load65_reg_3871_pp0_iter12_reg;
                p_load65_reg_3871_pp0_iter14_reg <= p_load65_reg_3871_pp0_iter13_reg;
                p_load65_reg_3871_pp0_iter3_reg <= p_load65_reg_3871;
                p_load65_reg_3871_pp0_iter4_reg <= p_load65_reg_3871_pp0_iter3_reg;
                p_load65_reg_3871_pp0_iter5_reg <= p_load65_reg_3871_pp0_iter4_reg;
                p_load65_reg_3871_pp0_iter6_reg <= p_load65_reg_3871_pp0_iter5_reg;
                p_load65_reg_3871_pp0_iter7_reg <= p_load65_reg_3871_pp0_iter6_reg;
                p_load65_reg_3871_pp0_iter8_reg <= p_load65_reg_3871_pp0_iter7_reg;
                p_load65_reg_3871_pp0_iter9_reg <= p_load65_reg_3871_pp0_iter8_reg;
                p_load67_reg_3866_pp0_iter10_reg <= p_load67_reg_3866_pp0_iter9_reg;
                p_load67_reg_3866_pp0_iter11_reg <= p_load67_reg_3866_pp0_iter10_reg;
                p_load67_reg_3866_pp0_iter12_reg <= p_load67_reg_3866_pp0_iter11_reg;
                p_load67_reg_3866_pp0_iter13_reg <= p_load67_reg_3866_pp0_iter12_reg;
                p_load67_reg_3866_pp0_iter14_reg <= p_load67_reg_3866_pp0_iter13_reg;
                p_load67_reg_3866_pp0_iter3_reg <= p_load67_reg_3866;
                p_load67_reg_3866_pp0_iter4_reg <= p_load67_reg_3866_pp0_iter3_reg;
                p_load67_reg_3866_pp0_iter5_reg <= p_load67_reg_3866_pp0_iter4_reg;
                p_load67_reg_3866_pp0_iter6_reg <= p_load67_reg_3866_pp0_iter5_reg;
                p_load67_reg_3866_pp0_iter7_reg <= p_load67_reg_3866_pp0_iter6_reg;
                p_load67_reg_3866_pp0_iter8_reg <= p_load67_reg_3866_pp0_iter7_reg;
                p_load67_reg_3866_pp0_iter9_reg <= p_load67_reg_3866_pp0_iter8_reg;
                p_load69_reg_3861_pp0_iter10_reg <= p_load69_reg_3861_pp0_iter9_reg;
                p_load69_reg_3861_pp0_iter11_reg <= p_load69_reg_3861_pp0_iter10_reg;
                p_load69_reg_3861_pp0_iter12_reg <= p_load69_reg_3861_pp0_iter11_reg;
                p_load69_reg_3861_pp0_iter13_reg <= p_load69_reg_3861_pp0_iter12_reg;
                p_load69_reg_3861_pp0_iter14_reg <= p_load69_reg_3861_pp0_iter13_reg;
                p_load69_reg_3861_pp0_iter3_reg <= p_load69_reg_3861;
                p_load69_reg_3861_pp0_iter4_reg <= p_load69_reg_3861_pp0_iter3_reg;
                p_load69_reg_3861_pp0_iter5_reg <= p_load69_reg_3861_pp0_iter4_reg;
                p_load69_reg_3861_pp0_iter6_reg <= p_load69_reg_3861_pp0_iter5_reg;
                p_load69_reg_3861_pp0_iter7_reg <= p_load69_reg_3861_pp0_iter6_reg;
                p_load69_reg_3861_pp0_iter8_reg <= p_load69_reg_3861_pp0_iter7_reg;
                p_load69_reg_3861_pp0_iter9_reg <= p_load69_reg_3861_pp0_iter8_reg;
                p_load71_reg_3856_pp0_iter10_reg <= p_load71_reg_3856_pp0_iter9_reg;
                p_load71_reg_3856_pp0_iter11_reg <= p_load71_reg_3856_pp0_iter10_reg;
                p_load71_reg_3856_pp0_iter12_reg <= p_load71_reg_3856_pp0_iter11_reg;
                p_load71_reg_3856_pp0_iter13_reg <= p_load71_reg_3856_pp0_iter12_reg;
                p_load71_reg_3856_pp0_iter14_reg <= p_load71_reg_3856_pp0_iter13_reg;
                p_load71_reg_3856_pp0_iter3_reg <= p_load71_reg_3856;
                p_load71_reg_3856_pp0_iter4_reg <= p_load71_reg_3856_pp0_iter3_reg;
                p_load71_reg_3856_pp0_iter5_reg <= p_load71_reg_3856_pp0_iter4_reg;
                p_load71_reg_3856_pp0_iter6_reg <= p_load71_reg_3856_pp0_iter5_reg;
                p_load71_reg_3856_pp0_iter7_reg <= p_load71_reg_3856_pp0_iter6_reg;
                p_load71_reg_3856_pp0_iter8_reg <= p_load71_reg_3856_pp0_iter7_reg;
                p_load71_reg_3856_pp0_iter9_reg <= p_load71_reg_3856_pp0_iter8_reg;
                p_load73_reg_3851_pp0_iter10_reg <= p_load73_reg_3851_pp0_iter9_reg;
                p_load73_reg_3851_pp0_iter11_reg <= p_load73_reg_3851_pp0_iter10_reg;
                p_load73_reg_3851_pp0_iter12_reg <= p_load73_reg_3851_pp0_iter11_reg;
                p_load73_reg_3851_pp0_iter13_reg <= p_load73_reg_3851_pp0_iter12_reg;
                p_load73_reg_3851_pp0_iter14_reg <= p_load73_reg_3851_pp0_iter13_reg;
                p_load73_reg_3851_pp0_iter3_reg <= p_load73_reg_3851;
                p_load73_reg_3851_pp0_iter4_reg <= p_load73_reg_3851_pp0_iter3_reg;
                p_load73_reg_3851_pp0_iter5_reg <= p_load73_reg_3851_pp0_iter4_reg;
                p_load73_reg_3851_pp0_iter6_reg <= p_load73_reg_3851_pp0_iter5_reg;
                p_load73_reg_3851_pp0_iter7_reg <= p_load73_reg_3851_pp0_iter6_reg;
                p_load73_reg_3851_pp0_iter8_reg <= p_load73_reg_3851_pp0_iter7_reg;
                p_load73_reg_3851_pp0_iter9_reg <= p_load73_reg_3851_pp0_iter8_reg;
                p_load_reg_3951_pp0_iter10_reg <= p_load_reg_3951_pp0_iter9_reg;
                p_load_reg_3951_pp0_iter11_reg <= p_load_reg_3951_pp0_iter10_reg;
                p_load_reg_3951_pp0_iter12_reg <= p_load_reg_3951_pp0_iter11_reg;
                p_load_reg_3951_pp0_iter13_reg <= p_load_reg_3951_pp0_iter12_reg;
                p_load_reg_3951_pp0_iter14_reg <= p_load_reg_3951_pp0_iter13_reg;
                p_load_reg_3951_pp0_iter3_reg <= p_load_reg_3951;
                p_load_reg_3951_pp0_iter4_reg <= p_load_reg_3951_pp0_iter3_reg;
                p_load_reg_3951_pp0_iter5_reg <= p_load_reg_3951_pp0_iter4_reg;
                p_load_reg_3951_pp0_iter6_reg <= p_load_reg_3951_pp0_iter5_reg;
                p_load_reg_3951_pp0_iter7_reg <= p_load_reg_3951_pp0_iter6_reg;
                p_load_reg_3951_pp0_iter8_reg <= p_load_reg_3951_pp0_iter7_reg;
                p_load_reg_3951_pp0_iter9_reg <= p_load_reg_3951_pp0_iter8_reg;
                sext_ln465_1_reg_3987 <= sext_ln465_1_fu_1777_p1;
                sext_ln465_1_reg_3987_pp0_iter4_reg <= sext_ln465_1_reg_3987;
                sext_ln465_2_reg_3992 <= sext_ln465_2_fu_1781_p1;
                sext_ln465_2_reg_3992_pp0_iter4_reg <= sext_ln465_2_reg_3992;
                sext_ln465_3_reg_3997 <= sext_ln465_3_fu_1785_p1;
                sext_ln465_3_reg_3997_pp0_iter4_reg <= sext_ln465_3_reg_3997;
                sext_ln465_reg_3981 <= sext_ln465_fu_1773_p1;
                sext_ln465_reg_3981_pp0_iter4_reg <= sext_ln465_reg_3981;
                sext_ln466_1_reg_4018 <= sext_ln466_1_fu_1805_p1;
                sext_ln466_1_reg_4018_pp0_iter4_reg <= sext_ln466_1_reg_4018;
                sext_ln466_2_reg_4024 <= sext_ln466_2_fu_1809_p1;
                sext_ln466_2_reg_4024_pp0_iter4_reg <= sext_ln466_2_reg_4024;
                sext_ln466_3_reg_4030 <= sext_ln466_3_fu_1813_p1;
                sext_ln466_3_reg_4030_pp0_iter4_reg <= sext_ln466_3_reg_4030;
                sext_ln466_reg_4013 <= sext_ln466_fu_1801_p1;
                sext_ln466_reg_4013_pp0_iter4_reg <= sext_ln466_reg_4013;
                sext_ln467_1_reg_4050 <= sext_ln467_1_fu_1833_p1;
                sext_ln467_1_reg_4050_pp0_iter4_reg <= sext_ln467_1_reg_4050;
                sext_ln467_reg_4045 <= sext_ln467_fu_1829_p1;
                sext_ln467_reg_4045_pp0_iter4_reg <= sext_ln467_reg_4045;
                sext_ln468_1_reg_4065 <= sext_ln468_1_fu_1847_p1;
                sext_ln468_1_reg_4065_pp0_iter4_reg <= sext_ln468_1_reg_4065;
                sext_ln468_reg_4060 <= sext_ln468_fu_1843_p1;
                sext_ln468_reg_4060_pp0_iter4_reg <= sext_ln468_reg_4060;
                tmp_51_reg_4318 <= g_1_fu_3383_p3(15 downto 15);
                tmp_53_reg_3831_pp0_iter10_reg <= tmp_53_reg_3831_pp0_iter9_reg;
                tmp_53_reg_3831_pp0_iter11_reg <= tmp_53_reg_3831_pp0_iter10_reg;
                tmp_53_reg_3831_pp0_iter12_reg <= tmp_53_reg_3831_pp0_iter11_reg;
                tmp_53_reg_3831_pp0_iter13_reg <= tmp_53_reg_3831_pp0_iter12_reg;
                tmp_53_reg_3831_pp0_iter14_reg <= tmp_53_reg_3831_pp0_iter13_reg;
                tmp_53_reg_3831_pp0_iter15_reg <= tmp_53_reg_3831_pp0_iter14_reg;
                tmp_53_reg_3831_pp0_iter2_reg <= tmp_53_reg_3831_pp0_iter1_reg;
                tmp_53_reg_3831_pp0_iter3_reg <= tmp_53_reg_3831_pp0_iter2_reg;
                tmp_53_reg_3831_pp0_iter4_reg <= tmp_53_reg_3831_pp0_iter3_reg;
                tmp_53_reg_3831_pp0_iter5_reg <= tmp_53_reg_3831_pp0_iter4_reg;
                tmp_53_reg_3831_pp0_iter6_reg <= tmp_53_reg_3831_pp0_iter5_reg;
                tmp_53_reg_3831_pp0_iter7_reg <= tmp_53_reg_3831_pp0_iter6_reg;
                tmp_53_reg_3831_pp0_iter8_reg <= tmp_53_reg_3831_pp0_iter7_reg;
                tmp_53_reg_3831_pp0_iter9_reg <= tmp_53_reg_3831_pp0_iter8_reg;
                trunc_ln504_1_reg_4308 <= sub_ln504_fu_3308_p2(25 downto 13);
                w_3_reg_4208 <= DIV1_TABLE_q2(9 downto 2);
                w_3_reg_4208_pp0_iter8_reg <= w_3_reg_4208;
                w_3_reg_4208_pp0_iter9_reg <= w_3_reg_4208_pp0_iter8_reg;
                w_5_reg_4213 <= DIV1_TABLE_q1(9 downto 2);
                w_5_reg_4213_pp0_iter8_reg <= w_5_reg_4213;
                w_5_reg_4213_pp0_iter9_reg <= w_5_reg_4213_pp0_iter8_reg;
                w_7_reg_4218 <= DIV1_TABLE_q0(9 downto 1);
                w_7_reg_4218_pp0_iter8_reg <= w_7_reg_4218;
                w_7_reg_4218_pp0_iter9_reg <= w_7_reg_4218_pp0_iter8_reg;
                w_8_reg_4202 <= DIV1_TABLE_q3(9 downto 1);
                w_8_reg_4202_pp0_iter8_reg <= w_8_reg_4202;
                w_8_reg_4202_pp0_iter9_reg <= w_8_reg_4202_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cmp147_reg_3800 <= cmp147_fu_989_p2;
                cmp147_reg_3800_pp0_iter1_reg <= cmp147_reg_3800;
                icmp_ln318_reg_3768 <= icmp_ln318_fu_953_p2;
                icmp_ln318_reg_3768_pp0_iter1_reg <= icmp_ln318_reg_3768;
                icmp_ln328_reg_3772 <= icmp_ln328_fu_983_p2;
                icmp_ln328_reg_3772_pp0_iter1_reg <= icmp_ln328_reg_3772;
                icmp_ln439_reg_3824 <= icmp_ln439_fu_1005_p2;
                icmp_ln439_reg_3824_pp0_iter1_reg <= icmp_ln439_reg_3824;
                linebuf_yuv_1_addr_reg_3782 <= zext_ln318_fu_965_p1(11 - 1 downto 0);
                linebuf_yuv_1_addr_reg_3782_pp0_iter1_reg <= linebuf_yuv_1_addr_reg_3782;
                linebuf_yuv_2_addr_reg_3788 <= zext_ln318_fu_965_p1(11 - 1 downto 0);
                linebuf_yuv_2_addr_reg_3788_pp0_iter1_reg <= linebuf_yuv_2_addr_reg_3788;
                linebuf_yuv_3_addr_reg_3794 <= zext_ln318_fu_965_p1(11 - 1 downto 0);
                linebuf_yuv_3_addr_reg_3794_pp0_iter1_reg <= linebuf_yuv_3_addr_reg_3794;
                linebuf_yuv_addr_reg_3776 <= zext_ln318_fu_965_p1(11 - 1 downto 0);
                tmp_53_reg_3831 <= or_ln585_fu_1011_p2(16 downto 16);
                tmp_53_reg_3831_pp0_iter1_reg <= tmp_53_reg_3831;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter1_empty_149_reg_796 <= ap_phi_reg_pp0_iter0_empty_149_reg_796;
                ap_phi_reg_pp0_iter1_empty_153_reg_805 <= ap_phi_reg_pp0_iter0_empty_153_reg_805;
                ap_phi_reg_pp0_iter1_empty_156_reg_814 <= ap_phi_reg_pp0_iter0_empty_156_reg_814;
                ap_phi_reg_pp0_iter1_empty_160_reg_823 <= ap_phi_reg_pp0_iter0_empty_160_reg_823;
                ap_phi_reg_pp0_iter1_empty_164_reg_832 <= ap_phi_reg_pp0_iter0_empty_164_reg_832;
                ap_phi_reg_pp0_iter1_p_0_0_03845_45013_ph_reg_641 <= ap_phi_reg_pp0_iter0_p_0_0_03845_45013_ph_reg_641;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                p_load51_reg_3946 <= empty_145_fu_308;
                p_load52_reg_3940 <= empty_144_fu_304;
                p_load53_reg_3935 <= empty_143_fu_300;
                p_load54_reg_3930 <= empty_142_fu_296;
                p_load55_reg_3924 <= empty_141_fu_292;
                p_load56_reg_3919 <= empty_140_fu_288;
                p_load57_reg_3914 <= empty_139_fu_284;
                p_load58_reg_3908 <= empty_138_fu_280;
                p_load59_reg_3903 <= empty_137_fu_276;
                p_load60_reg_3898 <= empty_136_fu_272;
                p_load61_reg_3892 <= empty_135_fu_268;
                p_load62_reg_3887 <= empty_134_fu_264;
                p_load63_reg_3882 <= empty_133_fu_260;
                p_load64_reg_3876 <= empty_132_fu_256;
                p_load65_reg_3871 <= empty_131_fu_252;
                p_load67_reg_3866 <= empty_130_fu_248;
                p_load69_reg_3861 <= empty_129_fu_244;
                p_load71_reg_3856 <= empty_128_fu_240;
                p_load73_reg_3851 <= empty_127_fu_236;
                p_load_reg_3951 <= empty_146_fu_312;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    DIV1_TABLE_address0 <= zext_ln493_3_fu_3093_p1(10 - 1 downto 0);
    DIV1_TABLE_address1 <= zext_ln493_2_fu_3072_p1(10 - 1 downto 0);
    DIV1_TABLE_address2 <= zext_ln493_1_fu_3051_p1(10 - 1 downto 0);
    DIV1_TABLE_address3 <= zext_ln493_fu_3020_p1(10 - 1 downto 0);

    DIV1_TABLE_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            DIV1_TABLE_ce0_local <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            DIV1_TABLE_ce1_local <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce2_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            DIV1_TABLE_ce2_local <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce2_local <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce3_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            DIV1_TABLE_ce3_local <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce3_local <= ap_const_logic_0;
        end if; 
    end process;

    DIV2_TABLE_address0 <= zext_ln497_fu_3177_p1(12 - 1 downto 0);

    DIV2_TABLE_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            DIV2_TABLE_ce0_local <= ap_const_logic_1;
        else 
            DIV2_TABLE_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    K_10_fu_1739_p2 <= std_logic_vector(unsigned(zext_ln460_fu_1721_p1) - unsigned(zext_ln460_2_fu_1735_p1));
    K_11_fu_1767_p2 <= std_logic_vector(unsigned(zext_ln461_fu_1753_p1) - unsigned(zext_ln461_1_fu_1763_p1));
    K_1_fu_1463_p2 <= std_logic_vector(unsigned(zext_ln451_fu_1441_p1) - unsigned(zext_ln451_3_fu_1459_p1));
    K_2_fu_1495_p2 <= std_logic_vector(unsigned(sub_ln452_fu_1489_p2) - unsigned(zext_ln451_1_fu_1445_p1));
    K_3_fu_1523_p2 <= std_logic_vector(unsigned(zext_ln453_fu_1509_p1) - unsigned(zext_ln453_1_fu_1519_p1));
    K_4_fu_1555_p2 <= std_logic_vector(unsigned(sub_ln454_fu_1549_p2) - unsigned(zext_ln452_2_fu_1485_p1));
    K_5_fu_1591_p2 <= std_logic_vector(unsigned(zext_ln455_fu_1569_p1) - unsigned(zext_ln455_3_fu_1587_p1));
    K_6_fu_1615_p2 <= std_logic_vector(unsigned(sub_ln456_fu_1609_p2) - unsigned(zext_ln450_4_fu_1417_p1));
    K_7_fu_1647_p2 <= std_logic_vector(unsigned(zext_ln457_fu_1629_p1) - unsigned(zext_ln457_2_fu_1643_p1));
    K_8_fu_1679_p2 <= std_logic_vector(unsigned(zext_ln458_fu_1661_p1) - unsigned(zext_ln458_2_fu_1675_p1));
    K_9_fu_1707_p2 <= std_logic_vector(unsigned(zext_ln459_fu_1693_p1) - unsigned(zext_ln459_1_fu_1703_p1));
    K_fu_1427_p2 <= std_logic_vector(unsigned(sub_ln450_fu_1421_p2) - unsigned(zext_ln450_2_fu_1409_p1));
    PixBufVal_fu_1256_p3 <= 
        LineBufVal_reg_3835 when (cmp170(0) = '1') else 
        ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641;
    add_ln451_fu_1453_p2 <= std_logic_vector(unsigned(zext_ln451_2_fu_1449_p1) + unsigned(zext_ln450_1_fu_1405_p1));
    add_ln453_fu_1513_p2 <= std_logic_vector(unsigned(zext_ln452_1_fu_1481_p1) + unsigned(zext_ln450_3_fu_1413_p1));
    add_ln455_fu_1581_p2 <= std_logic_vector(unsigned(zext_ln454_1_fu_1541_p1) + unsigned(zext_ln455_2_fu_1577_p1));
    add_ln457_fu_1637_p2 <= std_logic_vector(unsigned(zext_ln455_2_fu_1577_p1) + unsigned(zext_ln457_1_fu_1633_p1));
    add_ln458_fu_1669_p2 <= std_logic_vector(unsigned(zext_ln458_1_fu_1665_p1) + unsigned(zext_ln457_1_fu_1633_p1));
    add_ln459_fu_1697_p2 <= std_logic_vector(unsigned(zext_ln450_3_fu_1413_p1) + unsigned(zext_ln458_1_fu_1665_p1));
    add_ln460_fu_1729_p2 <= std_logic_vector(unsigned(zext_ln458_1_fu_1665_p1) + unsigned(zext_ln460_1_fu_1725_p1));
    add_ln461_fu_1757_p2 <= std_logic_vector(unsigned(zext_ln450_1_fu_1405_p1) + unsigned(zext_ln460_1_fu_1725_p1));
    add_ln465_1_fu_1795_p2 <= std_logic_vector(signed(sext_ln465_fu_1773_p1) + signed(sext_ln465_1_fu_1777_p1));
    add_ln465_fu_1789_p2 <= std_logic_vector(signed(sext_ln465_2_fu_1781_p1) + signed(sext_ln465_3_fu_1785_p1));
    add_ln466_1_fu_1823_p2 <= std_logic_vector(signed(sext_ln466_3_fu_1813_p1) + signed(sext_ln466_fu_1801_p1));
    add_ln466_fu_1817_p2 <= std_logic_vector(signed(sext_ln466_1_fu_1805_p1) + signed(sext_ln466_2_fu_1809_p1));
    add_ln467_fu_1837_p2 <= std_logic_vector(signed(sext_ln467_fu_1829_p1) + signed(sext_ln467_1_fu_1833_p1));
    add_ln468_1_fu_1857_p2 <= std_logic_vector(signed(sext_ln465_3_fu_1785_p1) + signed(sext_ln465_fu_1773_p1));
    add_ln468_fu_1851_p2 <= std_logic_vector(signed(sext_ln468_fu_1843_p1) + signed(sext_ln468_1_fu_1847_p1));
    add_ln476_1_fu_2450_p2 <= std_logic_vector(unsigned(zext_ln476_fu_2338_p1) + unsigned(zext_ln476_2_fu_2406_p1));
    add_ln476_2_fu_2906_p2 <= std_logic_vector(unsigned(zext_ln476_5_fu_2903_p1) + unsigned(zext_ln476_4_fu_2900_p1));
    add_ln476_fu_2444_p2 <= std_logic_vector(unsigned(zext_ln476_3_fu_2440_p1) + unsigned(zext_ln476_1_fu_2372_p1));
    add_ln477_1_fu_2598_p2 <= std_logic_vector(unsigned(zext_ln477_fu_2486_p1) + unsigned(zext_ln477_2_fu_2554_p1));
    add_ln477_2_fu_2928_p2 <= std_logic_vector(unsigned(zext_ln477_5_fu_2925_p1) + unsigned(zext_ln477_4_fu_2922_p1));
    add_ln477_fu_2592_p2 <= std_logic_vector(unsigned(zext_ln477_3_fu_2588_p1) + unsigned(zext_ln477_1_fu_2520_p1));
    add_ln478_1_fu_2746_p2 <= std_logic_vector(unsigned(zext_ln478_fu_2634_p1) + unsigned(zext_ln478_2_fu_2702_p1));
    add_ln478_2_fu_2950_p2 <= std_logic_vector(unsigned(zext_ln478_5_fu_2947_p1) + unsigned(zext_ln478_4_fu_2944_p1));
    add_ln478_fu_2740_p2 <= std_logic_vector(unsigned(zext_ln478_3_fu_2736_p1) + unsigned(zext_ln478_1_fu_2668_p1));
    add_ln479_1_fu_2894_p2 <= std_logic_vector(unsigned(zext_ln479_fu_2782_p1) + unsigned(zext_ln479_2_fu_2850_p1));
    add_ln479_2_fu_2972_p2 <= std_logic_vector(unsigned(zext_ln479_5_fu_2969_p1) + unsigned(zext_ln479_4_fu_2966_p1));
    add_ln479_fu_2888_p2 <= std_logic_vector(unsigned(zext_ln479_3_fu_2884_p1) + unsigned(zext_ln479_1_fu_2816_p1));
    add_ln483_fu_1935_p2 <= std_logic_vector(unsigned(zext_ln483_fu_1895_p1) + unsigned(zext_ln483_1_fu_1931_p1));
    add_ln484_fu_2023_p2 <= std_logic_vector(unsigned(zext_ln484_fu_1983_p1) + unsigned(zext_ln484_1_fu_2019_p1));
    add_ln492_1_fu_3004_p2 <= std_logic_vector(unsigned(zext_ln492_fu_3000_p1) + unsigned(var_fu_2912_p4));
    add_ln492_2_fu_3025_p2 <= std_logic_vector(unsigned(zext_ln484_2_fu_2991_p1) + unsigned(ap_const_lv11_1));
    add_ln492_3_fu_3035_p2 <= std_logic_vector(unsigned(zext_ln492_1_fu_3031_p1) + unsigned(var_1_fu_2934_p4));
    add_ln492_4_fu_3056_p2 <= std_logic_vector(unsigned(zext_ln492_1_fu_3031_p1) + unsigned(var_2_fu_2956_p4));
    add_ln492_5_fu_3077_p2 <= std_logic_vector(unsigned(zext_ln492_fu_3000_p1) + unsigned(var_3_fu_2978_p4));
    add_ln492_fu_2994_p2 <= std_logic_vector(unsigned(zext_ln483_2_fu_2988_p1) + unsigned(ap_const_lv11_1));
    add_ln495_1_fu_3161_p2 <= std_logic_vector(unsigned(zext_ln495_1_fu_3158_p1) + unsigned(zext_ln494_fu_3152_p1));
    add_ln495_fu_3146_p2 <= std_logic_vector(unsigned(zext_ln488_1_fu_3118_p1) + unsigned(zext_ln488_2_fu_3132_p1));
    add_ln504_2_fu_3302_p2 <= std_logic_vector(signed(sext_ln504_5_fu_3299_p1) + signed(sext_ln504_4_fu_3296_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

    ap_block_pp0_stage0 <= ap_const_boolean_0;
    ap_block_pp0_stage0_01001 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001 <= ap_const_boolean_0;
    ap_block_pp0_stage0_subdone <= ap_const_boolean_0;

    ap_block_state17_pp0_stage0_iter16_assign_proc : process(tmp_53_reg_3831_pp0_iter15_reg)
    begin
                ap_block_state17_pp0_stage0_iter16 <= ((ap_const_logic_1 = ap_const_logic_0) and (tmp_53_reg_3831_pp0_iter15_reg = ap_const_lv1_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(ap_predicate_op124_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op124_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_0));
    end process;


    ap_condition_3103_assign_proc : process(icmp_ln318_reg_3768, icmp_ln328_reg_3772, cmp84, ap_block_pp0_stage0_11001)
    begin
                ap_condition_3103 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp84 = ap_const_lv1_1) and (icmp_ln328_reg_3772 = ap_const_lv1_1) and (icmp_ln318_reg_3768 = ap_const_lv1_0));
    end process;


    ap_condition_3106_assign_proc : process(icmp_ln318_reg_3768, icmp_ln328_reg_3772, cmp84_read_reg_3751, ap_block_pp0_stage0_11001)
    begin
                ap_condition_3106 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp84_read_reg_3751 = ap_const_lv1_0) and (icmp_ln328_reg_3772 = ap_const_lv1_1) and (icmp_ln318_reg_3768 = ap_const_lv1_0));
    end process;


    ap_condition_3131_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg)
    begin
                ap_condition_3131 <= ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_block_pp0_stage0_subdone, icmp_ln318_fu_953_p2, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln318_fu_953_p2 = ap_const_lv1_1)))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_frp_pvb_no_bkwd_prs_assign_proc : process(pf_imgG_U_pf_ready)
    begin
                ap_condition_frp_pvb_no_bkwd_prs <= (pf_imgG_U_pf_ready = ap_const_logic_1);
    end process;


    ap_condition_frp_pvb_pf_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_start_int)
    begin
                ap_condition_frp_pvb_pf_start <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_frp_roi_pvb_no_fwd_prs_assign_proc : process(imgBayer_num_data_valid, ap_frp_data_req_imgBayer, ap_frp_data_req_imgBayer_op124)
    begin
                ap_condition_frp_roi_pvb_no_fwd_prs <= not((unsigned(imgBayer_num_data_valid) < unsigned(std_logic_vector(unsigned(ap_frp_data_req_imgBayer) + unsigned(ap_frp_data_req_imgBayer_op124)))));
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_frp_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            ap_done_int_frp <= ap_const_logic_1;
        else 
            ap_done_int_frp <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_107_assign_proc : process(ap_predicate_op107_load_state1)
    begin
                ap_enable_operation_107 <= (ap_predicate_op107_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_119_assign_proc : process(ap_predicate_op119_load_state2)
    begin
                ap_enable_operation_119 <= (ap_predicate_op119_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_120_assign_proc : process(ap_predicate_op120_load_state2)
    begin
                ap_enable_operation_120 <= (ap_predicate_op120_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_121_assign_proc : process(ap_predicate_op121_load_state2)
    begin
                ap_enable_operation_121 <= (ap_predicate_op121_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_122_assign_proc : process(ap_predicate_op122_load_state2)
    begin
                ap_enable_operation_122 <= (ap_predicate_op122_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_125_assign_proc : process(ap_predicate_op125_store_state2)
    begin
                ap_enable_operation_125 <= (ap_predicate_op125_store_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_151_assign_proc : process(ap_predicate_op151_load_state3)
    begin
                ap_enable_operation_151 <= (ap_predicate_op151_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_152_assign_proc : process(ap_predicate_op152_load_state3)
    begin
                ap_enable_operation_152 <= (ap_predicate_op152_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_153_assign_proc : process(ap_predicate_op153_load_state3)
    begin
                ap_enable_operation_153 <= (ap_predicate_op153_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_178_assign_proc : process(ap_predicate_op178_store_state3)
    begin
                ap_enable_operation_178 <= (ap_predicate_op178_store_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_179_assign_proc : process(ap_predicate_op179_store_state3)
    begin
                ap_enable_operation_179 <= (ap_predicate_op179_store_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_180_assign_proc : process(ap_predicate_op180_store_state3)
    begin
                ap_enable_operation_180 <= (ap_predicate_op180_store_state3 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_reg_pp0_iter1_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(10) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter10 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(11) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter11 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(12) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter12 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(13) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter13 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(14) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter14 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(15) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter15 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(16) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter16 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(2) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(3) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter3 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(4) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter4 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(5) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter5 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(6) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter6 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter7 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(8) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter8 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(9) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter9 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_state1_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_start_int)
    begin
                ap_enable_state1_pp0_iter0_stage0 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_frp_data_issued_nxt_imgBayer_op124_assign_proc : process(ap_predicate_op124_read_state2, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_predicate_op124_read_state2 = ap_const_boolean_1) and (frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1))) then 
            ap_frp_data_issued_nxt_imgBayer_op124 <= ap_const_logic_1;
        else 
            ap_frp_data_issued_nxt_imgBayer_op124 <= ap_const_logic_0;
        end if; 
    end process;


    ap_frp_data_next_issued_imgBayer_assign_proc : process(ap_frp_data_issued_nxt_imgBayer_op124)
    begin
        if ((ap_frp_data_issued_nxt_imgBayer_op124 = ap_const_logic_1)) then 
            ap_frp_data_next_issued_imgBayer <= ap_const_lv1_1;
        else 
            ap_frp_data_next_issued_imgBayer <= ap_const_lv1_0;
        end if; 
    end process;


    ap_frp_data_req_imgBayer_op124_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln318_fu_953_p2, cmp84_read_read_fu_332_p2, icmp_ln328_fu_983_p2)
    begin
        if (((icmp_ln328_fu_983_p2 = ap_const_lv1_1) and (cmp84_read_read_fu_332_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln318_fu_953_p2 = ap_const_lv1_0))) then 
            ap_frp_data_req_imgBayer_op124 <= ap_const_lv1_1;
        else 
            ap_frp_data_req_imgBayer_op124 <= ap_const_lv1_0;
        end if; 
    end process;


    ap_frp_vld_in_assign_proc : process(ap_condition_frp_roi_pvb_no_fwd_prs, ap_condition_frp_pvb_no_bkwd_prs, ap_condition_frp_pvb_pf_start)
    begin
        if (((ap_const_boolean_1 = ap_condition_frp_pvb_pf_start) and (ap_const_boolean_1 = ap_condition_frp_pvb_no_bkwd_prs) and (ap_const_boolean_1 = ap_condition_frp_roi_pvb_no_fwd_prs))) then 
            ap_frp_vld_in <= ap_const_logic_1;
        else 
            ap_frp_vld_in <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_empty_147_phi_fu_653_p4_assign_proc : process(icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg, select_ln387_16_fu_1225_p3, ap_phi_reg_pp0_iter2_empty_147_reg_650, empty_131_fu_252)
    begin
        if ((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_147_phi_fu_653_p4 <= empty_131_fu_252;
            elsif ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_147_phi_fu_653_p4 <= select_ln387_16_fu_1225_p3;
            else 
                ap_phi_mux_empty_147_phi_fu_653_p4 <= ap_phi_reg_pp0_iter2_empty_147_reg_650;
            end if;
        else 
            ap_phi_mux_empty_147_phi_fu_653_p4 <= ap_phi_reg_pp0_iter2_empty_147_reg_650;
        end if; 
    end process;


    ap_phi_mux_empty_148_phi_fu_663_p4_assign_proc : process(icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg, select_ln387_17_fu_1233_p3, ap_phi_reg_pp0_iter2_empty_148_reg_660, empty_146_fu_312)
    begin
        if ((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_148_phi_fu_663_p4 <= empty_146_fu_312;
            elsif ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_148_phi_fu_663_p4 <= select_ln387_17_fu_1233_p3;
            else 
                ap_phi_mux_empty_148_phi_fu_663_p4 <= ap_phi_reg_pp0_iter2_empty_148_reg_660;
            end if;
        else 
            ap_phi_mux_empty_148_phi_fu_663_p4 <= ap_phi_reg_pp0_iter2_empty_148_reg_660;
        end if; 
    end process;


    ap_phi_mux_empty_150_phi_fu_673_p4_assign_proc : process(icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg, select_ln387_19_fu_1248_p3, ap_phi_reg_pp0_iter2_empty_150_reg_670, empty_145_fu_308)
    begin
        if ((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_150_phi_fu_673_p4 <= empty_145_fu_308;
            elsif ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_150_phi_fu_673_p4 <= select_ln387_19_fu_1248_p3;
            else 
                ap_phi_mux_empty_150_phi_fu_673_p4 <= ap_phi_reg_pp0_iter2_empty_150_reg_670;
            end if;
        else 
            ap_phi_mux_empty_150_phi_fu_673_p4 <= ap_phi_reg_pp0_iter2_empty_150_reg_670;
        end if; 
    end process;


    ap_phi_mux_empty_151_phi_fu_683_p4_assign_proc : process(icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg, select_ln387_8_fu_1167_p3, ap_phi_reg_pp0_iter2_empty_151_reg_680, empty_130_fu_248)
    begin
        if ((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_151_phi_fu_683_p4 <= empty_130_fu_248;
            elsif ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_151_phi_fu_683_p4 <= select_ln387_8_fu_1167_p3;
            else 
                ap_phi_mux_empty_151_phi_fu_683_p4 <= ap_phi_reg_pp0_iter2_empty_151_reg_680;
            end if;
        else 
            ap_phi_mux_empty_151_phi_fu_683_p4 <= ap_phi_reg_pp0_iter2_empty_151_reg_680;
        end if; 
    end process;


    ap_phi_mux_empty_152_phi_fu_692_p4_assign_proc : process(icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg, select_ln387_9_fu_1174_p3, ap_phi_reg_pp0_iter2_empty_152_reg_689, empty_143_fu_300)
    begin
        if ((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_152_phi_fu_692_p4 <= empty_143_fu_300;
            elsif ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_152_phi_fu_692_p4 <= select_ln387_9_fu_1174_p3;
            else 
                ap_phi_mux_empty_152_phi_fu_692_p4 <= ap_phi_reg_pp0_iter2_empty_152_reg_689;
            end if;
        else 
            ap_phi_mux_empty_152_phi_fu_692_p4 <= ap_phi_reg_pp0_iter2_empty_152_reg_689;
        end if; 
    end process;


    ap_phi_mux_empty_154_phi_fu_702_p4_assign_proc : process(icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg, select_ln387_11_fu_1187_p3, ap_phi_reg_pp0_iter2_empty_154_reg_699, empty_142_fu_296)
    begin
        if ((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_154_phi_fu_702_p4 <= empty_142_fu_296;
            elsif ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_154_phi_fu_702_p4 <= select_ln387_11_fu_1187_p3;
            else 
                ap_phi_mux_empty_154_phi_fu_702_p4 <= ap_phi_reg_pp0_iter2_empty_154_reg_699;
            end if;
        else 
            ap_phi_mux_empty_154_phi_fu_702_p4 <= ap_phi_reg_pp0_iter2_empty_154_reg_699;
        end if; 
    end process;


    ap_phi_mux_empty_155_phi_fu_711_p4_assign_proc : process(icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg, select_ln387_12_fu_1194_p3, ap_phi_reg_pp0_iter2_empty_155_reg_708, empty_129_fu_244)
    begin
        if ((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_155_phi_fu_711_p4 <= empty_129_fu_244;
            elsif ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_155_phi_fu_711_p4 <= select_ln387_12_fu_1194_p3;
            else 
                ap_phi_mux_empty_155_phi_fu_711_p4 <= ap_phi_reg_pp0_iter2_empty_155_reg_708;
            end if;
        else 
            ap_phi_mux_empty_155_phi_fu_711_p4 <= ap_phi_reg_pp0_iter2_empty_155_reg_708;
        end if; 
    end process;


    ap_phi_mux_empty_157_phi_fu_731_p4_assign_proc : process(icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg, select_ln387_15_fu_1217_p3, ap_phi_reg_pp0_iter2_empty_157_reg_728, empty_139_fu_284)
    begin
        if ((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_157_phi_fu_731_p4 <= empty_139_fu_284;
            elsif ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_157_phi_fu_731_p4 <= select_ln387_15_fu_1217_p3;
            else 
                ap_phi_mux_empty_157_phi_fu_731_p4 <= ap_phi_reg_pp0_iter2_empty_157_reg_728;
            end if;
        else 
            ap_phi_mux_empty_157_phi_fu_731_p4 <= ap_phi_reg_pp0_iter2_empty_157_reg_728;
        end if; 
    end process;


    ap_phi_mux_empty_158_phi_fu_741_p4_assign_proc : process(icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg, select_ln387_fu_1105_p3, ap_phi_reg_pp0_iter2_empty_158_reg_738, empty_128_fu_240)
    begin
        if ((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_158_phi_fu_741_p4 <= empty_128_fu_240;
            elsif ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_158_phi_fu_741_p4 <= select_ln387_fu_1105_p3;
            else 
                ap_phi_mux_empty_158_phi_fu_741_p4 <= ap_phi_reg_pp0_iter2_empty_158_reg_738;
            end if;
        else 
            ap_phi_mux_empty_158_phi_fu_741_p4 <= ap_phi_reg_pp0_iter2_empty_158_reg_738;
        end if; 
    end process;


    ap_phi_mux_empty_159_phi_fu_750_p4_assign_proc : process(icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg, select_ln387_1_fu_1113_p3, ap_phi_reg_pp0_iter2_empty_159_reg_747, empty_137_fu_276)
    begin
        if ((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_159_phi_fu_750_p4 <= empty_137_fu_276;
            elsif ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_159_phi_fu_750_p4 <= select_ln387_1_fu_1113_p3;
            else 
                ap_phi_mux_empty_159_phi_fu_750_p4 <= ap_phi_reg_pp0_iter2_empty_159_reg_747;
            end if;
        else 
            ap_phi_mux_empty_159_phi_fu_750_p4 <= ap_phi_reg_pp0_iter2_empty_159_reg_747;
        end if; 
    end process;


    ap_phi_mux_empty_161_phi_fu_760_p4_assign_proc : process(icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg, select_ln387_3_fu_1128_p3, ap_phi_reg_pp0_iter2_empty_161_reg_757, empty_136_fu_272)
    begin
        if ((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_161_phi_fu_760_p4 <= empty_136_fu_272;
            elsif ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_161_phi_fu_760_p4 <= select_ln387_3_fu_1128_p3;
            else 
                ap_phi_mux_empty_161_phi_fu_760_p4 <= ap_phi_reg_pp0_iter2_empty_161_reg_757;
            end if;
        else 
            ap_phi_mux_empty_161_phi_fu_760_p4 <= ap_phi_reg_pp0_iter2_empty_161_reg_757;
        end if; 
    end process;


    ap_phi_mux_empty_162_phi_fu_769_p4_assign_proc : process(icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg, select_ln387_4_fu_1136_p3, ap_phi_reg_pp0_iter2_empty_162_reg_766, empty_127_fu_236)
    begin
        if ((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_162_phi_fu_769_p4 <= empty_127_fu_236;
            elsif ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_162_phi_fu_769_p4 <= select_ln387_4_fu_1136_p3;
            else 
                ap_phi_mux_empty_162_phi_fu_769_p4 <= ap_phi_reg_pp0_iter2_empty_162_reg_766;
            end if;
        else 
            ap_phi_mux_empty_162_phi_fu_769_p4 <= ap_phi_reg_pp0_iter2_empty_162_reg_766;
        end if; 
    end process;


    ap_phi_mux_empty_163_phi_fu_779_p4_assign_proc : process(icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg, select_ln387_5_fu_1144_p3, ap_phi_reg_pp0_iter2_empty_163_reg_776, empty_134_fu_264)
    begin
        if ((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_163_phi_fu_779_p4 <= empty_134_fu_264;
            elsif ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_163_phi_fu_779_p4 <= select_ln387_5_fu_1144_p3;
            else 
                ap_phi_mux_empty_163_phi_fu_779_p4 <= ap_phi_reg_pp0_iter2_empty_163_reg_776;
            end if;
        else 
            ap_phi_mux_empty_163_phi_fu_779_p4 <= ap_phi_reg_pp0_iter2_empty_163_reg_776;
        end if; 
    end process;


    ap_phi_mux_empty_165_phi_fu_789_p4_assign_proc : process(icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg, select_ln387_7_fu_1159_p3, ap_phi_reg_pp0_iter2_empty_165_reg_786, empty_133_fu_260)
    begin
        if ((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_165_phi_fu_789_p4 <= empty_133_fu_260;
            elsif ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_165_phi_fu_789_p4 <= select_ln387_7_fu_1159_p3;
            else 
                ap_phi_mux_empty_165_phi_fu_789_p4 <= ap_phi_reg_pp0_iter2_empty_165_reg_786;
            end if;
        else 
            ap_phi_mux_empty_165_phi_fu_789_p4 <= ap_phi_reg_pp0_iter2_empty_165_reg_786;
        end if; 
    end process;


    ap_phi_mux_g_2_phi_fu_721_p4_assign_proc : process(icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg, select_ln387_13_fu_1202_p3, ap_phi_reg_pp0_iter2_g_2_reg_718, empty_140_fu_288)
    begin
        if ((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_g_2_phi_fu_721_p4 <= empty_140_fu_288;
            elsif ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_g_2_phi_fu_721_p4 <= select_ln387_13_fu_1202_p3;
            else 
                ap_phi_mux_g_2_phi_fu_721_p4 <= ap_phi_reg_pp0_iter2_g_2_reg_718;
            end if;
        else 
            ap_phi_mux_g_2_phi_fu_721_p4 <= ap_phi_reg_pp0_iter2_g_2_reg_718;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_empty_149_reg_796 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_153_reg_805 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_156_reg_814 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_160_reg_823 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_164_reg_832 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_0_03845_45013_ph_reg_641 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_empty_147_reg_650 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_empty_148_reg_660 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_empty_150_reg_670 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_empty_151_reg_680 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_empty_152_reg_689 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_empty_154_reg_699 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_empty_155_reg_708 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_empty_157_reg_728 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_empty_158_reg_738 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_empty_159_reg_747 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_empty_161_reg_757 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_empty_162_reg_766 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_empty_163_reg_776 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_empty_165_reg_786 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_g_2_reg_718 <= "XXXXXXXXXX";

    ap_predicate_op107_load_state1_assign_proc : process(icmp_ln318_fu_953_p2, icmp_ln328_fu_983_p2)
    begin
                ap_predicate_op107_load_state1 <= ((icmp_ln328_fu_983_p2 = ap_const_lv1_1) and (icmp_ln318_fu_953_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op119_load_state2_assign_proc : process(icmp_ln318_reg_3768, icmp_ln328_reg_3772)
    begin
                ap_predicate_op119_load_state2 <= ((icmp_ln328_reg_3772 = ap_const_lv1_1) and (icmp_ln318_reg_3768 = ap_const_lv1_0));
    end process;


    ap_predicate_op120_load_state2_assign_proc : process(icmp_ln318_reg_3768, icmp_ln328_reg_3772)
    begin
                ap_predicate_op120_load_state2 <= ((icmp_ln328_reg_3772 = ap_const_lv1_1) and (icmp_ln318_reg_3768 = ap_const_lv1_0));
    end process;


    ap_predicate_op121_load_state2_assign_proc : process(icmp_ln318_reg_3768, icmp_ln328_reg_3772)
    begin
                ap_predicate_op121_load_state2 <= ((icmp_ln328_reg_3772 = ap_const_lv1_1) and (icmp_ln318_reg_3768 = ap_const_lv1_0));
    end process;


    ap_predicate_op122_load_state2_assign_proc : process(icmp_ln318_reg_3768, icmp_ln328_reg_3772)
    begin
                ap_predicate_op122_load_state2 <= ((icmp_ln328_reg_3772 = ap_const_lv1_1) and (icmp_ln318_reg_3768 = ap_const_lv1_0));
    end process;


    ap_predicate_op124_read_state2_assign_proc : process(icmp_ln318_reg_3768, icmp_ln328_reg_3772, cmp84)
    begin
                ap_predicate_op124_read_state2 <= ((cmp84 = ap_const_lv1_1) and (icmp_ln328_reg_3772 = ap_const_lv1_1) and (icmp_ln318_reg_3768 = ap_const_lv1_0));
    end process;


    ap_predicate_op125_store_state2_assign_proc : process(icmp_ln318_reg_3768, icmp_ln328_reg_3772, cmp84)
    begin
                ap_predicate_op125_store_state2 <= ((cmp84 = ap_const_lv1_1) and (icmp_ln328_reg_3772 = ap_const_lv1_1) and (icmp_ln318_reg_3768 = ap_const_lv1_0));
    end process;


    ap_predicate_op151_load_state3_assign_proc : process(icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg)
    begin
                ap_predicate_op151_load_state3 <= ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op152_load_state3_assign_proc : process(icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg)
    begin
                ap_predicate_op152_load_state3 <= ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op153_load_state3_assign_proc : process(icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg)
    begin
                ap_predicate_op153_load_state3 <= ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op178_store_state3_assign_proc : process(icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg)
    begin
                ap_predicate_op178_store_state3 <= ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op179_store_state3_assign_proc : process(icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg)
    begin
                ap_predicate_op179_store_state3 <= ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op180_store_state3_assign_proc : process(icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg)
    begin
                ap_predicate_op180_store_state3 <= ((icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_block_pp0_stage0_subdone, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_z_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_232, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_z <= ap_const_lv17_0;
        else 
            ap_sig_allocacmp_z <= x_fu_232;
        end if; 
    end process;

    ave_1_fu_2057_p2 <= std_logic_vector(signed(sext_ln466_5_fu_2054_p1) + signed(sext_ln466_4_fu_2051_p1));
    ave_2_fu_2066_p2 <= std_logic_vector(signed(sext_ln466_4_fu_2051_p1) + signed(sext_ln467_2_fu_2063_p1));
    ave_3_fu_2078_p2 <= std_logic_vector(signed(sext_ln468_3_fu_2075_p1) + signed(sext_ln468_2_fu_2072_p1));
    ave_fu_2045_p2 <= std_logic_vector(signed(sext_ln465_5_fu_2042_p1) + signed(sext_ln465_4_fu_2039_p1));
    cmp147_fu_989_p2 <= "1" when (ap_sig_allocacmp_z = ap_const_lv17_0) else "0";
    cmp84_read_read_fu_332_p2 <= cmp84;
    cmp84_read_reg_3751 <= cmp84;

    frp_pipeline_valid_U_exitcond_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln318_reg_3768_pp0_iter1_reg)
    begin
        if (((icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            frp_pipeline_valid_U_exitcond <= ap_const_logic_1;
        else 
            frp_pipeline_valid_U_exitcond <= ap_const_logic_0;
        end if; 
    end process;

    g_1_fu_3383_p3 <= 
        g_fu_3377_p2 when (icmp_ln439_reg_3824_pp0_iter14_reg(0) = '1') else 
        zext_ln504_4_fu_3324_p1;
    g_fu_3377_p2 <= std_logic_vector(signed(sext_ln504_7_fu_3373_p1) + signed(zext_ln504_4_fu_3324_p1));
    grp_fu_3581_p1 <= grp_fu_3581_p10(10 - 1 downto 0);
    grp_fu_3581_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_3_reg_4257),24));
    grp_fu_3590_p1 <= grp_fu_3590_p10(10 - 1 downto 0);
    grp_fu_3590_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_4242),24));
    icmp_ln318_fu_953_p2 <= "1" when (ap_sig_allocacmp_z = loopWidth) else "0";
    icmp_ln328_fu_983_p2 <= "1" when (unsigned(ap_sig_allocacmp_z) < unsigned(zext_ln275_cast_fu_841_p1)) else "0";
    icmp_ln439_fu_1005_p2 <= "1" when (xor_r = zext_ln439_fu_1001_p1) else "0";
    icmp_ln510_fu_3408_p2 <= "1" when (signed(tmp_52_fu_3398_p4) > signed(ap_const_lv6_0)) else "0";
    imgBayer_blk_n <= ap_const_logic_1;
    imgBayer_read <= imgBayer_read_local;

    imgBayer_read_local_assign_proc : process(ap_predicate_op124_read_state2, ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op124_read_state2 = ap_const_boolean_1)))) then 
            imgBayer_read_local <= ap_const_logic_1;
        else 
            imgBayer_read_local <= ap_const_logic_0;
        end if; 
    end process;

    imgG_blk_n <= ap_const_logic_1;
    imgG_din <= pf_imgG_U_data_out;

    imgG_write_assign_proc : process(pf_imgG_U_data_out_vld)
    begin
        if ((pf_imgG_U_data_out_vld = ap_const_logic_1)) then 
            imgG_write <= ap_const_logic_1;
        else 
            imgG_write <= ap_const_logic_0;
        end if; 
    end process;


    imgG_write_local_assign_proc : process(ap_enable_reg_pp0_iter16, tmp_53_reg_3831_pp0_iter15_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (tmp_53_reg_3831_pp0_iter15_reg = ap_const_lv1_0))) then 
            imgG_write_local <= ap_const_logic_1;
        else 
            imgG_write_local <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_1_address0 <= linebuf_yuv_1_addr_reg_3782_pp0_iter1_reg;
    linebuf_yuv_1_address1 <= linebuf_yuv_1_addr_reg_3782;

    linebuf_yuv_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            linebuf_yuv_1_ce0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_1_ce1_local_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1))) then 
            linebuf_yuv_1_ce1_local <= ap_const_logic_1;
        else 
            linebuf_yuv_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            linebuf_yuv_1_we0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_2_address0 <= linebuf_yuv_2_addr_reg_3788_pp0_iter1_reg;
    linebuf_yuv_2_address1 <= linebuf_yuv_2_addr_reg_3788;

    linebuf_yuv_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            linebuf_yuv_2_ce0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_2_ce1_local_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1))) then 
            linebuf_yuv_2_ce1_local <= ap_const_logic_1;
        else 
            linebuf_yuv_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            linebuf_yuv_2_we0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_3_address0 <= linebuf_yuv_3_addr_reg_3794_pp0_iter1_reg;
    linebuf_yuv_3_address1 <= linebuf_yuv_3_addr_reg_3794;

    linebuf_yuv_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            linebuf_yuv_3_ce0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_3_ce1_local_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1))) then 
            linebuf_yuv_3_ce1_local <= ap_const_logic_1;
        else 
            linebuf_yuv_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter1_reg, icmp_ln328_reg_3772_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln328_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3768_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            linebuf_yuv_3_we0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_address0 <= linebuf_yuv_addr_reg_3776;
    linebuf_yuv_address1 <= zext_ln318_fu_965_p1(11 - 1 downto 0);

    linebuf_yuv_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1))) then 
            linebuf_yuv_ce0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_ce1_local_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            linebuf_yuv_ce1_local <= ap_const_logic_1;
        else 
            linebuf_yuv_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_we0_local_assign_proc : process(icmp_ln318_reg_3768, icmp_ln328_reg_3772, cmp84, ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp84 = ap_const_lv1_1) and (icmp_ln328_reg_3772 = ap_const_lv1_1) and (icmp_ln318_reg_3768 = ap_const_lv1_0)))) then 
            linebuf_yuv_we0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    mean_1_fu_2188_p3 <= 
        sub_ln472_3_fu_2182_p2 when (tmp_27_fu_2140_p3(0) = '1') else 
        sext_ln472_7_fu_2178_p1;
    mean_2_fu_2244_p3 <= 
        sub_ln472_5_fu_2238_p2 when (tmp_28_fu_2196_p3(0) = '1') else 
        sext_ln472_9_fu_2234_p1;
    mean_3_fu_2300_p3 <= 
        sub_ln472_7_fu_2294_p2 when (tmp_29_fu_2252_p3(0) = '1') else 
        sext_ln472_11_fu_2290_p1;
    mean_fu_2132_p3 <= 
        sub_ln472_1_fu_2126_p2 when (tmp_26_fu_2084_p3(0) = '1') else 
        sext_ln472_3_fu_2122_p1;
    mul_ln501_1_fu_3203_p1 <= mul_ln501_1_fu_3203_p10(8 - 1 downto 0);
    mul_ln501_1_fu_3203_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_3_reg_4208_pp0_iter9_reg),18));
    mul_ln501_2_fu_3221_p1 <= mul_ln501_2_fu_3221_p10(8 - 1 downto 0);
    mul_ln501_2_fu_3221_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_5_reg_4213_pp0_iter9_reg),18));
    mul_ln501_3_fu_3239_p1 <= mul_ln501_3_fu_3239_p10(9 - 1 downto 0);
    mul_ln501_3_fu_3239_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_7_reg_4218_pp0_iter9_reg),18));
    mul_ln501_fu_3185_p1 <= mul_ln501_fu_3185_p10(9 - 1 downto 0);
    mul_ln501_fu_3185_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_8_reg_4202_pp0_iter9_reg),18));
    mul_ln504_1_fu_3278_p1 <= mul_ln504_1_fu_3278_p10(10 - 1 downto 0);
    mul_ln504_1_fu_3278_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_1_reg_4247_pp0_iter11_reg),24));
    mul_ln504_2_fu_3284_p1 <= mul_ln504_2_fu_3284_p10(10 - 1 downto 0);
    mul_ln504_2_fu_3284_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_2_reg_4252_pp0_iter11_reg),24));
    or_ln510_fu_3458_p2 <= (tmp_51_reg_4318 or icmp_ln510_reg_4324);
    or_ln585_fu_1011_p2 <= (out_y or out_x_fu_973_p2);
    or_ln587_3_fu_3470_p4 <= ((phi_ln511_fu_3435_p3 & select_ln510_fu_3462_p3) & phi_ln509_fu_3428_p3);
    out_x_fu_973_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_z) + unsigned(ap_const_lv17_1FFFE));
    p_out <= p_load65_reg_3871_pp0_iter14_reg;
    p_out1 <= p_load67_reg_3866_pp0_iter14_reg;
    p_out10 <= p_load55_reg_3924_pp0_iter14_reg;

    p_out10_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3768_pp0_iter14_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            p_out10_ap_vld <= ap_const_logic_1;
        else 
            p_out10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out11 <= p_load56_reg_3919_pp0_iter14_reg;

    p_out11_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3768_pp0_iter14_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            p_out11_ap_vld <= ap_const_logic_1;
        else 
            p_out11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out12 <= p_load57_reg_3914_pp0_iter14_reg;

    p_out12_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3768_pp0_iter14_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            p_out12_ap_vld <= ap_const_logic_1;
        else 
            p_out12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out13 <= p_load58_reg_3908_pp0_iter14_reg;

    p_out13_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3768_pp0_iter14_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            p_out13_ap_vld <= ap_const_logic_1;
        else 
            p_out13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out14 <= p_load59_reg_3903_pp0_iter14_reg;

    p_out14_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3768_pp0_iter14_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            p_out14_ap_vld <= ap_const_logic_1;
        else 
            p_out14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out15 <= p_load60_reg_3898_pp0_iter14_reg;

    p_out15_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3768_pp0_iter14_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            p_out15_ap_vld <= ap_const_logic_1;
        else 
            p_out15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out16 <= p_load61_reg_3892_pp0_iter14_reg;

    p_out16_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3768_pp0_iter14_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            p_out16_ap_vld <= ap_const_logic_1;
        else 
            p_out16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out17 <= p_load62_reg_3887_pp0_iter14_reg;

    p_out17_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3768_pp0_iter14_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            p_out17_ap_vld <= ap_const_logic_1;
        else 
            p_out17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out18 <= p_load63_reg_3882_pp0_iter14_reg;

    p_out18_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3768_pp0_iter14_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            p_out18_ap_vld <= ap_const_logic_1;
        else 
            p_out18_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out19 <= p_load64_reg_3876_pp0_iter14_reg;

    p_out19_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3768_pp0_iter14_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            p_out19_ap_vld <= ap_const_logic_1;
        else 
            p_out19_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_out1_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3768_pp0_iter14_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            p_out1_ap_vld <= ap_const_logic_1;
        else 
            p_out1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out2 <= p_load69_reg_3861_pp0_iter14_reg;

    p_out2_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3768_pp0_iter14_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            p_out2_ap_vld <= ap_const_logic_1;
        else 
            p_out2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out3 <= p_load71_reg_3856_pp0_iter14_reg;

    p_out3_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3768_pp0_iter14_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            p_out3_ap_vld <= ap_const_logic_1;
        else 
            p_out3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out4 <= p_load73_reg_3851_pp0_iter14_reg;

    p_out4_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3768_pp0_iter14_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            p_out4_ap_vld <= ap_const_logic_1;
        else 
            p_out4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out5 <= p_load_reg_3951_pp0_iter14_reg;

    p_out5_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3768_pp0_iter14_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            p_out5_ap_vld <= ap_const_logic_1;
        else 
            p_out5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out6 <= p_load51_reg_3946_pp0_iter14_reg;

    p_out6_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3768_pp0_iter14_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            p_out6_ap_vld <= ap_const_logic_1;
        else 
            p_out6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out7 <= p_load52_reg_3940_pp0_iter14_reg;

    p_out7_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3768_pp0_iter14_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            p_out7_ap_vld <= ap_const_logic_1;
        else 
            p_out7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out8 <= p_load53_reg_3935_pp0_iter14_reg;

    p_out8_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3768_pp0_iter14_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            p_out8_ap_vld <= ap_const_logic_1;
        else 
            p_out8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out9 <= p_load54_reg_3930_pp0_iter14_reg;

    p_out9_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3768_pp0_iter14_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            p_out9_ap_vld <= ap_const_logic_1;
        else 
            p_out9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3768_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln318_reg_3768_pp0_iter14_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            p_out_ap_vld <= ap_const_logic_1;
        else 
            p_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    phi_ln509_fu_3428_p3 <= 
        select_ln507_fu_3414_p3 when (icmp_ln439_reg_3824_pp0_iter15_reg(0) = '1') else 
        ap_const_lv10_0;
    phi_ln511_fu_3435_p3 <= 
        select_ln507_1_fu_3421_p3 when (icmp_ln439_reg_3824_pp0_iter15_reg(0) = '1') else 
        ap_const_lv10_0;
    select_ln387_10_fu_1181_p3 <= 
        LineBufVal_reg_3835 when (cmp147_reg_3800_pp0_iter1_reg(0) = '1') else 
        empty_141_fu_292;
    select_ln387_11_fu_1187_p3 <= 
        LineBufVal_reg_3835 when (cmp147_reg_3800_pp0_iter1_reg(0) = '1') else 
        empty_142_fu_296;
    select_ln387_12_fu_1194_p3 <= 
        linebuf_yuv_1_q1 when (cmp147_reg_3800_pp0_iter1_reg(0) = '1') else 
        empty_129_fu_244;
    select_ln387_13_fu_1202_p3 <= 
        linebuf_yuv_1_q1 when (cmp147_reg_3800_pp0_iter1_reg(0) = '1') else 
        empty_140_fu_288;
    select_ln387_14_fu_1210_p3 <= 
        linebuf_yuv_1_q1 when (cmp147_reg_3800_pp0_iter1_reg(0) = '1') else 
        empty_138_fu_280;
    select_ln387_15_fu_1217_p3 <= 
        linebuf_yuv_1_q1 when (cmp147_reg_3800_pp0_iter1_reg(0) = '1') else 
        empty_139_fu_284;
    select_ln387_16_fu_1225_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641 when (cmp147_reg_3800_pp0_iter1_reg(0) = '1') else 
        empty_131_fu_252;
    select_ln387_17_fu_1233_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641 when (cmp147_reg_3800_pp0_iter1_reg(0) = '1') else 
        empty_146_fu_312;
    select_ln387_18_fu_1241_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641 when (cmp147_reg_3800_pp0_iter1_reg(0) = '1') else 
        empty_144_fu_304;
    select_ln387_19_fu_1248_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641 when (cmp147_reg_3800_pp0_iter1_reg(0) = '1') else 
        empty_145_fu_308;
    select_ln387_1_fu_1113_p3 <= 
        linebuf_yuv_2_q1 when (cmp147_reg_3800_pp0_iter1_reg(0) = '1') else 
        empty_137_fu_276;
    select_ln387_2_fu_1121_p3 <= 
        linebuf_yuv_2_q1 when (cmp147_reg_3800_pp0_iter1_reg(0) = '1') else 
        empty_135_fu_268;
    select_ln387_3_fu_1128_p3 <= 
        linebuf_yuv_2_q1 when (cmp147_reg_3800_pp0_iter1_reg(0) = '1') else 
        empty_136_fu_272;
    select_ln387_4_fu_1136_p3 <= 
        linebuf_yuv_3_q1 when (cmp147_reg_3800_pp0_iter1_reg(0) = '1') else 
        empty_127_fu_236;
    select_ln387_5_fu_1144_p3 <= 
        linebuf_yuv_3_q1 when (cmp147_reg_3800_pp0_iter1_reg(0) = '1') else 
        empty_134_fu_264;
    select_ln387_6_fu_1152_p3 <= 
        linebuf_yuv_3_q1 when (cmp147_reg_3800_pp0_iter1_reg(0) = '1') else 
        empty_132_fu_256;
    select_ln387_7_fu_1159_p3 <= 
        linebuf_yuv_3_q1 when (cmp147_reg_3800_pp0_iter1_reg(0) = '1') else 
        empty_133_fu_260;
    select_ln387_8_fu_1167_p3 <= 
        LineBufVal_reg_3835 when (cmp147_reg_3800_pp0_iter1_reg(0) = '1') else 
        empty_130_fu_248;
    select_ln387_9_fu_1174_p3 <= 
        LineBufVal_reg_3835 when (cmp147_reg_3800_pp0_iter1_reg(0) = '1') else 
        empty_143_fu_300;
    select_ln387_fu_1105_p3 <= 
        linebuf_yuv_2_q1 when (cmp147_reg_3800_pp0_iter1_reg(0) = '1') else 
        empty_128_fu_240;
    select_ln403_1_fu_1263_p3 <= 
        linebuf_yuv_1_q1 when (cmp170(0) = '1') else 
        ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641;
    select_ln403_2_fu_1271_p3 <= 
        linebuf_yuv_2_q1 when (cmp170(0) = '1') else 
        ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641;
    select_ln504_fu_3365_p3 <= 
        sub_ln504_1_fu_3342_p2 when (tmp_50_fu_3328_p3(0) = '1') else 
        zext_ln504_6_fu_3361_p1;
    select_ln507_1_fu_3421_p3 <= 
        ap_const_lv10_0 when (cmp689(0) = '1') else 
        g_2_reg_718_pp0_iter15_reg;
    select_ln507_fu_3414_p3 <= 
        g_2_reg_718_pp0_iter15_reg when (cmp689(0) = '1') else 
        ap_const_lv10_0;
    select_ln510_1_fu_3450_p3 <= 
        ap_const_lv10_3FF when (xor_ln510_fu_3445_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln510_fu_3462_p3 <= 
        select_ln510_1_fu_3450_p3 when (or_ln510_fu_3458_p2(0) = '1') else 
        trunc_ln510_fu_3442_p1;
    select_ln61_10_fu_2694_p3 <= 
        sub_ln61_18_fu_2680_p2 when (tmp_40_fu_2686_p3(0) = '1') else 
        trunc_ln61_18_fu_2676_p1;
    select_ln61_11_fu_2728_p3 <= 
        sub_ln61_19_fu_2714_p2 when (tmp_41_fu_2720_p3(0) = '1') else 
        trunc_ln61_19_fu_2710_p1;
    select_ln61_12_fu_2774_p3 <= 
        sub_ln61_20_fu_2760_p2 when (tmp_42_fu_2766_p3(0) = '1') else 
        trunc_ln61_20_fu_2756_p1;
    select_ln61_13_fu_2808_p3 <= 
        sub_ln61_21_fu_2794_p2 when (tmp_43_fu_2800_p3(0) = '1') else 
        trunc_ln61_21_fu_2790_p1;
    select_ln61_14_fu_2842_p3 <= 
        sub_ln61_22_fu_2828_p2 when (tmp_44_fu_2834_p3(0) = '1') else 
        trunc_ln61_22_fu_2824_p1;
    select_ln61_15_fu_2876_p3 <= 
        sub_ln61_23_fu_2862_p2 when (tmp_45_fu_2868_p3(0) = '1') else 
        trunc_ln61_23_fu_2858_p1;
    select_ln61_16_fu_1887_p3 <= 
        sub_ln61_24_fu_1873_p2 when (tmp_46_fu_1879_p3(0) = '1') else 
        trunc_ln61_24_fu_1869_p1;
    select_ln61_17_fu_1923_p3 <= 
        sub_ln61_25_fu_1909_p2 when (tmp_47_fu_1915_p3(0) = '1') else 
        trunc_ln61_25_fu_1905_p1;
    select_ln61_18_fu_1975_p3 <= 
        sub_ln61_26_fu_1961_p2 when (tmp_48_fu_1967_p3(0) = '1') else 
        trunc_ln61_26_fu_1957_p1;
    select_ln61_19_fu_2011_p3 <= 
        sub_ln61_27_fu_1997_p2 when (tmp_49_fu_2003_p3(0) = '1') else 
        trunc_ln61_27_fu_1993_p1;
    select_ln61_1_fu_2364_p3 <= 
        sub_ln61_9_fu_2350_p2 when (tmp_31_fu_2356_p3(0) = '1') else 
        trunc_ln61_9_fu_2346_p1;
    select_ln61_2_fu_2398_p3 <= 
        sub_ln61_10_fu_2384_p2 when (tmp_32_fu_2390_p3(0) = '1') else 
        trunc_ln61_10_fu_2380_p1;
    select_ln61_3_fu_2432_p3 <= 
        sub_ln61_11_fu_2418_p2 when (tmp_33_fu_2424_p3(0) = '1') else 
        trunc_ln61_11_fu_2414_p1;
    select_ln61_4_fu_2478_p3 <= 
        sub_ln61_12_fu_2464_p2 when (tmp_34_fu_2470_p3(0) = '1') else 
        trunc_ln61_12_fu_2460_p1;
    select_ln61_5_fu_2512_p3 <= 
        sub_ln61_13_fu_2498_p2 when (tmp_35_fu_2504_p3(0) = '1') else 
        trunc_ln61_13_fu_2494_p1;
    select_ln61_6_fu_2546_p3 <= 
        sub_ln61_14_fu_2532_p2 when (tmp_36_fu_2538_p3(0) = '1') else 
        trunc_ln61_14_fu_2528_p1;
    select_ln61_7_fu_2580_p3 <= 
        sub_ln61_15_fu_2566_p2 when (tmp_37_fu_2572_p3(0) = '1') else 
        trunc_ln61_15_fu_2562_p1;
    select_ln61_8_fu_2626_p3 <= 
        sub_ln61_16_fu_2612_p2 when (tmp_38_fu_2618_p3(0) = '1') else 
        trunc_ln61_16_fu_2608_p1;
    select_ln61_9_fu_2660_p3 <= 
        sub_ln61_17_fu_2646_p2 when (tmp_39_fu_2652_p3(0) = '1') else 
        trunc_ln61_17_fu_2642_p1;
    select_ln61_fu_2330_p3 <= 
        sub_ln61_fu_2316_p2 when (tmp_30_fu_2322_p3(0) = '1') else 
        trunc_ln61_fu_2312_p1;
        sext_ln465_1_fu_1777_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_2_fu_1495_p2),13));

        sext_ln465_2_fu_1781_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_4_fu_1555_p2),13));

        sext_ln465_3_fu_1785_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_6_fu_1615_p2),13));

        sext_ln465_4_fu_2039_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln465_reg_4003),14));

        sext_ln465_5_fu_2042_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln465_1_reg_4008),14));

        sext_ln465_fu_1773_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_fu_1427_p2),13));

        sext_ln466_1_fu_1805_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_3_fu_1523_p2),13));

        sext_ln466_2_fu_1809_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_9_fu_1707_p2),13));

        sext_ln466_3_fu_1813_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_11_fu_1767_p2),13));

        sext_ln466_4_fu_2051_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln466_reg_4035),14));

        sext_ln466_5_fu_2054_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln466_1_reg_4040),14));

        sext_ln466_fu_1801_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_1_fu_1463_p2),13));

        sext_ln467_1_fu_1833_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_7_fu_1647_p2),13));

        sext_ln467_2_fu_2063_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln467_reg_4055),14));

        sext_ln467_fu_1829_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_5_fu_1591_p2),13));

        sext_ln468_1_fu_1847_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_10_fu_1739_p2),13));

        sext_ln468_2_fu_2072_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln468_reg_4070),14));

        sext_ln468_3_fu_2075_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln468_1_reg_4075),14));

        sext_ln468_fu_1843_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_8_fu_1679_p2),13));

        sext_ln472_10_fu_2276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_s_fu_2266_p4),13));

        sext_ln472_11_fu_2290_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_3_fu_2280_p4),13));

        sext_ln472_1_fu_2108_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_1_fu_2098_p4),13));

        sext_ln472_3_fu_2122_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_2_fu_2112_p4),13));

        sext_ln472_5_fu_2164_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_4_fu_2154_p4),13));

        sext_ln472_7_fu_2178_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_5_fu_2168_p4),13));

        sext_ln472_8_fu_2220_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_7_fu_2210_p4),13));

        sext_ln472_9_fu_2234_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_8_fu_2224_p4),13));

        sext_ln504_4_fu_3296_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3590_p3),26));

        sext_ln504_5_fu_3299_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3581_p3),26));

        sext_ln504_6_fu_3335_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln504_1_reg_4308),14));

        sext_ln504_7_fu_3373_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln504_fu_3365_p3),16));

        sext_ln504_8_fu_3357_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln504_2_fu_3348_p4),14));

    shl_ln10_fu_1713_p3 <= (empty_128_fu_240 & ap_const_lv1_0);
    shl_ln11_fu_1745_p3 <= (empty_162_reg_766 & ap_const_lv1_0);
    shl_ln1_fu_1653_p3 <= (empty_130_fu_248 & ap_const_lv1_0);
    shl_ln2_fu_1685_p3 <= (empty_155_reg_708 & ap_const_lv1_0);
    shl_ln3_fu_1433_p3 <= (empty_165_reg_786 & ap_const_lv1_0);
    shl_ln4_fu_1469_p3 <= (ap_phi_reg_pp0_iter3_empty_160_reg_823 & ap_const_lv1_0);
    shl_ln5_fu_1501_p3 <= (empty_157_reg_728 & ap_const_lv1_0);
    shl_ln6_fu_1529_p3 <= (ap_phi_reg_pp0_iter3_empty_153_reg_805 & ap_const_lv1_0);
    shl_ln7_fu_1561_p3 <= (empty_150_reg_670 & ap_const_lv1_0);
    shl_ln8_fu_1597_p3 <= (empty_152_reg_689 & ap_const_lv1_0);
    shl_ln9_fu_1621_p3 <= (empty_147_reg_650 & ap_const_lv1_0);
    shl_ln_fu_1393_p3 <= (empty_159_reg_747 & ap_const_lv1_0);
    sub_ln450_fu_1421_p2 <= std_logic_vector(unsigned(zext_ln450_fu_1401_p1) - unsigned(zext_ln450_4_fu_1417_p1));
    sub_ln452_fu_1489_p2 <= std_logic_vector(unsigned(zext_ln452_fu_1477_p1) - unsigned(zext_ln452_2_fu_1485_p1));
    sub_ln454_fu_1549_p2 <= std_logic_vector(unsigned(zext_ln454_fu_1537_p1) - unsigned(zext_ln454_2_fu_1545_p1));
    sub_ln456_fu_1609_p2 <= std_logic_vector(unsigned(zext_ln456_fu_1605_p1) - unsigned(zext_ln455_1_fu_1573_p1));
    sub_ln472_1_fu_2126_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_1_fu_2108_p1));
    sub_ln472_2_fu_2148_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_1_fu_2057_p2));
    sub_ln472_3_fu_2182_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_5_fu_2164_p1));
    sub_ln472_4_fu_2204_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_2_fu_2066_p2));
    sub_ln472_5_fu_2238_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_8_fu_2220_p1));
    sub_ln472_6_fu_2260_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_3_fu_2078_p2));
    sub_ln472_7_fu_2294_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_10_fu_2276_p1));
    sub_ln472_fu_2092_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_fu_2045_p2));
    sub_ln476_1_fu_2342_p2 <= std_logic_vector(signed(sext_ln465_1_reg_3987_pp0_iter4_reg) - signed(mean_reg_4110));
    sub_ln476_2_fu_2376_p2 <= std_logic_vector(signed(sext_ln465_2_reg_3992_pp0_iter4_reg) - signed(mean_reg_4110));
    sub_ln476_3_fu_2410_p2 <= std_logic_vector(signed(sext_ln465_3_reg_3997_pp0_iter4_reg) - signed(mean_reg_4110));
    sub_ln476_fu_2308_p2 <= std_logic_vector(signed(sext_ln465_reg_3981_pp0_iter4_reg) - signed(mean_reg_4110));
    sub_ln477_1_fu_2490_p2 <= std_logic_vector(signed(sext_ln466_1_reg_4018_pp0_iter4_reg) - signed(mean_1_reg_4118));
    sub_ln477_2_fu_2524_p2 <= std_logic_vector(signed(sext_ln466_2_reg_4024_pp0_iter4_reg) - signed(mean_1_reg_4118));
    sub_ln477_3_fu_2558_p2 <= std_logic_vector(signed(sext_ln466_3_reg_4030_pp0_iter4_reg) - signed(mean_1_reg_4118));
    sub_ln477_fu_2456_p2 <= std_logic_vector(signed(sext_ln466_reg_4013_pp0_iter4_reg) - signed(mean_1_reg_4118));
    sub_ln478_1_fu_2638_p2 <= std_logic_vector(signed(sext_ln467_reg_4045_pp0_iter4_reg) - signed(mean_2_reg_4126));
    sub_ln478_2_fu_2672_p2 <= std_logic_vector(signed(sext_ln467_1_reg_4050_pp0_iter4_reg) - signed(mean_2_reg_4126));
    sub_ln478_3_fu_2706_p2 <= std_logic_vector(signed(sext_ln466_2_reg_4024_pp0_iter4_reg) - signed(mean_2_reg_4126));
    sub_ln478_fu_2604_p2 <= std_logic_vector(signed(sext_ln466_1_reg_4018_pp0_iter4_reg) - signed(mean_2_reg_4126));
    sub_ln479_1_fu_2786_p2 <= std_logic_vector(signed(sext_ln465_3_reg_3997_pp0_iter4_reg) - signed(mean_3_reg_4134));
    sub_ln479_2_fu_2820_p2 <= std_logic_vector(signed(sext_ln468_reg_4060_pp0_iter4_reg) - signed(mean_3_reg_4134));
    sub_ln479_3_fu_2854_p2 <= std_logic_vector(signed(sext_ln468_1_reg_4065_pp0_iter4_reg) - signed(mean_3_reg_4134));
    sub_ln479_fu_2752_p2 <= std_logic_vector(signed(sext_ln465_reg_3981_pp0_iter4_reg) - signed(mean_3_reg_4134));
    sub_ln483_1_fu_1899_p2 <= std_logic_vector(unsigned(zext_ln455_2_fu_1577_p1) - unsigned(zext_ln450_3_fu_1413_p1));
    sub_ln483_fu_1863_p2 <= std_logic_vector(unsigned(zext_ln450_1_fu_1405_p1) - unsigned(zext_ln450_3_fu_1413_p1));
    sub_ln484_1_fu_1987_p2 <= std_logic_vector(unsigned(zext_ln458_1_fu_1665_p1) - unsigned(zext_ln450_3_fu_1413_p1));
    sub_ln484_fu_1951_p2 <= std_logic_vector(unsigned(zext_ln452_1_fu_1481_p1) - unsigned(zext_ln450_3_fu_1413_p1));
    sub_ln504_1_fu_3342_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(zext_ln504_5_fu_3338_p1));
    sub_ln504_fu_3308_p2 <= std_logic_vector(unsigned(ap_const_lv26_0) - unsigned(add_ln504_2_fu_3302_p2));
    sub_ln61_10_fu_2384_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_10_fu_2380_p1));
    sub_ln61_11_fu_2418_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_11_fu_2414_p1));
    sub_ln61_12_fu_2464_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_12_fu_2460_p1));
    sub_ln61_13_fu_2498_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_13_fu_2494_p1));
    sub_ln61_14_fu_2532_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_14_fu_2528_p1));
    sub_ln61_15_fu_2566_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_15_fu_2562_p1));
    sub_ln61_16_fu_2612_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_16_fu_2608_p1));
    sub_ln61_17_fu_2646_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_17_fu_2642_p1));
    sub_ln61_18_fu_2680_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_18_fu_2676_p1));
    sub_ln61_19_fu_2714_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_19_fu_2710_p1));
    sub_ln61_20_fu_2760_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_20_fu_2756_p1));
    sub_ln61_21_fu_2794_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_21_fu_2790_p1));
    sub_ln61_22_fu_2828_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_22_fu_2824_p1));
    sub_ln61_23_fu_2862_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_23_fu_2858_p1));
    sub_ln61_24_fu_1873_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_24_fu_1869_p1));
    sub_ln61_25_fu_1909_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_25_fu_1905_p1));
    sub_ln61_26_fu_1961_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_26_fu_1957_p1));
    sub_ln61_27_fu_1997_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_27_fu_1993_p1));
    sub_ln61_9_fu_2350_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_9_fu_2346_p1));
    sub_ln61_fu_2316_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln61_fu_2312_p1));
    sw_1_fu_3171_p2 <= std_logic_vector(unsigned(zext_ln495_fu_3167_p1) + unsigned(zext_ln488_fu_3155_p1));
    tmp_26_fu_2084_p3 <= ave_fu_2045_p2(13 downto 13);
    tmp_27_fu_2140_p3 <= ave_1_fu_2057_p2(13 downto 13);
    tmp_28_fu_2196_p3 <= ave_2_fu_2066_p2(13 downto 13);
    tmp_29_fu_2252_p3 <= ave_3_fu_2078_p2(13 downto 13);
    tmp_30_fu_2322_p3 <= sub_ln476_fu_2308_p2(12 downto 12);
    tmp_31_fu_2356_p3 <= sub_ln476_1_fu_2342_p2(12 downto 12);
    tmp_32_fu_2390_p3 <= sub_ln476_2_fu_2376_p2(12 downto 12);
    tmp_33_fu_2424_p3 <= sub_ln476_3_fu_2410_p2(12 downto 12);
    tmp_34_fu_2470_p3 <= sub_ln477_fu_2456_p2(12 downto 12);
    tmp_35_fu_2504_p3 <= sub_ln477_1_fu_2490_p2(12 downto 12);
    tmp_36_fu_2538_p3 <= sub_ln477_2_fu_2524_p2(12 downto 12);
    tmp_37_fu_2572_p3 <= sub_ln477_3_fu_2558_p2(12 downto 12);
    tmp_38_fu_2618_p3 <= sub_ln478_fu_2604_p2(12 downto 12);
    tmp_39_fu_2652_p3 <= sub_ln478_1_fu_2638_p2(12 downto 12);
    tmp_40_fu_2686_p3 <= sub_ln478_2_fu_2672_p2(12 downto 12);
    tmp_41_fu_2720_p3 <= sub_ln478_3_fu_2706_p2(12 downto 12);
    tmp_42_fu_2766_p3 <= sub_ln479_fu_2752_p2(12 downto 12);
    tmp_43_fu_2800_p3 <= sub_ln479_1_fu_2786_p2(12 downto 12);
    tmp_44_fu_2834_p3 <= sub_ln479_2_fu_2820_p2(12 downto 12);
    tmp_45_fu_2868_p3 <= sub_ln479_3_fu_2854_p2(12 downto 12);
    tmp_46_fu_1879_p3 <= sub_ln483_fu_1863_p2(10 downto 10);
    tmp_47_fu_1915_p3 <= sub_ln483_1_fu_1899_p2(10 downto 10);
    tmp_48_fu_1967_p3 <= sub_ln484_fu_1951_p2(10 downto 10);
    tmp_49_fu_2003_p3 <= sub_ln484_1_fu_1987_p2(10 downto 10);
    tmp_50_fu_3328_p3 <= add_ln504_2_reg_4302(25 downto 25);
    tmp_52_fu_3398_p4 <= g_1_fu_3383_p3(15 downto 10);
    trunc_ln279_fu_979_p1 <= out_x_fu_973_p2(1 - 1 downto 0);
    trunc_ln472_1_fu_2098_p4 <= sub_ln472_fu_2092_p2(13 downto 2);
    trunc_ln472_2_fu_2112_p4 <= ave_fu_2045_p2(13 downto 2);
    trunc_ln472_3_fu_2280_p4 <= ave_3_fu_2078_p2(13 downto 2);
    trunc_ln472_4_fu_2154_p4 <= sub_ln472_2_fu_2148_p2(13 downto 2);
    trunc_ln472_5_fu_2168_p4 <= ave_1_fu_2057_p2(13 downto 2);
    trunc_ln472_7_fu_2210_p4 <= sub_ln472_4_fu_2204_p2(13 downto 2);
    trunc_ln472_8_fu_2224_p4 <= ave_2_fu_2066_p2(13 downto 2);
    trunc_ln472_s_fu_2266_p4 <= sub_ln472_6_fu_2260_p2(13 downto 2);
    trunc_ln504_2_fu_3348_p4 <= add_ln504_2_reg_4302(25 downto 13);
    trunc_ln510_fu_3442_p1 <= g_1_reg_4313(10 - 1 downto 0);
    trunc_ln61_10_fu_2380_p1 <= sub_ln476_2_fu_2376_p2(12 - 1 downto 0);
    trunc_ln61_11_fu_2414_p1 <= sub_ln476_3_fu_2410_p2(12 - 1 downto 0);
    trunc_ln61_12_fu_2460_p1 <= sub_ln477_fu_2456_p2(12 - 1 downto 0);
    trunc_ln61_13_fu_2494_p1 <= sub_ln477_1_fu_2490_p2(12 - 1 downto 0);
    trunc_ln61_14_fu_2528_p1 <= sub_ln477_2_fu_2524_p2(12 - 1 downto 0);
    trunc_ln61_15_fu_2562_p1 <= sub_ln477_3_fu_2558_p2(12 - 1 downto 0);
    trunc_ln61_16_fu_2608_p1 <= sub_ln478_fu_2604_p2(12 - 1 downto 0);
    trunc_ln61_17_fu_2642_p1 <= sub_ln478_1_fu_2638_p2(12 - 1 downto 0);
    trunc_ln61_18_fu_2676_p1 <= sub_ln478_2_fu_2672_p2(12 - 1 downto 0);
    trunc_ln61_19_fu_2710_p1 <= sub_ln478_3_fu_2706_p2(12 - 1 downto 0);
    trunc_ln61_20_fu_2756_p1 <= sub_ln479_fu_2752_p2(12 - 1 downto 0);
    trunc_ln61_21_fu_2790_p1 <= sub_ln479_1_fu_2786_p2(12 - 1 downto 0);
    trunc_ln61_22_fu_2824_p1 <= sub_ln479_2_fu_2820_p2(12 - 1 downto 0);
    trunc_ln61_23_fu_2858_p1 <= sub_ln479_3_fu_2854_p2(12 - 1 downto 0);
    trunc_ln61_24_fu_1869_p1 <= sub_ln483_fu_1863_p2(10 - 1 downto 0);
    trunc_ln61_25_fu_1905_p1 <= sub_ln483_1_fu_1899_p2(10 - 1 downto 0);
    trunc_ln61_26_fu_1957_p1 <= sub_ln484_fu_1951_p2(10 - 1 downto 0);
    trunc_ln61_27_fu_1993_p1 <= sub_ln484_1_fu_1987_p2(10 - 1 downto 0);
    trunc_ln61_9_fu_2346_p1 <= sub_ln476_1_fu_2342_p2(12 - 1 downto 0);
    trunc_ln61_fu_2312_p1 <= sub_ln476_fu_2308_p2(12 - 1 downto 0);
    var_1_fu_2934_p4 <= add_ln477_2_fu_2928_p2(13 downto 1);
    var_2_fu_2956_p4 <= add_ln478_2_fu_2950_p2(13 downto 1);
    var_3_fu_2978_p4 <= add_ln479_2_fu_2972_p2(13 downto 1);
    var_fu_2912_p4 <= add_ln476_2_fu_2906_p2(13 downto 1);
    var_quant_1_fu_3041_p4 <= add_ln492_3_fu_3035_p2(12 downto 3);
    var_quant_2_fu_3062_p4 <= add_ln492_4_fu_3056_p2(12 downto 3);
    var_quant_3_fu_3083_p4 <= add_ln492_5_fu_3077_p2(12 downto 3);
    var_quant_fu_3010_p4 <= add_ln492_1_fu_3004_p2(12 downto 3);
    w_3_fu_3108_p4 <= DIV1_TABLE_q2(9 downto 2);
    w_5_fu_3122_p4 <= DIV1_TABLE_q1(9 downto 2);
    x_11_fu_959_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_z) + unsigned(ap_const_lv17_1));
    xor_ln439_fu_995_p2 <= (trunc_ln279_fu_979_p1 xor empty);
    xor_ln510_fu_3445_p2 <= (tmp_51_reg_4318 xor ap_const_lv1_1);
    zext_ln275_cast_fu_841_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln275),17));
    zext_ln318_fu_965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_11_fu_959_p2),64));
    zext_ln439_fu_1001_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln439_fu_995_p2),15));
    zext_ln450_1_fu_1405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_163_reg_776),11));
    zext_ln450_2_fu_1409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_163_reg_776),12));
    zext_ln450_3_fu_1413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_2_reg_718),11));
    zext_ln450_4_fu_1417_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_2_reg_718),12));
    zext_ln450_fu_1401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1393_p3),12));
    zext_ln451_1_fu_1445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter3_empty_164_reg_832),12));
    zext_ln451_2_fu_1449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter3_empty_164_reg_832),11));
    zext_ln451_3_fu_1459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln451_fu_1453_p2),12));
    zext_ln451_fu_1441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln3_fu_1433_p3),12));
    zext_ln452_1_fu_1481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter3_empty_156_reg_814),11));
    zext_ln452_2_fu_1485_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter3_empty_156_reg_814),12));
    zext_ln452_fu_1477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln4_fu_1469_p3),12));
    zext_ln453_1_fu_1519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln453_fu_1513_p2),12));
    zext_ln453_fu_1509_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln5_fu_1501_p3),12));
    zext_ln454_1_fu_1541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter3_empty_149_reg_796),11));
    zext_ln454_2_fu_1545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter3_empty_149_reg_796),12));
    zext_ln454_fu_1537_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln6_fu_1529_p3),12));
    zext_ln455_1_fu_1573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_148_reg_660),12));
    zext_ln455_2_fu_1577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_148_reg_660),11));
    zext_ln455_3_fu_1587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln455_fu_1581_p2),12));
    zext_ln455_fu_1569_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln7_fu_1561_p3),12));
    zext_ln456_fu_1605_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln8_fu_1597_p3),12));
    zext_ln457_1_fu_1633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_131_fu_252),11));
    zext_ln457_2_fu_1643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln457_fu_1637_p2),12));
    zext_ln457_fu_1629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln9_fu_1621_p3),12));
    zext_ln458_1_fu_1665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_129_fu_244),11));
    zext_ln458_2_fu_1675_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln458_fu_1669_p2),12));
    zext_ln458_fu_1661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_1653_p3),12));
    zext_ln459_1_fu_1703_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln459_fu_1697_p2),12));
    zext_ln459_fu_1693_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_1685_p3),12));
    zext_ln460_1_fu_1725_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_127_fu_236),11));
    zext_ln460_2_fu_1735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln460_fu_1729_p2),12));
    zext_ln460_fu_1721_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln10_fu_1713_p3),12));
    zext_ln461_1_fu_1763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln461_fu_1757_p2),12));
    zext_ln461_fu_1753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln11_fu_1745_p3),12));
    zext_ln476_1_fu_2372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_1_fu_2364_p3),13));
    zext_ln476_2_fu_2406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_2_fu_2398_p3),13));
    zext_ln476_3_fu_2440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_3_fu_2432_p3),13));
    zext_ln476_4_fu_2900_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln476_reg_4142),14));
    zext_ln476_5_fu_2903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln476_1_reg_4147),14));
    zext_ln476_fu_2338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_fu_2330_p3),13));
    zext_ln477_1_fu_2520_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_5_fu_2512_p3),13));
    zext_ln477_2_fu_2554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_6_fu_2546_p3),13));
    zext_ln477_3_fu_2588_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_7_fu_2580_p3),13));
    zext_ln477_4_fu_2922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln477_reg_4152),14));
    zext_ln477_5_fu_2925_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln477_1_reg_4157),14));
    zext_ln477_fu_2486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_4_fu_2478_p3),13));
    zext_ln478_1_fu_2668_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_9_fu_2660_p3),13));
    zext_ln478_2_fu_2702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_10_fu_2694_p3),13));
    zext_ln478_3_fu_2736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_11_fu_2728_p3),13));
    zext_ln478_4_fu_2944_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln478_reg_4162),14));
    zext_ln478_5_fu_2947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln478_1_reg_4167),14));
    zext_ln478_fu_2634_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_8_fu_2626_p3),13));
    zext_ln479_1_fu_2816_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_13_fu_2808_p3),13));
    zext_ln479_2_fu_2850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_14_fu_2842_p3),13));
    zext_ln479_3_fu_2884_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_15_fu_2876_p3),13));
    zext_ln479_4_fu_2966_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln479_reg_4172),14));
    zext_ln479_5_fu_2969_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln479_1_reg_4177),14));
    zext_ln479_fu_2782_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_12_fu_2774_p3),13));
    zext_ln483_1_fu_1931_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_17_fu_1923_p3),11));
    zext_ln483_2_fu_2988_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(SD_reg_4080_pp0_iter5_reg),11));
    zext_ln483_fu_1895_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_16_fu_1887_p3),11));
    zext_ln484_1_fu_2019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_19_fu_2011_p3),11));
    zext_ln484_2_fu_2991_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(SD_1_reg_4085_pp0_iter5_reg),11));
    zext_ln484_fu_1983_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_18_fu_1975_p3),11));
    zext_ln488_1_fu_3118_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_3_fu_3108_p4),9));
    zext_ln488_2_fu_3132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_5_fu_3122_p4),9));
    zext_ln488_fu_3155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_7_reg_4218),11));
    zext_ln492_1_fu_3031_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln492_2_fu_3025_p2),13));
    zext_ln492_fu_3000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln492_fu_2994_p2),13));
    zext_ln493_1_fu_3051_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_1_fu_3041_p4),64));
    zext_ln493_2_fu_3072_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_2_fu_3062_p4),64));
    zext_ln493_3_fu_3093_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_3_fu_3083_p4),64));
    zext_ln493_fu_3020_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_fu_3010_p4),64));
    zext_ln494_fu_3152_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_8_reg_4202),10));
    zext_ln495_1_fu_3158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln495_reg_4224),10));
    zext_ln495_fu_3167_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln495_1_fu_3161_p2),11));
    zext_ln497_fu_3177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sw_1_fu_3171_p2),64));
    zext_ln504_4_fu_3324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_2_reg_718_pp0_iter14_reg),16));
    zext_ln504_5_fu_3338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln504_6_fu_3335_p1),15));
    zext_ln504_6_fu_3361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln504_8_fu_3357_p1),15));
end behav;
