<module name="PBIST" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="MEM_RF0L" acronym="MEM_RF0L" offset="0x0" width="32" description="">
		<bitfield id="RF0L" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF0 lower (RF0L)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF1L" acronym="MEM_RF1L" offset="0x4" width="32" description="">
		<bitfield id="RF1L" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF1 lower (RF1L)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF2L" acronym="MEM_RF2L" offset="0x8" width="32" description="">
		<bitfield id="RF2L" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF2 lower (RF2L)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF3L" acronym="MEM_RF3L" offset="0xC" width="32" description="">
		<bitfield id="RF3L" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF3 lower (RF3L)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF4L" acronym="MEM_RF4L" offset="0x10" width="32" description="">
		<bitfield id="RF4L" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF4 lower (RF4L)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF5L" acronym="MEM_RF5L" offset="0x14" width="32" description="">
		<bitfield id="RF5L" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF5 lower (RF5L)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF6L" acronym="MEM_RF6L" offset="0x18" width="32" description="">
		<bitfield id="RF6L" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF6 lower (RF6L)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF7L" acronym="MEM_RF7L" offset="0x1C" width="32" description="">
		<bitfield id="RF7L" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF7 lower (RF7L)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF8L" acronym="MEM_RF8L" offset="0x20" width="32" description="">
		<bitfield id="RF8L" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF8 lower (RF8L)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF9L" acronym="MEM_RF9L" offset="0x24" width="32" description="">
		<bitfield id="RF9L" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF9 lower (RF9L)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF10L" acronym="MEM_RF10L" offset="0x28" width="32" description="">
		<bitfield id="RF10L" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF10 lower (RF10L)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF11L" acronym="MEM_RF11L" offset="0x2C" width="32" description="">
		<bitfield id="RF11L" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF11 lower (RF11L)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF12L" acronym="MEM_RF12L" offset="0x30" width="32" description="">
		<bitfield id="RF12L" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF12 lower (RF12L)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF13L" acronym="MEM_RF13L" offset="0x34" width="32" description="">
		<bitfield id="RF13L" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF13 lower (RF13L)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF14L" acronym="MEM_RF14L" offset="0x38" width="32" description="">
		<bitfield id="RF14L" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF14 lower (RF14L)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF15L" acronym="MEM_RF15L" offset="0x3C" width="32" description="">
		<bitfield id="RF15L" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF15 lower (RF15L)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF0U" acronym="MEM_RF0U" offset="0x40" width="32" description="">
		<bitfield id="RF0U" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF0 upper (RF0U)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF1U" acronym="MEM_RF1U" offset="0x44" width="32" description="">
		<bitfield id="RF1U" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF1 upper (RF1U)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF2U" acronym="MEM_RF2U" offset="0x48" width="32" description="">
		<bitfield id="RF2U" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF2 upper (RF2U)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF3U" acronym="MEM_RF3U" offset="0x4C" width="32" description="">
		<bitfield id="RF3U" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF3 upper (RF3U)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF4U" acronym="MEM_RF4U" offset="0x50" width="32" description="">
		<bitfield id="RF4U" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF4 upper (RF4U)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF5U" acronym="MEM_RF5U" offset="0x54" width="32" description="">
		<bitfield id="RF5U" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF5 upper (RF5U)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF6U" acronym="MEM_RF6U" offset="0x58" width="32" description="">
		<bitfield id="RF6U" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF6 upper (RF6U)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF7U" acronym="MEM_RF7U" offset="0x5C" width="32" description="">
		<bitfield id="RF7U" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF7 upper (RF7U)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF8U" acronym="MEM_RF8U" offset="0x60" width="32" description="">
		<bitfield id="RF8U" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF8 upper (RF8U)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF9U" acronym="MEM_RF9U" offset="0x64" width="32" description="">
		<bitfield id="RF9U" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF9 upper (RF9U)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF10U" acronym="MEM_RF10U" offset="0x68" width="32" description="">
		<bitfield id="RF10U" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF10 upper (RF10U)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF11U" acronym="MEM_RF11U" offset="0x6C" width="32" description="">
		<bitfield id="RF11U" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF11 upper (RF11U)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF12U" acronym="MEM_RF12U" offset="0x70" width="32" description="">
		<bitfield id="RF12U" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF12 upper (RF12U)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF13U" acronym="MEM_RF13U" offset="0x74" width="32" description="">
		<bitfield id="RF13U" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF13 upper (RF13U)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF14U" acronym="MEM_RF14U" offset="0x78" width="32" description="">
		<bitfield id="RF14U" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF14 upper (RF14U)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RF15U" acronym="MEM_RF15U" offset="0x7C" width="32" description="">
		<bitfield id="RF15U" width="32" begin="31" end="0" resetval="0x0" description="Register Files / Instruction Registers RF15 upper (RF15U)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_A0" acronym="MEM_A0" offset="0x100" width="32" description="">
		<bitfield id="A0" width="16" begin="15" end="0" resetval="0x0" description="Variable Address Register 0 (A0)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_A1" acronym="MEM_A1" offset="0x104" width="32" description="">
		<bitfield id="A1" width="16" begin="15" end="0" resetval="0x0" description="Variable Address Register 1 (A1)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_A2" acronym="MEM_A2" offset="0x108" width="32" description="">
		<bitfield id="A2" width="16" begin="15" end="0" resetval="0x0" description="Variable Address Register 2 (A2)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_A3" acronym="MEM_A3" offset="0x10C" width="32" description="">
		<bitfield id="A3" width="16" begin="15" end="0" resetval="0x0" description="Variable Address Register 3 (A3)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_L0" acronym="MEM_L0" offset="0x110" width="32" description="">
		<bitfield id="L0" width="16" begin="15" end="0" resetval="0x0" description="Variable Loop Count Register 0 (L0)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_L1" acronym="MEM_L1" offset="0x114" width="32" description="">
		<bitfield id="L1" width="16" begin="15" end="0" resetval="0x0" description="Variable Loop Count Register 1 (L1)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_L2" acronym="MEM_L2" offset="0x118" width="32" description="">
		<bitfield id="L2" width="16" begin="15" end="0" resetval="0x0" description="Variable Loop Count Register 2 (L2)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_L3" acronym="MEM_L3" offset="0x11C" width="32" description="">
		<bitfield id="L3" width="16" begin="15" end="0" resetval="0x0" description="Variable Loop Count Register 3 (L3)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_D" acronym="MEM_D" offset="0x120" width="32" description="">
		<bitfield id="D1" width="16" begin="31" end="16" resetval="0x0" description="DD1 Data Register Upper 16 (D1)" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="D0" width="16" begin="15" end="0" resetval="0x0" description="DD0 Data Register Lower 16 (D0)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_E" acronym="MEM_E" offset="0x124" width="32" description="">
		<bitfield id="E1" width="16" begin="31" end="16" resetval="0x0" description="EE1 Data Register Upper 16 (E1)" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="E0" width="16" begin="15" end="0" resetval="0x0" description="EE0 Data Register Lower 16 (E0)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_CA0" acronym="MEM_CA0" offset="0x130" width="32" description="">
		<bitfield id="CA0" width="16" begin="15" end="0" resetval="0x0" description="Constant Address Register 0 (CA0)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_CA1" acronym="MEM_CA1" offset="0x134" width="32" description="">
		<bitfield id="CA1" width="16" begin="15" end="0" resetval="0x0" description="Constant Address Register 1 (CA1)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_CA2" acronym="MEM_CA2" offset="0x138" width="32" description="">
		<bitfield id="CA2" width="16" begin="15" end="0" resetval="0x0" description="Constant Address Register 2 (CA2)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_CA3" acronym="MEM_CA3" offset="0x13C" width="32" description="">
		<bitfield id="CA3" width="16" begin="15" end="0" resetval="0x0" description="Constant Address Register 3 (CA3)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_CL0" acronym="MEM_CL0" offset="0x140" width="32" description="">
		<bitfield id="CL0" width="16" begin="15" end="0" resetval="0x0" description="Constant Loop Count Register 0 (CL0)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_CL1" acronym="MEM_CL1" offset="0x144" width="32" description="">
		<bitfield id="CL1" width="16" begin="15" end="0" resetval="0x0" description="Constant Loop Count Register 1 (CL1)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_CL2" acronym="MEM_CL2" offset="0x148" width="32" description="">
		<bitfield id="CL2" width="16" begin="15" end="0" resetval="0x0" description="Constant Loop Count Register 2 (CL2)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_CL3" acronym="MEM_CL3" offset="0x14C" width="32" description="">
		<bitfield id="CL3" width="16" begin="15" end="0" resetval="0x0" description="Constant Loop Count Register 3 (CL3)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_I0" acronym="MEM_I0" offset="0x150" width="32" description="">
		<bitfield id="I0" width="16" begin="15" end="0" resetval="0x0" description="Constant Increment Register 0 (I0)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_I1" acronym="MEM_I1" offset="0x154" width="32" description="">
		<bitfield id="I0" width="16" begin="15" end="0" resetval="0x0" description="Constant Increment Register 1 (I1)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_I2" acronym="MEM_I2" offset="0x158" width="32" description="">
		<bitfield id="I0" width="16" begin="15" end="0" resetval="0x0" description="Constant Increment Register 2 (I2)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_I3" acronym="MEM_I3" offset="0x15C" width="32" description="">
		<bitfield id="I0" width="16" begin="15" end="0" resetval="0x0" description="Constant Increment Register 3 (I3)" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RAMT" acronym="MEM_RAMT" offset="0x160" width="32" description="">
		<bitfield id="RGS" width="8" begin="31" end="24" resetval="0x0" description="RAM Group Select RGS" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="RDS" width="8" begin="23" end="16" resetval="0x0" description="Return Data select RDS" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DWR" width="8" begin="15" end="8" resetval="0x0" description="Data Width Register DWR" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PLS" width="4" begin="5" end="2" resetval="0x0" description="Pipeline Latency Select" range="5 - 2" rwaccess="R/W"/> 
		<bitfield id="RLS" width="2" begin="1" end="0" resetval="0x0" description="RAM Latency Select" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_DLR" acronym="MEM_DLR" offset="0x164" width="32" description="">
		<bitfield id="BRP" width="8" begin="23" end="16" resetval="0x0" description="Datalogger 2 (BRP)" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DLR1_RTM" width="1" begin="10" end="10" resetval="0x0" description="Retention testing mode" range="10" rwaccess="R/W"/> 
		<bitfield id="DLR1_GNG" width="1" begin="9" end="9" resetval="0x1" description="GO / NO-GO testing mode" range="9" rwaccess="R/W"/> 
		<bitfield id="DLR1_MISR" width="1" begin="8" end="8" resetval="0x0" description="MISR testing mode (mainly for ROM testing)" range="8" rwaccess="R/W"/> 
		<bitfield id="DLR0_TSM" width="1" begin="7" end="7" resetval="0x0" description="Time stamp mode" range="7" rwaccess="R/W"/> 
		<bitfield id="DLR0_CFMM" width="1" begin="6" end="6" resetval="0x0" description="Column Fail Masking mode" range="6" rwaccess="R/W"/> 
		<bitfield id="DLR0_ECAM" width="1" begin="5" end="5" resetval="0x0" description="Emulation cache access mode" range="5" rwaccess="R/W"/> 
		<bitfield id="DLR0_CAM" width="1" begin="4" end="4" resetval="0x0" description="Config access mode" range="4" rwaccess="R/W"/> 
		<bitfield id="DLR0_TCK" width="1" begin="3" end="3" resetval="0x1" description="TCK Gated mode" range="3" rwaccess="R/W"/> 
		<bitfield id="DLR0_ROM" width="1" begin="2" end="2" resetval="0x0" description="ROM-based testing mode" range="2" rwaccess="R/W"/> 
		<bitfield id="DLR0_IDDQ" width="1" begin="1" end="1" resetval="0x0" description="IDDQ testing mode" range="1" rwaccess="R/W"/> 
		<bitfield id="DLR0_DCM" width="1" begin="0" end="0" resetval="0x0" description="Distributed Compare mode" range="0" rwaccess="R/W"/>
	</register>
	<register id="MEM_CMS" acronym="MEM_CMS" offset="0x168" width="32" description="">
		<bitfield id="CMS" width="4" begin="3" end="0" resetval="0x0" description="Clock Mux Select (CMS)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_STR" acronym="MEM_STR" offset="0x16C" width="32" description="">
		<bitfield id="CHK" width="1" begin="4" end="4" resetval="0x0" description="Check MISR mode" range="4" rwaccess="R/W"/> 
		<bitfield id="STEP" width="1" begin="3" end="3" resetval="0x0" description="Step / Step for emulation mode" range="3" rwaccess="R/W"/> 
		<bitfield id="STOP" width="1" begin="2" end="2" resetval="0x0" description="Stop" range="2" rwaccess="R/W"/> 
		<bitfield id="RES" width="1" begin="1" end="1" resetval="0x0" description="Resume / Emulation read" range="1" rwaccess="R/W"/> 
		<bitfield id="START" width="1" begin="0" end="0" resetval="0x0" description="Start / Time Stamp mode restart" range="0" rwaccess="R/W"/>
	</register>
	<register id="MEM_SCR" acronym="MEM_SCR" offset="0x170" width="64" description="">
		<bitfield id="SCR7" width="8" begin="63" end="56" resetval="0x254" description="Address Scrambling Register 7" range="63 - 56" rwaccess="R/W"/> 
		<bitfield id="SCR6" width="8" begin="55" end="48" resetval="0x220" description="Address Scrambling Register 6" range="55 - 48" rwaccess="R/W"/> 
		<bitfield id="SCR5" width="8" begin="47" end="40" resetval="0x186" description="Address Scrambling Register 5" range="47 - 40" rwaccess="R/W"/> 
		<bitfield id="SCR4" width="8" begin="39" end="32" resetval="0x152" description="Address Scrambling Register 4" range="39 - 32" rwaccess="R/W"/> 
		<bitfield id="SCR3" width="8" begin="31" end="24" resetval="0x118" description="Address Scrambling Register 3" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="SCR2" width="8" begin="23" end="16" resetval="0x84" description="Address Scrambling Register 2" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="SCR1" width="8" begin="15" end="8" resetval="0x50" description="Address Scrambling Register 1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="SCR0" width="8" begin="7" end="0" resetval="0x16" description="Address Scrambling Register 0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_CSR" acronym="MEM_CSR" offset="0x178" width="32" description="">
		<bitfield id="CSR3" width="8" begin="31" end="24" resetval="0x0" description="Chip Select 3 (CSR3)" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CSR2" width="8" begin="23" end="16" resetval="0x0" description="Chip Select 2 (CSR2)" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CSR1" width="8" begin="15" end="8" resetval="0x0" description="Chip Select 1(CSR1)" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CSR0" width="8" begin="7" end="0" resetval="0x0" description="Chip Select 0 (CSR0)" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_FDLY" acronym="MEM_FDLY" offset="0x17C" width="32" description="">
		<bitfield id="FDLY" width="8" begin="7" end="0" resetval="0x104" description="Fail Delay (FDLY)" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_PACT" acronym="MEM_PACT" offset="0x180" width="32" description="">
		<bitfield id="PACT" width="1" begin="0" end="0" resetval="0x0" description="PBIST Activate (PACT)" range="0" rwaccess="R/W"/>
	</register>
	<register id="MEM_PID" acronym="MEM_PID" offset="0x184" width="32" description="">
		<bitfield id="PID" width="5" begin="4" end="0" resetval="0x0" description="PBIST ID" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_OVER" acronym="MEM_OVER" offset="0x188" width="32" description="">
		<bitfield id="ALGO" width="1" begin="3" end="3" resetval="0x1" description="PBIST Override Algorithm Override" range="3" rwaccess="R/W"/> 
		<bitfield id="MM" width="1" begin="2" end="2" resetval="0x0" description="PBIST Override Multiple Memory" range="2" rwaccess="R/W"/> 
		<bitfield id="READ" width="1" begin="1" end="1" resetval="0x0" description="PBIST Override READ Override" range="1" rwaccess="R/W"/> 
		<bitfield id="RINFO" width="1" begin="0" end="0" resetval="0x1" description="PBIST Override RINFO Override" range="0" rwaccess="R/W"/>
	</register>
	<register id="MEM_FSRF" acronym="MEM_FSRF" offset="0x190" width="64" description="">
		<bitfield id="FRSF1" width="1" begin="32" end="32" resetval="0x0" description="Fail Status Fail - Port 1 (FSRF1)" range="32" rwaccess="R"/> 
		<bitfield id="FRSF0" width="1" begin="0" end="0" resetval="0x0" description="Fail Status Fail - Port 0 (FSRF0)" range="0" rwaccess="R"/>
	</register>
	<register id="MEM_FSRC" acronym="MEM_FSRC" offset="0x198" width="64" description="">
		<bitfield id="FSRC1" width="4" begin="35" end="32" resetval="0x0" description="Fail Status Count - Port 1 (FSRC1)" range="35 - 32" rwaccess="R"/> 
		<bitfield id="FSRC0" width="4" begin="3" end="0" resetval="0x0" description="Fail Status Count - Port 0 (FSRC0)" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="MEM_FSRA" acronym="MEM_FSRA" offset="0x1A0" width="64" description="">
		<bitfield id="FSRA1" width="16" begin="47" end="32" resetval="0x0" description="Fail Status Address - Port 1 (FSRA1)" range="47 - 32" rwaccess="R"/> 
		<bitfield id="FSRA0" width="16" begin="15" end="0" resetval="0x0" description="Fail Status Address - Port 0 (FSRA0)" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="MEM_FSRDL0" acronym="MEM_FSRDL0" offset="0x1A8" width="32" description="">
		<bitfield id="FSRDL0" width="32" begin="31" end="0" resetval="0x0" description="Fail Status Data - Port 0 (FSRDL0)" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="MEM_FSRDL1" acronym="MEM_FSRDL1" offset="0x1B0" width="32" description="">
		<bitfield id="FSRDL1" width="32" begin="31" end="0" resetval="0x0" description="Fail Status Data - Port 1 (FSRDL1)" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="MEM_MARGIN_MODE" acronym="MEM_MARGIN_MODE" offset="0x1B4" width="32" description="">
		<bitfield id="PBIST_DFT_READ" width="2" begin="3" end="2" resetval="0x0" description="pbist_dft_read[1:0]" range="3 - 2" rwaccess="R"/> 
		<bitfield id="PBIST_DFT_WRITE" width="2" begin="1" end="0" resetval="0x0" description="pbist_dft_write[1:0]" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="MEM_WRENZ" acronym="MEM_WRENZ" offset="0x1B8" width="32" description="">
		<bitfield id="WRENZ" width="2" begin="1" end="0" resetval="0x0" description="pbist_ram_wrenz[1:0]" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="MEM_PAGE_PGS" acronym="MEM_PAGE_PGS" offset="0x1BC" width="32" description="">
		<bitfield id="PGS" width="2" begin="1" end="0" resetval="0x0" description="pbist_ram_pgs[1:0]" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="MEM_ROM" acronym="MEM_ROM" offset="0x1C0" width="32" description="">
		<bitfield id="ROM" width="2" begin="1" end="0" resetval="0x3" description="ROM Mask (ROM)" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_ALGO" acronym="MEM_ALGO" offset="0x1C4" width="32" description="">
		<bitfield id="ALGO_3" width="8" begin="31" end="24" resetval="0x255" description="ROM Algorithm Mask 3 (ALGO 3)" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="ALGO_2" width="8" begin="23" end="16" resetval="0x255" description="ROM Algorithm Mask 2 (ALGO 2)" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="ALGO_1" width="8" begin="15" end="8" resetval="0x255" description="ROM Algorithm Mask 1 (ALGO 1)" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="ALGO_0" width="8" begin="7" end="0" resetval="0x255" description="ROM Algorithm Mask 0 (ALGO 0)" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_RINFO" acronym="MEM_RINFO" offset="0x1C8" width="64" description="">
		<bitfield id="U3" width="8" begin="63" end="56" resetval="0x255" description="RAM Info Mask Upper 3 (RINFOU3)" range="63 - 56" rwaccess="R/W"/> 
		<bitfield id="U2" width="8" begin="55" end="48" resetval="0x255" description="RAM Info Mask Upper 2 (RINFOU2)" range="55 - 48" rwaccess="R/W"/> 
		<bitfield id="U1" width="8" begin="47" end="40" resetval="0x255" description="RAM Info Mask Upper 1 (RINFOU1)" range="47 - 40" rwaccess="R/W"/> 
		<bitfield id="U0" width="8" begin="39" end="32" resetval="0x255" description="RAM Info Mask Upper 0 (RINFOU0)" range="39 - 32" rwaccess="R/W"/> 
		<bitfield id="L3" width="8" begin="31" end="24" resetval="0x255" description="RAM Info Mask Lower 3 (RINFOL3)" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="L2" width="8" begin="23" end="16" resetval="0x255" description="RAM Info Mask Lower 2 (RINFOL2)" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="L1" width="8" begin="15" end="8" resetval="0x255" description="RAM Info Mask Lower 1 (RINFOL1)" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="L0" width="8" begin="7" end="0" resetval="0x255" description="RAM Info Mask Lower 0 (RINFOL0)" range="7 - 0" rwaccess="R/W"/>
	</register>
</module>