/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Feb 23 15:26:06 2016
 *                 Full Compile MD5 Checksum  4b84f30a4b3665aac5b824a1ed76e56c
 *                     (minus title and desc)
 *                 MD5 Checksum               4894bba0ec078aee10b5b5954262d56e
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     804
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_AIF_WB_CAB_CORE_H__
#define BCHP_AIF_WB_CAB_CORE_H__

/***************************************************************************
 *AIF_WB_CAB_CORE - AIF WB CAB Core Register Set
 ***************************************************************************/
#define BCHP_AIF_WB_CAB_CORE_RSTCTL              0x04200000 /* [RW] RSTCTL */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0           0x04200004 /* [RW] HDOFFCTL0 */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1           0x04200008 /* [RW] HDOFFCTL1 */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2           0x0420000c /* [RW] HDOFFCTL2 */
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS            0x04200010 /* [RO] HDOFFSTS */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL    0x04200014 /* [RW] INL CAL Control */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_STAT    0x04200018 /* [RO] INL CAL Status */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR0 0x0420001c /* [RW] DCO integrator write data SAR0 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR1 0x04200020 /* [RW] DCO integrator write data SAR1 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR2 0x04200024 /* [RW] DCO integrator write data SAR2 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR3 0x04200028 /* [RW] DCO integrator write data SAR3 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR4 0x0420002c /* [RW] DCO integrator write data SAR4 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR5 0x04200030 /* [RW] DCO integrator write data SAR5 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR6 0x04200034 /* [RW] DCO integrator write data SAR6 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR7 0x04200038 /* [RW] DCO integrator write data SAR7 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A 0x0420003c /* [RW] INL CAL MSB write data SAR0A */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A 0x04200040 /* [RW] INL CAL MSB write data SAR0A */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A 0x04200044 /* [RW] INL CAL MSB write data SAR1A */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A 0x04200048 /* [RW] INL CAL MSB write data SAR1A */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A 0x0420004c /* [RW] INL CAL MSB write data SAR2A */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A 0x04200050 /* [RW] INL CAL MSB write data SAR2A */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A 0x04200054 /* [RW] INL CAL MSB write data SAR3A */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A 0x04200058 /* [RW] INL CAL MSB write data SAR3A */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A 0x0420005c /* [RW] INL CAL MSB write data SAR4A */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A 0x04200060 /* [RW] INL CAL MSB write data SAR4A */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A 0x04200064 /* [RW] INL CAL MSB write data SAR5A */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A 0x04200068 /* [RW] INL CAL MSB write data SAR5A */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A 0x0420006c /* [RW] INL CAL MSB write data SAR6A */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A 0x04200070 /* [RW] INL CAL MSB write data SAR6A */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A 0x04200074 /* [RW] INL CAL MSB write data SAR7A */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A 0x04200078 /* [RW] INL CAL MSB write data SAR7A */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B 0x0420007c /* [RW] INL CAL MSB write data SAR0B */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B 0x04200080 /* [RW] INL CAL MSB write data SAR0B */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B 0x04200084 /* [RW] INL CAL MSB write data SAR1B */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B 0x04200088 /* [RW] INL CAL MSB write data SAR1B */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B 0x0420008c /* [RW] INL CAL MSB write data SAR2B */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B 0x04200090 /* [RW] INL CAL MSB write data SAR2B */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B 0x04200094 /* [RW] INL CAL MSB write data SAR3B */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B 0x04200098 /* [RW] INL CAL MSB write data SAR3B */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B 0x0420009c /* [RW] INL CAL MSB write data SAR4B */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B 0x042000a0 /* [RW] INL CAL MSB write data SAR4B */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B 0x042000a4 /* [RW] INL CAL MSB write data SAR5B */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B 0x042000a8 /* [RW] INL CAL MSB write data SAR5B */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B 0x042000ac /* [RW] INL CAL MSB write data SAR6B */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B 0x042000b0 /* [RW] INL CAL MSB write data SAR6B */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B 0x042000b4 /* [RW] INL CAL MSB write data SAR7B */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B 0x042000b8 /* [RW] INL CAL MSB write data SAR7B */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR0 0x042000bc /* [RO] INL CAL Accumulator value DMX0 SAR0 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR0 0x042000c0 /* [RO] INL CAL Accumulator value DMX1 SAR0 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR1 0x042000c4 /* [RO] INL CAL Accumulator value DMX0 SAR1 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR1 0x042000c8 /* [RO] INL CAL Accumulator value DMX1 SAR1 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR2 0x042000cc /* [RO] INL CAL Accumulator value DMX0 SAR2 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR2 0x042000d0 /* [RO] INL CAL Accumulator value DMX1 SAR2 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR3 0x042000d4 /* [RO] INL CAL Accumulator value DMX0 SAR3 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR3 0x042000d8 /* [RO] INL CAL Accumulator value DMX1 SAR3 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR4 0x042000dc /* [RO] INL CAL Accumulator value DMX0 SAR4 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR4 0x042000e0 /* [RO] INL CAL Accumulator value DMX1 SAR4 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR5 0x042000e4 /* [RO] INL CAL Accumulator value DMX0 SAR5 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR5 0x042000e8 /* [RO] INL CAL Accumulator value DMX1 SAR5 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR6 0x042000ec /* [RO] INL CAL Accumulator value DMX0 SAR6 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR6 0x042000f0 /* [RO] INL CAL Accumulator value DMX1 SAR6 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR7 0x042000f4 /* [RO] INL CAL Accumulator value DMX0 SAR7 */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR7 0x042000f8 /* [RO] INL CAL Accumulator value DMX1 SAR7 */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0      0x042000fc /* [RW] DGSCTL_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0      0x04200100 /* [RW] DGSCTL_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC1      0x04200104 /* [RW] DGSCTL_PI_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC1      0x04200108 /* [RW] DGSCTL_PO_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2             0x0420010c /* [RW] DGSCTL2 */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0      0x04200110 /* [RW] DGSCLP_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0      0x04200114 /* [RW] DGSCLP_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC1      0x04200118 /* [RW] DGSCLP_PI_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC1      0x0420011c /* [RW] DGSCLP_PO_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0     0x04200120 /* [RW] DGSHIST_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0     0x04200124 /* [RW] DGSHIST_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC1     0x04200128 /* [RW] DGSHIST_PI_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC1     0x0420012c /* [RW] DGSHIST_PO_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PI_SLC0   0x04200130 /* [RW] Clip counter */
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PO_SLC0   0x04200134 /* [RW] Clip counter */
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PI_SLC1   0x04200138 /* [RW] Clip counter */
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PO_SLC1   0x0420013c /* [RW] Clip counter */
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PI_SLC0    0x04200140 /* [RO] Accumulator */
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PO_SLC0    0x04200144 /* [RO] Accumulator */
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PI_SLC1    0x04200148 /* [RO] Accumulator */
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PO_SLC1    0x0420014c /* [RO] Accumulator */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC0   0x04200150 /* [RW] DGSLUT011_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC0   0x04200154 /* [RW] DGSLUT010_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC0   0x04200158 /* [RW] DGSLUT001_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC0   0x0420015c /* [RW] DGSLUT000_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC0   0x04200160 /* [RW] DGSLUT111_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC0   0x04200164 /* [RW] DGSLUT110_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC0   0x04200168 /* [RW] DGSLUT101_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC0   0x0420016c /* [RW] DGSLUT100_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC0   0x04200170 /* [RW] DGSLUT011_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC0   0x04200174 /* [RW] DGSLUT010_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC0   0x04200178 /* [RW] DGSLUT001_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC0   0x0420017c /* [RW] DGSLUT000_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC0   0x04200180 /* [RW] DGSLUT111_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC0   0x04200184 /* [RW] DGSLUT110_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC0   0x04200188 /* [RW] DGSLUT101_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC0   0x0420018c /* [RW] DGSLUT100_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC1   0x04200190 /* [RW] DGSLUT011_PI_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC1   0x04200194 /* [RW] DGSLUT010_PI_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC1   0x04200198 /* [RW] DGSLUT001_PI_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC1   0x0420019c /* [RW] DGSLUT000_PI_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC1   0x042001a0 /* [RW] DGSLUT111_PI_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC1   0x042001a4 /* [RW] DGSLUT110_PI_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC1   0x042001a8 /* [RW] DGSLUT101_PI_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC1   0x042001ac /* [RW] DGSLUT100_PI_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC1   0x042001b0 /* [RW] DGSLUT011_PO_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC1   0x042001b4 /* [RW] DGSLUT010_PO_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC1   0x042001b8 /* [RW] DGSLUT001_PO_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC1   0x042001bc /* [RW] DGSLUT000_PO_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC1   0x042001c0 /* [RW] DGSLUT111_PO_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC1   0x042001c4 /* [RW] DGSLUT110_PO_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC1   0x042001c8 /* [RW] DGSLUT101_PO_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC1   0x042001cc /* [RW] DGSLUT100_PO_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0         0x042001d0 /* [RW] DGSLMS_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1         0x042001d4 /* [RW] DGSLMS_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0       0x042001d8 /* [RW] DGSBGLMS_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC1       0x042001dc /* [RW] DGSBGLMS_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0       0x042001e0 /* [RW] DGSLMSMU_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC1       0x042001e4 /* [RW] DGSLMSMU_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFD_SLC0       0x042001e8 /* [RW] Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFA_SLC0       0x042001ec /* [RW] Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFD_SLC1       0x042001f0 /* [RW] Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFA_SLC1       0x042001f4 /* [RW] Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0      0x042001f8 /* [RW] DGSCOEFEN_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC1      0x042001fc /* [RW] DGSCOEFEN_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0         0x04200200 /* [RW] MDACSA_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC1         0x04200204 /* [RW] MDACSA_SLC1 */
#define BCHP_AIF_WB_CAB_CORE_MDACSADU_SLC0       0x04200208 /* [RW] MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_CAB_CORE_MDACSADU_SLC1       0x0420020c /* [RW] MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_CAB_CORE_MDACSAOUT_SLC0      0x04200210 /* [RO] MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_CAB_CORE_MDACSAOUT_SLC1      0x04200214 /* [RO] MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_CAB_CORE_MDACSASTS           0x04200218 /* [RO] MDACSASTS */
#define BCHP_AIF_WB_CAB_CORE_DOUTCTL             0x0420021c /* [RW] DOUTCTL */
#define BCHP_AIF_WB_CAB_CORE_CORRINSEL           0x04200220 /* [RW] Correlator Input select */
#define BCHP_AIF_WB_CAB_CORE_CORRCTL             0x04200224 /* [RW] CORRCTL */
#define BCHP_AIF_WB_CAB_CORE_CORRFCW             0x04200228 /* [RW] Correlator DDFS FCW */
#define BCHP_AIF_WB_CAB_CORE_CORRTHR             0x0420022c /* [RW] Correlator DDFS THR */
#define BCHP_AIF_WB_CAB_CORE_CORRFCWEN           0x04200230 /* [RW] Correlator FCW and THR load enable. Toggle this bit when finish writing both fcw and thr to take effect. */
#define BCHP_AIF_WB_CAB_CORE_CORRLEN0            0x04200234 /* [RW] Correlator Accumulation Duration Bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRLEN1            0x04200238 /* [RW] Correlator Accumulation Duration Bits [35:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PI_SLC0 0x0420023c /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PI_SLC0 0x04200240 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PI_SLC1 0x04200244 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PI_SLC1 0x04200248 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PO_SLC0 0x0420024c /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PO_SLC0 0x04200250 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PO_SLC1 0x04200254 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PO_SLC1 0x04200258 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PI_SLC0 0x0420025c /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PI_SLC0 0x04200260 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PI_SLC1 0x04200264 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PI_SLC1 0x04200268 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PO_SLC0 0x0420026c /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PO_SLC0 0x04200270 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PO_SLC1 0x04200274 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PO_SLC1 0x04200278 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PI_SLC0 0x0420027c /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PI_SLC0 0x04200280 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PI_SLC1 0x04200284 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PI_SLC1 0x04200288 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PO_SLC0 0x0420028c /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PO_SLC0 0x04200290 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PO_SLC1 0x04200294 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PO_SLC1 0x04200298 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PI_SLC0 0x0420029c /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PI_SLC0 0x042002a0 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PI_SLC1 0x042002a4 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PI_SLC1 0x042002a8 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PO_SLC0 0x042002ac /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PO_SLC0 0x042002b0 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PO_SLC1 0x042002b4 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PO_SLC1 0x042002b8 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PI_SLC0 0x042002bc /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PI_SLC0 0x042002c0 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PI_SLC1 0x042002c4 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PI_SLC1 0x042002c8 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PO_SLC0 0x042002cc /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PO_SLC0 0x042002d0 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PO_SLC1 0x042002d4 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PO_SLC1 0x042002d8 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PI_SLC0 0x042002dc /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PI_SLC0 0x042002e0 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PI_SLC1 0x042002e4 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PI_SLC1 0x042002e8 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PO_SLC0 0x042002ec /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PO_SLC0 0x042002f0 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PO_SLC1 0x042002f4 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PO_SLC1 0x042002f8 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PI_SLC0 0x042002fc /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PI_SLC0 0x04200300 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PI_SLC1 0x04200304 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PI_SLC1 0x04200308 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PO_SLC0 0x0420030c /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PO_SLC0 0x04200310 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PO_SLC1 0x04200314 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PO_SLC1 0x04200318 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PI_SLC0 0x0420031c /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PI_SLC0 0x04200320 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PI_SLC1 0x04200324 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PI_SLC1 0x04200328 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PO_SLC0 0x0420032c /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PO_SLC0 0x04200330 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PO_SLC1 0x04200334 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PO_SLC1 0x04200338 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PI_SLC0 0x0420033c /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PI_SLC0 0x04200340 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PI_SLC1 0x04200344 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PI_SLC1 0x04200348 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PO_SLC0 0x0420034c /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PO_SLC0 0x04200350 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PO_SLC1 0x04200354 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PO_SLC1 0x04200358 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PI_SLC0 0x0420035c /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PI_SLC0 0x04200360 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PI_SLC1 0x04200364 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PI_SLC1 0x04200368 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PO_SLC0 0x0420036c /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PO_SLC0 0x04200370 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PO_SLC1 0x04200374 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PO_SLC1 0x04200378 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PI_SLC0 0x0420037c /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PI_SLC0 0x04200380 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PI_SLC1 0x04200384 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PI_SLC1 0x04200388 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PO_SLC0 0x0420038c /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PO_SLC0 0x04200390 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PO_SLC1 0x04200394 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PO_SLC1 0x04200398 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PI_SLC0 0x0420039c /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PI_SLC0 0x042003a0 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PI_SLC1 0x042003a4 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PI_SLC1 0x042003a8 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [62:32]     0 */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PO_SLC0 0x042003ac /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [31:0]      0 */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PO_SLC0 0x042003b0 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [62:32]     0 */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PO_SLC1 0x042003b4 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [31:0]      0 */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PO_SLC1 0x042003b8 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [62:32]     0 */
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL0           0x042003bc /* [RW] TIMERCTL0                                                             0 */
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL1           0x042003c0 /* [RW] TIMERCTL1                                                             0 */
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0       0x042003c4 /* [RW] MDAC EQ Error Power Control Slice 0                                   0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA 0x042003c8 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA 0x042003cc /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA 0x042003d0 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA 0x042003d4 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA 0x042003d8 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA 0x042003dc /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA 0x042003e0 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA 0x042003e4 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP 0x042003e8 /* [RO] Mdac eq err power estimate demux path 0, ping lane stage 1. for slice */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP 0x042003ec /* [RO] Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP 0x042003f0 /* [RO] Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP 0x042003f4 /* [RO] Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP 0x042003f8 /* [RO] Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP 0x042003fc /* [RO] Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP 0x04200400 /* [RO] Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP 0x04200404 /* [RO] Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC1       0x04200408 /* [RW] MDAC EQ Error Power Control Slice 1                                   1 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PO_SLC1_INT_WDATA 0x0420040c /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PO_SLC1_INT_WDATA 0x04200410 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA 0x04200414 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA 0x04200418 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA 0x0420041c /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PI_SLC1_INT_WDATA 0x04200420 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA 0x04200424 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PI_SLC1_INT_WDATA 0x04200428 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP 0x0420042c /* [RO] Mdac eq err power estimate demux path 0, ping lane stage 1. for slice */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP 0x04200430 /* [RO] Mdac eq err power estimate demux path 0, pong lane stage 1. for slice */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP 0x04200434 /* [RO] Mdac eq err power estimate demux path 1, ping lane stage 1. for slice */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP 0x04200438 /* [RO] Mdac eq err power estimate demux path 1, pong lane stage 1. for slice */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PI_SLC1_ERRP 0x0420043c /* [RO] Mdac eq err power estimate demux path 2, ping lane stage 1. for slice */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PO_SLC1_ERRP 0x04200440 /* [RO] Mdac eq err power estimate demux path 2, pong lane stage 1. for slice */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PI_SLC1_ERRP 0x04200444 /* [RO] Mdac eq err power estimate demux path 3, ping lane stage 1. for slice */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PO_SLC1_ERRP 0x04200448 /* [RO] Mdac eq err power estimate demux path 3, pong lane stage 1. for slice */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1             0x0420044c /* [RW] AGCCTL1 */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2             0x04200450 /* [RW] AGCCTL2 */
#define BCHP_AIF_WB_CAB_CORE_AGCDECRATE          0x04200454 /* [RW] Decimate rate */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1            0x04200458 /* [RW] AGCTHRA1 */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2            0x0420045c /* [RW] AGCTHRA2 */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_LF_INT_WDATA 0x04200460 /* [RW] Shift accumulator integrator write data (tc8.26) */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_LA_INT_WDATA 0x04200464 /* [RW] Leaky averager integrator write data (tc1.31) */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LF_INT_WDATA 0x04200468 /* [RW] Shift accumulator integrator write data (tc4.19) */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LA_INT_WDATA 0x0420046c /* [RW] Leaky averager integrator write data (tc1.20) */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL    0x04200470 /* [RW] REG_AGC_PKDT_CTL */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA     0x04200474 /* [RW] REG_AGC_PKDT_LA */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_INT_WDATA 0x04200478 /* [RW] Leaky averager integrator write data (tc6.18) */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_INT_MAXTHR  0x0420047c /* [RW] LF integrator max threshold (tc8.24) */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_INT_MINTHR  0x04200480 /* [RW] LF integrator min threshold (tc8.24) */
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3         0x04200484 /* [RW] REG_AGCCTL3 */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0    0x04200488 /* [RW] NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0    0x0420048c /* [RW] NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1    0x04200490 /* [RW] NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1    0x04200494 /* [RW] NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PO_SLC0 0x04200498 /* [RW] AGC Leaky averager integrator write data (tc1.33) for lane 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PI_SLC1 0x0420049c /* [RW] AGC Leaky averager integrator write data (tc1.33) for lane 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PO_SLC1 0x042004a0 /* [RW] AGC Leaky averager integrator write data (tc1.33) for lane 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PI_SLC0 0x042004a4 /* [RW] AGC Leaky averager integrator write data (tc1.33) for lane 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PO_SLC1 0x042004a8 /* [RW] AGC Loop filter integrator write data (tc0.58) for lane 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PI_SLC0 0x042004ac /* [RW] AGC Loop filter integrator write data (tc0.58) for lane 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PO_SLC0 0x042004b0 /* [RW] AGC Loop filter integrator write data (tc0.58) for lane 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PI_SLC1 0x042004b4 /* [RW] AGC Loop filter integrator write data (tc0.58) for lane 1 */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL          0x042004b8 /* [RW] NR NOTCH Control */
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR            0x042004bc /* [RW] NR AGC Threshold Control */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0    0x042004c0 /* [RW] NR DCO Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PI_SLC0 0x042004c4 /* [RW] DCO integrator write data */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0    0x042004c8 /* [RW] NR DCO Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PO_SLC0 0x042004cc /* [RW] DCO integrator write data */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC1    0x042004d0 /* [RW] NR DCO Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PI_SLC1 0x042004d4 /* [RW] DCO integrator write data */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC1    0x042004d8 /* [RW] NR DCO Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PO_SLC1 0x042004dc /* [RW] DCO integrator write data */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0  0x042004e0 /* [RW] NR NOTCH Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PI_SLC0 0x042004e4 /* [RW] NOTCH integrator write data */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0  0x042004e8 /* [RW] NR NOTCH Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PO_SLC0 0x042004ec /* [RW] NOTCH integrator write data */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC1  0x042004f0 /* [RW] NR NOTCH Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PI_SLC1 0x042004f4 /* [RW] NOTCH integrator write data */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC1  0x042004f8 /* [RW] NR NOTCH Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PO_SLC1 0x042004fc /* [RW] NOTCH integrator write data */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR        0x04200500 /* [RW] NR DCO Control AGC Threshold */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_THR 0x04200504 /* [RW] DCO integrator write data */
#define BCHP_AIF_WB_CAB_CORE_NDC_BYPASS          0x04200508 /* [RW] NDC block bypass */
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL     0x0420050c /* [RW] NDC Distortion term selection */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_ENABLE      0x04200510 /* [RW] NDC Observation Band Channelizer (OBC) enable */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_FCW         0x04200514 /* [RW] NDC OBC FCW */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CTRL    0x04200518 /* [RW] NDC OBC AGC controls */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_LKY     0x0420051c /* [RO] NDC OBC AGC leaky averager */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_INT     0x04200520 /* [RW] NDC OBC AGC loop integrator */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_CTRL 0x04200524 /* [RW] NDC OBC AGC clip counter controls */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_COUNT 0x04200528 /* [RO] NDC OBC AGC clip counter read value */
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_STEP     0x0420052c /* [RW] NDC Update step size */
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_W0       0x04200530 /* [RW] NDC Update path nonlinear filter coefficient W0 */
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_W1       0x04200534 /* [RW] NDC Update path nonlinear filter coefficient W1 */
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_W2       0x04200538 /* [RW] NDC Update path nonlinear filter coefficient W2 */
#define BCHP_AIF_WB_CAB_CORE_NDC_MPATH_W0        0x0420053c /* [RW] NDC Main datapath nonlinear filter coefficient W0 */
#define BCHP_AIF_WB_CAB_CORE_NDC_MPATH_W1        0x04200540 /* [RW] NDC Main datapath nonlinear filter coefficient W1 */
#define BCHP_AIF_WB_CAB_CORE_NDC_MPATH_W2        0x04200544 /* [RW] NDC Main datapath nonlinear filter coefficient W2 */
#define BCHP_AIF_WB_CAB_CORE_NDC_ERR_CTRL        0x04200548 /* [RW] NDC Coefficient update error power averager controls */
#define BCHP_AIF_WB_CAB_CORE_NDC_ERR_INT         0x0420054c /* [RW] NDC Coefficient update error power averager integrator */
#define BCHP_AIF_WB_CAB_CORE_NDC_TIMER           0x04200550 /* [RW] NDC Timers to control coef transfer to main datapath filter */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL        0x04200554 /* [RW] Decimation Filter Control */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED0  0x04200558 /* [RW] Decimation Filter LFSR Seed 0 */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED1  0x0420055c /* [RW] Decimation Filter LFSR Seed 1 */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED2  0x04200560 /* [RW] Decimation Filter LFSR Seed 2 */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED3  0x04200564 /* [RW] Decimation Filter LFSR Seed 3 */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED4  0x04200568 /* [RW] Decimation Filter LFSR Seed 4 */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED5  0x0420056c /* [RW] Decimation Filter LFSR Seed 5 */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED6  0x04200570 /* [RW] Decimation Filter LFSR Seed 6 */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED7  0x04200574 /* [RW] Decimation Filter LFSR Seed 7 */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED8  0x04200578 /* [RW] Decimation Filter LFSR Seed 8 */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED9  0x0420057c /* [RW] Decimation Filter LFSR Seed 9 */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED10 0x04200580 /* [RW] Decimation Filter LFSR Seed 10 */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED11 0x04200584 /* [RW] Decimation Filter LFSR Seed 11 */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED12 0x04200588 /* [RW] Decimation Filter LFSR Seed 12 */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED13 0x0420058c /* [RW] Decimation Filter LFSR Seed 13 */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED14 0x04200590 /* [RW] Decimation Filter LFSR Seed 14 */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED15 0x04200594 /* [RW] Decimation Filter LFSR Seed 15 */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_CHECK  0x04200598 /* [RO] Decimation Filter LFSR Check */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_STATUS      0x0420059c /* [RO] Decimation Filter Status */
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION       0x042005a0 /* [RW] Testport Decimation */
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA        0x042005a4 /* [RW] LEAP DMA control */
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_STATUS 0x042005a8 /* [RO] LEAP DMA Status */
#define BCHP_AIF_WB_CAB_CORE_TEC_CTRL            0x042005ac /* [RW] Timing Error Correction Control */
#define BCHP_AIF_WB_CAB_CORE_TEC_ACC_LIMIT       0x042005b0 /* [RW] Timing Error Correction Accumulator Limit */
#define BCHP_AIF_WB_CAB_CORE_TEC_STATUS          0x042005b4 /* [RO] Timing Error Correction Status */
#define BCHP_AIF_WB_CAB_CORE_TEC_ACC_MSB         0x042005b8 /* [RO] Timing Error Correction Accumulator MSB */
#define BCHP_AIF_WB_CAB_CORE_TEC_ACC_LSB         0x042005bc /* [RO] Timing Error Correction Accumulator LSB */
#define BCHP_AIF_WB_CAB_CORE_CORE_SW_SPARE0      0x042005c0 /* [RW] Core software spare register 0 */
#define BCHP_AIF_WB_CAB_CORE_CORE_SW_SPARE1      0x042005c4 /* [RW] Core software spare register 1 */

/***************************************************************************
 *RSTCTL - RSTCTL
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: RSTCTL :: reserved0 [31:16] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reserved0_MASK                 0xffff0000
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reserved0_SHIFT                16

/* AIF_WB_CAB_CORE :: RSTCTL :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reserved_for_eco1_MASK         0x0000f000
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reserved_for_eco1_SHIFT        12
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reserved_for_eco1_DEFAULT      0x00000000

/* AIF_WB_CAB_CORE :: RSTCTL :: reset_misc [11:11] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_misc_MASK                0x00000800
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_misc_SHIFT               11
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_misc_DEFAULT             0x00000000

/* AIF_WB_CAB_CORE :: RSTCTL :: reset_agc [10:10] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_agc_MASK                 0x00000400
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_agc_SHIFT                10
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_agc_DEFAULT              0x00000000

/* AIF_WB_CAB_CORE :: RSTCTL :: reset_corr [09:09] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_corr_MASK                0x00000200
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_corr_SHIFT               9
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_corr_DEFAULT             0x00000000

/* AIF_WB_CAB_CORE :: RSTCTL :: reset_tec [08:08] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_tec_MASK                 0x00000100
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_tec_SHIFT                8
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_tec_DEFAULT              0x00000000

/* AIF_WB_CAB_CORE :: RSTCTL :: reset_dec_filt [07:07] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_dec_filt_MASK            0x00000080
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_dec_filt_SHIFT           7
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_dec_filt_DEFAULT         0x00000000

/* AIF_WB_CAB_CORE :: RSTCTL :: reset_ndc [06:06] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_ndc_MASK                 0x00000040
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_ndc_SHIFT                6
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_ndc_DEFAULT              0x00000000

/* AIF_WB_CAB_CORE :: RSTCTL :: reset_nr [05:05] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_nr_MASK                  0x00000020
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_nr_SHIFT                 5
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_nr_DEFAULT               0x00000000

/* AIF_WB_CAB_CORE :: RSTCTL :: reset_dgsum2_errp [04:04] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_dgsum2_errp_MASK         0x00000010
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_dgsum2_errp_SHIFT        4
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_dgsum2_errp_DEFAULT      0x00000000

/* AIF_WB_CAB_CORE :: RSTCTL :: reset_dgsum2 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_dgsum2_MASK              0x00000008
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_dgsum2_SHIFT             3
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_dgsum2_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: RSTCTL :: reset_sar_inl [02:02] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_sar_inl_MASK             0x00000004
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_sar_inl_SHIFT            2
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_sar_inl_DEFAULT          0x00000000

/* AIF_WB_CAB_CORE :: RSTCTL :: reset_handoff [01:01] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_handoff_MASK             0x00000002
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_handoff_SHIFT            1
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_handoff_DEFAULT          0x00000000

/* AIF_WB_CAB_CORE :: RSTCTL :: reset_all [00:00] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_all_MASK                 0x00000001
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_all_SHIFT                0
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_all_DEFAULT              0x00000000

/***************************************************************************
 *HDOFFCTL0 - HDOFFCTL0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: reserved0 [31:22] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_reserved0_MASK              0xffc00000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_reserved0_SHIFT             22

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adc_dout_enable [21:21] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adc_dout_enable_MASK        0x00200000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adc_dout_enable_SHIFT       21
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adc_dout_enable_DEFAULT     0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: lfsr_enable [20:20] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_lfsr_enable_MASK            0x00100000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_lfsr_enable_SHIFT           20
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_lfsr_enable_DEFAULT         0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: lfsr_sel [19:16] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_lfsr_sel_MASK               0x000f0000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_lfsr_sel_SHIFT              16
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_lfsr_sel_DEFAULT            0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx3_po_slc1 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx3_po_slc1_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx3_po_slc1_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx3_po_slc1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx3_po_slc0 [14:14] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx3_po_slc0_MASK 0x00004000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx3_po_slc0_SHIFT 14
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx3_po_slc0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx3_pi_slc1 [13:13] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx3_pi_slc1_MASK 0x00002000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx3_pi_slc1_SHIFT 13
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx3_pi_slc1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx3_pi_slc0 [12:12] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx3_pi_slc0_MASK 0x00001000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx3_pi_slc0_SHIFT 12
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx3_pi_slc0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx2_po_slc1 [11:11] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx2_po_slc1_MASK 0x00000800
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx2_po_slc1_SHIFT 11
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx2_po_slc1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx2_po_slc0 [10:10] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx2_po_slc0_MASK 0x00000400
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx2_po_slc0_SHIFT 10
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx2_po_slc0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx2_pi_slc1 [09:09] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx2_pi_slc1_MASK 0x00000200
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx2_pi_slc1_SHIFT 9
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx2_pi_slc1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx2_pi_slc0 [08:08] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx2_pi_slc0_MASK 0x00000100
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx2_pi_slc0_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx2_pi_slc0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx1_po_slc1 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx1_po_slc1_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx1_po_slc1_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx1_po_slc1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx1_po_slc0 [06:06] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx1_po_slc0_MASK 0x00000040
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx1_po_slc0_SHIFT 6
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx1_po_slc0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx1_pi_slc1 [05:05] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx1_pi_slc1_MASK 0x00000020
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx1_pi_slc1_SHIFT 5
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx1_pi_slc1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx1_pi_slc0 [04:04] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx1_pi_slc0_MASK 0x00000010
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx1_pi_slc0_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx1_pi_slc0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx0_po_slc1 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx0_po_slc1_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx0_po_slc1_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx0_po_slc1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx0_po_slc0 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx0_po_slc0_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx0_po_slc0_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx0_po_slc0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx0_pi_slc1 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx0_pi_slc1_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx0_pi_slc1_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx0_pi_slc1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx0_pi_slc0 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx0_pi_slc0_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx0_pi_slc0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx0_pi_slc0_DEFAULT 0x00000000

/***************************************************************************
 *HDOFFCTL1 - HDOFFCTL1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: HDOFFCTL1 :: adcin_sel_dmx1_po_slc1 [31:28] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx1_po_slc1_MASK 0xf0000000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx1_po_slc1_SHIFT 28
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx1_po_slc1_DEFAULT 0x00000007

/* AIF_WB_CAB_CORE :: HDOFFCTL1 :: adcin_sel_dmx1_po_slc0 [27:24] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx1_po_slc0_MASK 0x0f000000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx1_po_slc0_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx1_po_slc0_DEFAULT 0x00000006

/* AIF_WB_CAB_CORE :: HDOFFCTL1 :: adcin_sel_dmx1_pi_slc1 [23:20] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx1_pi_slc1_MASK 0x00f00000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx1_pi_slc1_SHIFT 20
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx1_pi_slc1_DEFAULT 0x00000005

/* AIF_WB_CAB_CORE :: HDOFFCTL1 :: adcin_sel_dmx1_pi_slc0 [19:16] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx1_pi_slc0_MASK 0x000f0000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx1_pi_slc0_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx1_pi_slc0_DEFAULT 0x00000004

/* AIF_WB_CAB_CORE :: HDOFFCTL1 :: adcin_sel_dmx0_po_slc1 [15:12] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx0_po_slc1_MASK 0x0000f000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx0_po_slc1_SHIFT 12
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx0_po_slc1_DEFAULT 0x00000003

/* AIF_WB_CAB_CORE :: HDOFFCTL1 :: adcin_sel_dmx0_po_slc0 [11:08] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx0_po_slc0_MASK 0x00000f00
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx0_po_slc0_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx0_po_slc0_DEFAULT 0x00000002

/* AIF_WB_CAB_CORE :: HDOFFCTL1 :: adcin_sel_dmx0_pi_slc1 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx0_pi_slc1_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx0_pi_slc1_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx0_pi_slc1_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: HDOFFCTL1 :: adcin_sel_dmx0_pi_slc0 [03:00] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx0_pi_slc0_MASK 0x0000000f
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx0_pi_slc0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx0_pi_slc0_DEFAULT 0x00000000

/***************************************************************************
 *HDOFFCTL2 - HDOFFCTL2
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: HDOFFCTL2 :: adcin_sel_dmx3_po_slc1 [31:28] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx3_po_slc1_MASK 0xf0000000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx3_po_slc1_SHIFT 28
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx3_po_slc1_DEFAULT 0x0000000f

/* AIF_WB_CAB_CORE :: HDOFFCTL2 :: adcin_sel_dmx3_po_slc0 [27:24] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx3_po_slc0_MASK 0x0f000000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx3_po_slc0_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx3_po_slc0_DEFAULT 0x0000000e

/* AIF_WB_CAB_CORE :: HDOFFCTL2 :: adcin_sel_dmx3_pi_slc1 [23:20] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx3_pi_slc1_MASK 0x00f00000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx3_pi_slc1_SHIFT 20
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx3_pi_slc1_DEFAULT 0x0000000d

/* AIF_WB_CAB_CORE :: HDOFFCTL2 :: adcin_sel_dmx3_pi_slc0 [19:16] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx3_pi_slc0_MASK 0x000f0000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx3_pi_slc0_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx3_pi_slc0_DEFAULT 0x0000000c

/* AIF_WB_CAB_CORE :: HDOFFCTL2 :: adcin_sel_dmx2_po_slc1 [15:12] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx2_po_slc1_MASK 0x0000f000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx2_po_slc1_SHIFT 12
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx2_po_slc1_DEFAULT 0x0000000b

/* AIF_WB_CAB_CORE :: HDOFFCTL2 :: adcin_sel_dmx2_po_slc0 [11:08] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx2_po_slc0_MASK 0x00000f00
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx2_po_slc0_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx2_po_slc0_DEFAULT 0x0000000a

/* AIF_WB_CAB_CORE :: HDOFFCTL2 :: adcin_sel_dmx2_pi_slc1 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx2_pi_slc1_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx2_pi_slc1_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx2_pi_slc1_DEFAULT 0x00000009

/* AIF_WB_CAB_CORE :: HDOFFCTL2 :: adcin_sel_dmx2_pi_slc0 [03:00] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx2_pi_slc0_MASK 0x0000000f
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx2_pi_slc0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL2_adcin_sel_dmx2_pi_slc0_DEFAULT 0x00000008

/***************************************************************************
 *HDOFFSTS - HDOFFSTS
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: HDOFFSTS :: reserved0 [31:05] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_reserved0_MASK               0xffffffe0
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_reserved0_SHIFT              5

/* AIF_WB_CAB_CORE :: HDOFFSTS :: dgsum2_accu_active_po_slc1 [04:04] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_dgsum2_accu_active_po_slc1_MASK 0x00000010
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_dgsum2_accu_active_po_slc1_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_dgsum2_accu_active_po_slc1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFSTS :: dgsum2_accu_active_pi_slc1 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_dgsum2_accu_active_pi_slc1_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_dgsum2_accu_active_pi_slc1_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_dgsum2_accu_active_pi_slc1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFSTS :: dgsum2_accu_active_po_slc0 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_dgsum2_accu_active_po_slc0_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_dgsum2_accu_active_po_slc0_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_dgsum2_accu_active_po_slc0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFSTS :: dgsum2_accu_active_pi_slc0 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_dgsum2_accu_active_pi_slc0_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_dgsum2_accu_active_pi_slc0_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_dgsum2_accu_active_pi_slc0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFSTS :: lfsr_comp_fail [00:00] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_lfsr_comp_fail_MASK          0x00000001
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_lfsr_comp_fail_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_lfsr_comp_fail_DEFAULT       0x00000000

/***************************************************************************
 *REG_SAR_INL_CTRL - INL CAL Control
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_CTRL :: reserved_for_eco0 [31:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_reserved_for_eco0_MASK 0xff000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_reserved_for_eco0_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_CTRL :: REG_SAR_INL_ACCUM_SIZE [23:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_ACCUM_SIZE_MASK 0x00ff0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_ACCUM_SIZE_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_ACCUM_SIZE_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_CTRL :: reserved_for_eco1 [15:14] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_reserved_for_eco1_MASK 0x0000c000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_reserved_for_eco1_SHIFT 14
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_CTRL :: REG_SAR_INL_ACCUM_RESET [13:13] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_ACCUM_RESET_MASK 0x00002000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_ACCUM_RESET_SHIFT 13
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_ACCUM_RESET_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: REG_SAR_INL_CTRL :: REG_SAR_INL_ACCUM_SEL [12:12] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_ACCUM_SEL_MASK 0x00001000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_ACCUM_SEL_SHIFT 12
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_ACCUM_SEL_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_CTRL :: REG_SAR_INL_DECHOP_POL_SEL [11:11] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_DECHOP_POL_SEL_MASK 0x00000800
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_DECHOP_POL_SEL_SHIFT 11
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_DECHOP_POL_SEL_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_CTRL :: REG_SAR_INL_DECHOP_BYP [10:10] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_DECHOP_BYP_MASK 0x00000400
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_DECHOP_BYP_SHIFT 10
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_DECHOP_BYP_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_CTRL :: REG_SAR_INL_CAL_BYP [09:09] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_CAL_BYP_MASK 0x00000200
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_CAL_BYP_SHIFT 9
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_CAL_BYP_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_CTRL :: REG_SAR_DCO_IN_SEL [08:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_DCO_IN_SEL_MASK 0x00000100
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_DCO_IN_SEL_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_DCO_IN_SEL_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_CTRL :: REG_SAR_INL_DCO_BETA [07:04] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_DCO_BETA_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_DCO_BETA_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_DCO_BETA_DEFAULT 0x00000003

/* AIF_WB_CAB_CORE :: REG_SAR_INL_CTRL :: reserved_for_eco2 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_reserved_for_eco2_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_reserved_for_eco2_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_CTRL :: REG_SAR_INL_DCO_FRZ [02:02] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_DCO_FRZ_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_DCO_FRZ_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_DCO_FRZ_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: REG_SAR_INL_CTRL :: REG_SAR_INL_DCO_BYP [01:01] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_DCO_BYP_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_DCO_BYP_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_DCO_BYP_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_CTRL :: REG_SAR_INL_DCO_RST [00:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_DCO_RST_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_DCO_RST_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_CTRL_REG_SAR_INL_DCO_RST_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_STAT - INL CAL Status
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_STAT :: reserved0 [31:01] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_STAT_reserved0_MASK       0xfffffffe
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_STAT_reserved0_SHIFT      1

/* AIF_WB_CAB_CORE :: REG_SAR_INL_STAT :: REG_SAR_INL_ACCUM_DONE [00:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_STAT_REG_SAR_INL_ACCUM_DONE_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_STAT_REG_SAR_INL_ACCUM_DONE_SHIFT 0

/***************************************************************************
 *REG_SAR_INL_DCO_INT_WDATA_SAR0 - DCO integrator write data SAR0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_DCO_INT_WDATA_SAR0 :: REG_SAR_INL_DCO_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR0_REG_SAR_INL_DCO_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR0_REG_SAR_INL_DCO_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR0_REG_SAR_INL_DCO_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_DCO_INT_WDATA_SAR1 - DCO integrator write data SAR1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_DCO_INT_WDATA_SAR1 :: REG_SAR_INL_DCO_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR1_REG_SAR_INL_DCO_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR1_REG_SAR_INL_DCO_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR1_REG_SAR_INL_DCO_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_DCO_INT_WDATA_SAR2 - DCO integrator write data SAR2
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_DCO_INT_WDATA_SAR2 :: REG_SAR_INL_DCO_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR2_REG_SAR_INL_DCO_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR2_REG_SAR_INL_DCO_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR2_REG_SAR_INL_DCO_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_DCO_INT_WDATA_SAR3 - DCO integrator write data SAR3
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_DCO_INT_WDATA_SAR3 :: REG_SAR_INL_DCO_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR3_REG_SAR_INL_DCO_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR3_REG_SAR_INL_DCO_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR3_REG_SAR_INL_DCO_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_DCO_INT_WDATA_SAR4 - DCO integrator write data SAR4
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_DCO_INT_WDATA_SAR4 :: REG_SAR_INL_DCO_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR4_REG_SAR_INL_DCO_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR4_REG_SAR_INL_DCO_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR4_REG_SAR_INL_DCO_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_DCO_INT_WDATA_SAR5 - DCO integrator write data SAR5
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_DCO_INT_WDATA_SAR5 :: REG_SAR_INL_DCO_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR5_REG_SAR_INL_DCO_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR5_REG_SAR_INL_DCO_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR5_REG_SAR_INL_DCO_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_DCO_INT_WDATA_SAR6 - DCO integrator write data SAR6
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_DCO_INT_WDATA_SAR6 :: REG_SAR_INL_DCO_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR6_REG_SAR_INL_DCO_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR6_REG_SAR_INL_DCO_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR6_REG_SAR_INL_DCO_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_DCO_INT_WDATA_SAR7 - DCO integrator write data SAR7
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_DCO_INT_WDATA_SAR7 :: REG_SAR_INL_DCO_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR7_REG_SAR_INL_DCO_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR7_REG_SAR_INL_DCO_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_DCO_INT_WDATA_SAR7_REG_SAR_INL_DCO_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB2345_SAR0A - INL CAL MSB write data SAR0A
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR0A :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR0A :: REG_SAR_INL_MSB5 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_REG_SAR_INL_MSB5_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_REG_SAR_INL_MSB5_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_REG_SAR_INL_MSB5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR0A :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR0A :: REG_SAR_INL_MSB4 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_REG_SAR_INL_MSB4_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_REG_SAR_INL_MSB4_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_REG_SAR_INL_MSB4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR0A :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR0A :: REG_SAR_INL_MSB3 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_REG_SAR_INL_MSB3_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_REG_SAR_INL_MSB3_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_REG_SAR_INL_MSB3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR0A :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR0A :: REG_SAR_INL_MSB2 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_REG_SAR_INL_MSB2_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_REG_SAR_INL_MSB2_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0A_REG_SAR_INL_MSB2_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB6789_SAR0A - INL CAL MSB write data SAR0A
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR0A :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR0A :: REG_SAR_INL_MSB9 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_REG_SAR_INL_MSB9_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_REG_SAR_INL_MSB9_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_REG_SAR_INL_MSB9_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR0A :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR0A :: REG_SAR_INL_MSB8 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_REG_SAR_INL_MSB8_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_REG_SAR_INL_MSB8_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_REG_SAR_INL_MSB8_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR0A :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR0A :: REG_SAR_INL_MSB7 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_REG_SAR_INL_MSB7_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_REG_SAR_INL_MSB7_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_REG_SAR_INL_MSB7_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR0A :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR0A :: REG_SAR_INL_MSB6 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_REG_SAR_INL_MSB6_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_REG_SAR_INL_MSB6_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0A_REG_SAR_INL_MSB6_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB2345_SAR1A - INL CAL MSB write data SAR1A
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR1A :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR1A :: REG_SAR_INL_MSB5 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_REG_SAR_INL_MSB5_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_REG_SAR_INL_MSB5_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_REG_SAR_INL_MSB5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR1A :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR1A :: REG_SAR_INL_MSB4 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_REG_SAR_INL_MSB4_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_REG_SAR_INL_MSB4_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_REG_SAR_INL_MSB4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR1A :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR1A :: REG_SAR_INL_MSB3 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_REG_SAR_INL_MSB3_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_REG_SAR_INL_MSB3_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_REG_SAR_INL_MSB3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR1A :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR1A :: REG_SAR_INL_MSB2 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_REG_SAR_INL_MSB2_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_REG_SAR_INL_MSB2_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1A_REG_SAR_INL_MSB2_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB6789_SAR1A - INL CAL MSB write data SAR1A
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR1A :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR1A :: REG_SAR_INL_MSB9 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_REG_SAR_INL_MSB9_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_REG_SAR_INL_MSB9_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_REG_SAR_INL_MSB9_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR1A :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR1A :: REG_SAR_INL_MSB8 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_REG_SAR_INL_MSB8_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_REG_SAR_INL_MSB8_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_REG_SAR_INL_MSB8_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR1A :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR1A :: REG_SAR_INL_MSB7 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_REG_SAR_INL_MSB7_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_REG_SAR_INL_MSB7_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_REG_SAR_INL_MSB7_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR1A :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR1A :: REG_SAR_INL_MSB6 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_REG_SAR_INL_MSB6_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_REG_SAR_INL_MSB6_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1A_REG_SAR_INL_MSB6_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB2345_SAR2A - INL CAL MSB write data SAR2A
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR2A :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR2A :: REG_SAR_INL_MSB5 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_REG_SAR_INL_MSB5_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_REG_SAR_INL_MSB5_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_REG_SAR_INL_MSB5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR2A :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR2A :: REG_SAR_INL_MSB4 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_REG_SAR_INL_MSB4_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_REG_SAR_INL_MSB4_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_REG_SAR_INL_MSB4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR2A :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR2A :: REG_SAR_INL_MSB3 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_REG_SAR_INL_MSB3_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_REG_SAR_INL_MSB3_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_REG_SAR_INL_MSB3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR2A :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR2A :: REG_SAR_INL_MSB2 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_REG_SAR_INL_MSB2_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_REG_SAR_INL_MSB2_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2A_REG_SAR_INL_MSB2_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB6789_SAR2A - INL CAL MSB write data SAR2A
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR2A :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR2A :: REG_SAR_INL_MSB9 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_REG_SAR_INL_MSB9_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_REG_SAR_INL_MSB9_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_REG_SAR_INL_MSB9_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR2A :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR2A :: REG_SAR_INL_MSB8 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_REG_SAR_INL_MSB8_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_REG_SAR_INL_MSB8_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_REG_SAR_INL_MSB8_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR2A :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR2A :: REG_SAR_INL_MSB7 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_REG_SAR_INL_MSB7_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_REG_SAR_INL_MSB7_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_REG_SAR_INL_MSB7_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR2A :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR2A :: REG_SAR_INL_MSB6 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_REG_SAR_INL_MSB6_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_REG_SAR_INL_MSB6_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2A_REG_SAR_INL_MSB6_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB2345_SAR3A - INL CAL MSB write data SAR3A
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR3A :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR3A :: REG_SAR_INL_MSB5 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_REG_SAR_INL_MSB5_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_REG_SAR_INL_MSB5_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_REG_SAR_INL_MSB5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR3A :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR3A :: REG_SAR_INL_MSB4 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_REG_SAR_INL_MSB4_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_REG_SAR_INL_MSB4_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_REG_SAR_INL_MSB4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR3A :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR3A :: REG_SAR_INL_MSB3 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_REG_SAR_INL_MSB3_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_REG_SAR_INL_MSB3_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_REG_SAR_INL_MSB3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR3A :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR3A :: REG_SAR_INL_MSB2 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_REG_SAR_INL_MSB2_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_REG_SAR_INL_MSB2_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3A_REG_SAR_INL_MSB2_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB6789_SAR3A - INL CAL MSB write data SAR3A
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR3A :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR3A :: REG_SAR_INL_MSB9 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_REG_SAR_INL_MSB9_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_REG_SAR_INL_MSB9_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_REG_SAR_INL_MSB9_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR3A :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR3A :: REG_SAR_INL_MSB8 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_REG_SAR_INL_MSB8_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_REG_SAR_INL_MSB8_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_REG_SAR_INL_MSB8_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR3A :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR3A :: REG_SAR_INL_MSB7 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_REG_SAR_INL_MSB7_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_REG_SAR_INL_MSB7_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_REG_SAR_INL_MSB7_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR3A :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR3A :: REG_SAR_INL_MSB6 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_REG_SAR_INL_MSB6_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_REG_SAR_INL_MSB6_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3A_REG_SAR_INL_MSB6_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB2345_SAR4A - INL CAL MSB write data SAR4A
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR4A :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR4A :: REG_SAR_INL_MSB5 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_REG_SAR_INL_MSB5_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_REG_SAR_INL_MSB5_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_REG_SAR_INL_MSB5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR4A :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR4A :: REG_SAR_INL_MSB4 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_REG_SAR_INL_MSB4_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_REG_SAR_INL_MSB4_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_REG_SAR_INL_MSB4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR4A :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR4A :: REG_SAR_INL_MSB3 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_REG_SAR_INL_MSB3_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_REG_SAR_INL_MSB3_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_REG_SAR_INL_MSB3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR4A :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR4A :: REG_SAR_INL_MSB2 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_REG_SAR_INL_MSB2_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_REG_SAR_INL_MSB2_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4A_REG_SAR_INL_MSB2_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB6789_SAR4A - INL CAL MSB write data SAR4A
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR4A :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR4A :: REG_SAR_INL_MSB9 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_REG_SAR_INL_MSB9_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_REG_SAR_INL_MSB9_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_REG_SAR_INL_MSB9_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR4A :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR4A :: REG_SAR_INL_MSB8 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_REG_SAR_INL_MSB8_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_REG_SAR_INL_MSB8_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_REG_SAR_INL_MSB8_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR4A :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR4A :: REG_SAR_INL_MSB7 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_REG_SAR_INL_MSB7_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_REG_SAR_INL_MSB7_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_REG_SAR_INL_MSB7_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR4A :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR4A :: REG_SAR_INL_MSB6 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_REG_SAR_INL_MSB6_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_REG_SAR_INL_MSB6_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4A_REG_SAR_INL_MSB6_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB2345_SAR5A - INL CAL MSB write data SAR5A
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR5A :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR5A :: REG_SAR_INL_MSB5 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_REG_SAR_INL_MSB5_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_REG_SAR_INL_MSB5_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_REG_SAR_INL_MSB5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR5A :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR5A :: REG_SAR_INL_MSB4 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_REG_SAR_INL_MSB4_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_REG_SAR_INL_MSB4_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_REG_SAR_INL_MSB4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR5A :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR5A :: REG_SAR_INL_MSB3 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_REG_SAR_INL_MSB3_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_REG_SAR_INL_MSB3_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_REG_SAR_INL_MSB3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR5A :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR5A :: REG_SAR_INL_MSB2 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_REG_SAR_INL_MSB2_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_REG_SAR_INL_MSB2_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5A_REG_SAR_INL_MSB2_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB6789_SAR5A - INL CAL MSB write data SAR5A
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR5A :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR5A :: REG_SAR_INL_MSB9 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_REG_SAR_INL_MSB9_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_REG_SAR_INL_MSB9_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_REG_SAR_INL_MSB9_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR5A :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR5A :: REG_SAR_INL_MSB8 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_REG_SAR_INL_MSB8_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_REG_SAR_INL_MSB8_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_REG_SAR_INL_MSB8_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR5A :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR5A :: REG_SAR_INL_MSB7 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_REG_SAR_INL_MSB7_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_REG_SAR_INL_MSB7_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_REG_SAR_INL_MSB7_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR5A :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR5A :: REG_SAR_INL_MSB6 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_REG_SAR_INL_MSB6_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_REG_SAR_INL_MSB6_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5A_REG_SAR_INL_MSB6_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB2345_SAR6A - INL CAL MSB write data SAR6A
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR6A :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR6A :: REG_SAR_INL_MSB5 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_REG_SAR_INL_MSB5_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_REG_SAR_INL_MSB5_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_REG_SAR_INL_MSB5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR6A :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR6A :: REG_SAR_INL_MSB4 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_REG_SAR_INL_MSB4_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_REG_SAR_INL_MSB4_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_REG_SAR_INL_MSB4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR6A :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR6A :: REG_SAR_INL_MSB3 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_REG_SAR_INL_MSB3_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_REG_SAR_INL_MSB3_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_REG_SAR_INL_MSB3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR6A :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR6A :: REG_SAR_INL_MSB2 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_REG_SAR_INL_MSB2_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_REG_SAR_INL_MSB2_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6A_REG_SAR_INL_MSB2_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB6789_SAR6A - INL CAL MSB write data SAR6A
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR6A :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR6A :: REG_SAR_INL_MSB9 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_REG_SAR_INL_MSB9_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_REG_SAR_INL_MSB9_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_REG_SAR_INL_MSB9_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR6A :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR6A :: REG_SAR_INL_MSB8 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_REG_SAR_INL_MSB8_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_REG_SAR_INL_MSB8_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_REG_SAR_INL_MSB8_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR6A :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR6A :: REG_SAR_INL_MSB7 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_REG_SAR_INL_MSB7_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_REG_SAR_INL_MSB7_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_REG_SAR_INL_MSB7_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR6A :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR6A :: REG_SAR_INL_MSB6 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_REG_SAR_INL_MSB6_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_REG_SAR_INL_MSB6_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6A_REG_SAR_INL_MSB6_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB2345_SAR7A - INL CAL MSB write data SAR7A
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR7A :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR7A :: REG_SAR_INL_MSB5 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_REG_SAR_INL_MSB5_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_REG_SAR_INL_MSB5_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_REG_SAR_INL_MSB5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR7A :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR7A :: REG_SAR_INL_MSB4 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_REG_SAR_INL_MSB4_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_REG_SAR_INL_MSB4_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_REG_SAR_INL_MSB4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR7A :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR7A :: REG_SAR_INL_MSB3 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_REG_SAR_INL_MSB3_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_REG_SAR_INL_MSB3_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_REG_SAR_INL_MSB3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR7A :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR7A :: REG_SAR_INL_MSB2 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_REG_SAR_INL_MSB2_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_REG_SAR_INL_MSB2_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7A_REG_SAR_INL_MSB2_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB6789_SAR7A - INL CAL MSB write data SAR7A
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR7A :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR7A :: REG_SAR_INL_MSB9 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_REG_SAR_INL_MSB9_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_REG_SAR_INL_MSB9_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_REG_SAR_INL_MSB9_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR7A :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR7A :: REG_SAR_INL_MSB8 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_REG_SAR_INL_MSB8_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_REG_SAR_INL_MSB8_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_REG_SAR_INL_MSB8_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR7A :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR7A :: REG_SAR_INL_MSB7 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_REG_SAR_INL_MSB7_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_REG_SAR_INL_MSB7_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_REG_SAR_INL_MSB7_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR7A :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR7A :: REG_SAR_INL_MSB6 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_REG_SAR_INL_MSB6_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_REG_SAR_INL_MSB6_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7A_REG_SAR_INL_MSB6_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB2345_SAR0B - INL CAL MSB write data SAR0B
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR0B :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR0B :: REG_SAR_INL_MSB5 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_REG_SAR_INL_MSB5_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_REG_SAR_INL_MSB5_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_REG_SAR_INL_MSB5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR0B :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR0B :: REG_SAR_INL_MSB4 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_REG_SAR_INL_MSB4_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_REG_SAR_INL_MSB4_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_REG_SAR_INL_MSB4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR0B :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR0B :: REG_SAR_INL_MSB3 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_REG_SAR_INL_MSB3_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_REG_SAR_INL_MSB3_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_REG_SAR_INL_MSB3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR0B :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR0B :: REG_SAR_INL_MSB2 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_REG_SAR_INL_MSB2_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_REG_SAR_INL_MSB2_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR0B_REG_SAR_INL_MSB2_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB6789_SAR0B - INL CAL MSB write data SAR0B
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR0B :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR0B :: REG_SAR_INL_MSB9 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_REG_SAR_INL_MSB9_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_REG_SAR_INL_MSB9_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_REG_SAR_INL_MSB9_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR0B :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR0B :: REG_SAR_INL_MSB8 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_REG_SAR_INL_MSB8_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_REG_SAR_INL_MSB8_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_REG_SAR_INL_MSB8_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR0B :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR0B :: REG_SAR_INL_MSB7 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_REG_SAR_INL_MSB7_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_REG_SAR_INL_MSB7_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_REG_SAR_INL_MSB7_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR0B :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR0B :: REG_SAR_INL_MSB6 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_REG_SAR_INL_MSB6_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_REG_SAR_INL_MSB6_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR0B_REG_SAR_INL_MSB6_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB2345_SAR1B - INL CAL MSB write data SAR1B
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR1B :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR1B :: REG_SAR_INL_MSB5 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_REG_SAR_INL_MSB5_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_REG_SAR_INL_MSB5_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_REG_SAR_INL_MSB5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR1B :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR1B :: REG_SAR_INL_MSB4 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_REG_SAR_INL_MSB4_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_REG_SAR_INL_MSB4_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_REG_SAR_INL_MSB4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR1B :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR1B :: REG_SAR_INL_MSB3 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_REG_SAR_INL_MSB3_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_REG_SAR_INL_MSB3_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_REG_SAR_INL_MSB3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR1B :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR1B :: REG_SAR_INL_MSB2 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_REG_SAR_INL_MSB2_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_REG_SAR_INL_MSB2_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR1B_REG_SAR_INL_MSB2_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB6789_SAR1B - INL CAL MSB write data SAR1B
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR1B :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR1B :: REG_SAR_INL_MSB9 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_REG_SAR_INL_MSB9_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_REG_SAR_INL_MSB9_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_REG_SAR_INL_MSB9_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR1B :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR1B :: REG_SAR_INL_MSB8 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_REG_SAR_INL_MSB8_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_REG_SAR_INL_MSB8_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_REG_SAR_INL_MSB8_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR1B :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR1B :: REG_SAR_INL_MSB7 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_REG_SAR_INL_MSB7_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_REG_SAR_INL_MSB7_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_REG_SAR_INL_MSB7_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR1B :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR1B :: REG_SAR_INL_MSB6 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_REG_SAR_INL_MSB6_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_REG_SAR_INL_MSB6_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR1B_REG_SAR_INL_MSB6_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB2345_SAR2B - INL CAL MSB write data SAR2B
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR2B :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR2B :: REG_SAR_INL_MSB5 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_REG_SAR_INL_MSB5_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_REG_SAR_INL_MSB5_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_REG_SAR_INL_MSB5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR2B :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR2B :: REG_SAR_INL_MSB4 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_REG_SAR_INL_MSB4_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_REG_SAR_INL_MSB4_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_REG_SAR_INL_MSB4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR2B :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR2B :: REG_SAR_INL_MSB3 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_REG_SAR_INL_MSB3_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_REG_SAR_INL_MSB3_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_REG_SAR_INL_MSB3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR2B :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR2B :: REG_SAR_INL_MSB2 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_REG_SAR_INL_MSB2_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_REG_SAR_INL_MSB2_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR2B_REG_SAR_INL_MSB2_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB6789_SAR2B - INL CAL MSB write data SAR2B
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR2B :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR2B :: REG_SAR_INL_MSB9 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_REG_SAR_INL_MSB9_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_REG_SAR_INL_MSB9_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_REG_SAR_INL_MSB9_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR2B :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR2B :: REG_SAR_INL_MSB8 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_REG_SAR_INL_MSB8_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_REG_SAR_INL_MSB8_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_REG_SAR_INL_MSB8_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR2B :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR2B :: REG_SAR_INL_MSB7 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_REG_SAR_INL_MSB7_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_REG_SAR_INL_MSB7_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_REG_SAR_INL_MSB7_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR2B :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR2B :: REG_SAR_INL_MSB6 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_REG_SAR_INL_MSB6_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_REG_SAR_INL_MSB6_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR2B_REG_SAR_INL_MSB6_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB2345_SAR3B - INL CAL MSB write data SAR3B
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR3B :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR3B :: REG_SAR_INL_MSB5 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_REG_SAR_INL_MSB5_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_REG_SAR_INL_MSB5_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_REG_SAR_INL_MSB5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR3B :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR3B :: REG_SAR_INL_MSB4 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_REG_SAR_INL_MSB4_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_REG_SAR_INL_MSB4_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_REG_SAR_INL_MSB4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR3B :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR3B :: REG_SAR_INL_MSB3 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_REG_SAR_INL_MSB3_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_REG_SAR_INL_MSB3_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_REG_SAR_INL_MSB3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR3B :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR3B :: REG_SAR_INL_MSB2 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_REG_SAR_INL_MSB2_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_REG_SAR_INL_MSB2_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR3B_REG_SAR_INL_MSB2_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB6789_SAR3B - INL CAL MSB write data SAR3B
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR3B :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR3B :: REG_SAR_INL_MSB9 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_REG_SAR_INL_MSB9_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_REG_SAR_INL_MSB9_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_REG_SAR_INL_MSB9_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR3B :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR3B :: REG_SAR_INL_MSB8 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_REG_SAR_INL_MSB8_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_REG_SAR_INL_MSB8_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_REG_SAR_INL_MSB8_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR3B :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR3B :: REG_SAR_INL_MSB7 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_REG_SAR_INL_MSB7_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_REG_SAR_INL_MSB7_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_REG_SAR_INL_MSB7_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR3B :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR3B :: REG_SAR_INL_MSB6 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_REG_SAR_INL_MSB6_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_REG_SAR_INL_MSB6_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR3B_REG_SAR_INL_MSB6_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB2345_SAR4B - INL CAL MSB write data SAR4B
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR4B :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR4B :: REG_SAR_INL_MSB5 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_REG_SAR_INL_MSB5_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_REG_SAR_INL_MSB5_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_REG_SAR_INL_MSB5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR4B :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR4B :: REG_SAR_INL_MSB4 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_REG_SAR_INL_MSB4_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_REG_SAR_INL_MSB4_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_REG_SAR_INL_MSB4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR4B :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR4B :: REG_SAR_INL_MSB3 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_REG_SAR_INL_MSB3_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_REG_SAR_INL_MSB3_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_REG_SAR_INL_MSB3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR4B :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR4B :: REG_SAR_INL_MSB2 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_REG_SAR_INL_MSB2_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_REG_SAR_INL_MSB2_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR4B_REG_SAR_INL_MSB2_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB6789_SAR4B - INL CAL MSB write data SAR4B
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR4B :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR4B :: REG_SAR_INL_MSB9 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_REG_SAR_INL_MSB9_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_REG_SAR_INL_MSB9_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_REG_SAR_INL_MSB9_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR4B :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR4B :: REG_SAR_INL_MSB8 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_REG_SAR_INL_MSB8_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_REG_SAR_INL_MSB8_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_REG_SAR_INL_MSB8_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR4B :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR4B :: REG_SAR_INL_MSB7 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_REG_SAR_INL_MSB7_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_REG_SAR_INL_MSB7_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_REG_SAR_INL_MSB7_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR4B :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR4B :: REG_SAR_INL_MSB6 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_REG_SAR_INL_MSB6_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_REG_SAR_INL_MSB6_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR4B_REG_SAR_INL_MSB6_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB2345_SAR5B - INL CAL MSB write data SAR5B
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR5B :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR5B :: REG_SAR_INL_MSB5 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_REG_SAR_INL_MSB5_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_REG_SAR_INL_MSB5_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_REG_SAR_INL_MSB5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR5B :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR5B :: REG_SAR_INL_MSB4 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_REG_SAR_INL_MSB4_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_REG_SAR_INL_MSB4_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_REG_SAR_INL_MSB4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR5B :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR5B :: REG_SAR_INL_MSB3 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_REG_SAR_INL_MSB3_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_REG_SAR_INL_MSB3_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_REG_SAR_INL_MSB3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR5B :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR5B :: REG_SAR_INL_MSB2 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_REG_SAR_INL_MSB2_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_REG_SAR_INL_MSB2_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR5B_REG_SAR_INL_MSB2_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB6789_SAR5B - INL CAL MSB write data SAR5B
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR5B :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR5B :: REG_SAR_INL_MSB9 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_REG_SAR_INL_MSB9_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_REG_SAR_INL_MSB9_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_REG_SAR_INL_MSB9_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR5B :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR5B :: REG_SAR_INL_MSB8 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_REG_SAR_INL_MSB8_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_REG_SAR_INL_MSB8_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_REG_SAR_INL_MSB8_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR5B :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR5B :: REG_SAR_INL_MSB7 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_REG_SAR_INL_MSB7_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_REG_SAR_INL_MSB7_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_REG_SAR_INL_MSB7_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR5B :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR5B :: REG_SAR_INL_MSB6 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_REG_SAR_INL_MSB6_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_REG_SAR_INL_MSB6_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR5B_REG_SAR_INL_MSB6_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB2345_SAR6B - INL CAL MSB write data SAR6B
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR6B :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR6B :: REG_SAR_INL_MSB5 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_REG_SAR_INL_MSB5_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_REG_SAR_INL_MSB5_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_REG_SAR_INL_MSB5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR6B :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR6B :: REG_SAR_INL_MSB4 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_REG_SAR_INL_MSB4_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_REG_SAR_INL_MSB4_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_REG_SAR_INL_MSB4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR6B :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR6B :: REG_SAR_INL_MSB3 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_REG_SAR_INL_MSB3_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_REG_SAR_INL_MSB3_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_REG_SAR_INL_MSB3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR6B :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR6B :: REG_SAR_INL_MSB2 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_REG_SAR_INL_MSB2_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_REG_SAR_INL_MSB2_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR6B_REG_SAR_INL_MSB2_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB6789_SAR6B - INL CAL MSB write data SAR6B
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR6B :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR6B :: REG_SAR_INL_MSB9 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_REG_SAR_INL_MSB9_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_REG_SAR_INL_MSB9_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_REG_SAR_INL_MSB9_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR6B :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR6B :: REG_SAR_INL_MSB8 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_REG_SAR_INL_MSB8_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_REG_SAR_INL_MSB8_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_REG_SAR_INL_MSB8_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR6B :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR6B :: REG_SAR_INL_MSB7 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_REG_SAR_INL_MSB7_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_REG_SAR_INL_MSB7_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_REG_SAR_INL_MSB7_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR6B :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR6B :: REG_SAR_INL_MSB6 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_REG_SAR_INL_MSB6_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_REG_SAR_INL_MSB6_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR6B_REG_SAR_INL_MSB6_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB2345_SAR7B - INL CAL MSB write data SAR7B
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR7B :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR7B :: REG_SAR_INL_MSB5 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_REG_SAR_INL_MSB5_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_REG_SAR_INL_MSB5_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_REG_SAR_INL_MSB5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR7B :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR7B :: REG_SAR_INL_MSB4 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_REG_SAR_INL_MSB4_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_REG_SAR_INL_MSB4_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_REG_SAR_INL_MSB4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR7B :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR7B :: REG_SAR_INL_MSB3 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_REG_SAR_INL_MSB3_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_REG_SAR_INL_MSB3_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_REG_SAR_INL_MSB3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR7B :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB2345_SAR7B :: REG_SAR_INL_MSB2 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_REG_SAR_INL_MSB2_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_REG_SAR_INL_MSB2_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB2345_SAR7B_REG_SAR_INL_MSB2_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_MSB6789_SAR7B - INL CAL MSB write data SAR7B
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR7B :: reserved_for_eco0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_reserved_for_eco0_MASK 0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_reserved_for_eco0_SHIFT 31
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR7B :: REG_SAR_INL_MSB9 [30:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_REG_SAR_INL_MSB9_MASK 0x7f000000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_REG_SAR_INL_MSB9_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_REG_SAR_INL_MSB9_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR7B :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR7B :: REG_SAR_INL_MSB8 [22:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_REG_SAR_INL_MSB8_MASK 0x007f0000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_REG_SAR_INL_MSB8_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_REG_SAR_INL_MSB8_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR7B :: reserved_for_eco2 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_reserved_for_eco2_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_reserved_for_eco2_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR7B :: REG_SAR_INL_MSB7 [14:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_REG_SAR_INL_MSB7_MASK 0x00007f00
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_REG_SAR_INL_MSB7_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_REG_SAR_INL_MSB7_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR7B :: reserved_for_eco3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_reserved_for_eco3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_reserved_for_eco3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SAR_INL_MSB6789_SAR7B :: REG_SAR_INL_MSB6 [06:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_REG_SAR_INL_MSB6_MASK 0x0000007f
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_REG_SAR_INL_MSB6_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_MSB6789_SAR7B_REG_SAR_INL_MSB6_DEFAULT 0x00000000

/***************************************************************************
 *REG_SAR_INL_ACCUM_DMX0_SAR0 - INL CAL Accumulator value DMX0 SAR0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_ACCUM_DMX0_SAR0 :: REG_SAR_INL_ACCUM [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR0_REG_SAR_INL_ACCUM_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR0_REG_SAR_INL_ACCUM_SHIFT 0

/***************************************************************************
 *REG_SAR_INL_ACCUM_DMX1_SAR0 - INL CAL Accumulator value DMX1 SAR0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_ACCUM_DMX1_SAR0 :: REG_SAR_INL_ACCUM [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR0_REG_SAR_INL_ACCUM_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR0_REG_SAR_INL_ACCUM_SHIFT 0

/***************************************************************************
 *REG_SAR_INL_ACCUM_DMX0_SAR1 - INL CAL Accumulator value DMX0 SAR1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_ACCUM_DMX0_SAR1 :: REG_SAR_INL_ACCUM [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR1_REG_SAR_INL_ACCUM_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR1_REG_SAR_INL_ACCUM_SHIFT 0

/***************************************************************************
 *REG_SAR_INL_ACCUM_DMX1_SAR1 - INL CAL Accumulator value DMX1 SAR1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_ACCUM_DMX1_SAR1 :: REG_SAR_INL_ACCUM [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR1_REG_SAR_INL_ACCUM_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR1_REG_SAR_INL_ACCUM_SHIFT 0

/***************************************************************************
 *REG_SAR_INL_ACCUM_DMX0_SAR2 - INL CAL Accumulator value DMX0 SAR2
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_ACCUM_DMX0_SAR2 :: REG_SAR_INL_ACCUM [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR2_REG_SAR_INL_ACCUM_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR2_REG_SAR_INL_ACCUM_SHIFT 0

/***************************************************************************
 *REG_SAR_INL_ACCUM_DMX1_SAR2 - INL CAL Accumulator value DMX1 SAR2
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_ACCUM_DMX1_SAR2 :: REG_SAR_INL_ACCUM [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR2_REG_SAR_INL_ACCUM_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR2_REG_SAR_INL_ACCUM_SHIFT 0

/***************************************************************************
 *REG_SAR_INL_ACCUM_DMX0_SAR3 - INL CAL Accumulator value DMX0 SAR3
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_ACCUM_DMX0_SAR3 :: REG_SAR_INL_ACCUM [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR3_REG_SAR_INL_ACCUM_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR3_REG_SAR_INL_ACCUM_SHIFT 0

/***************************************************************************
 *REG_SAR_INL_ACCUM_DMX1_SAR3 - INL CAL Accumulator value DMX1 SAR3
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_ACCUM_DMX1_SAR3 :: REG_SAR_INL_ACCUM [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR3_REG_SAR_INL_ACCUM_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR3_REG_SAR_INL_ACCUM_SHIFT 0

/***************************************************************************
 *REG_SAR_INL_ACCUM_DMX0_SAR4 - INL CAL Accumulator value DMX0 SAR4
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_ACCUM_DMX0_SAR4 :: REG_SAR_INL_ACCUM [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR4_REG_SAR_INL_ACCUM_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR4_REG_SAR_INL_ACCUM_SHIFT 0

/***************************************************************************
 *REG_SAR_INL_ACCUM_DMX1_SAR4 - INL CAL Accumulator value DMX1 SAR4
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_ACCUM_DMX1_SAR4 :: REG_SAR_INL_ACCUM [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR4_REG_SAR_INL_ACCUM_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR4_REG_SAR_INL_ACCUM_SHIFT 0

/***************************************************************************
 *REG_SAR_INL_ACCUM_DMX0_SAR5 - INL CAL Accumulator value DMX0 SAR5
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_ACCUM_DMX0_SAR5 :: REG_SAR_INL_ACCUM [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR5_REG_SAR_INL_ACCUM_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR5_REG_SAR_INL_ACCUM_SHIFT 0

/***************************************************************************
 *REG_SAR_INL_ACCUM_DMX1_SAR5 - INL CAL Accumulator value DMX1 SAR5
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_ACCUM_DMX1_SAR5 :: REG_SAR_INL_ACCUM [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR5_REG_SAR_INL_ACCUM_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR5_REG_SAR_INL_ACCUM_SHIFT 0

/***************************************************************************
 *REG_SAR_INL_ACCUM_DMX0_SAR6 - INL CAL Accumulator value DMX0 SAR6
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_ACCUM_DMX0_SAR6 :: REG_SAR_INL_ACCUM [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR6_REG_SAR_INL_ACCUM_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR6_REG_SAR_INL_ACCUM_SHIFT 0

/***************************************************************************
 *REG_SAR_INL_ACCUM_DMX1_SAR6 - INL CAL Accumulator value DMX1 SAR6
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_ACCUM_DMX1_SAR6 :: REG_SAR_INL_ACCUM [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR6_REG_SAR_INL_ACCUM_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR6_REG_SAR_INL_ACCUM_SHIFT 0

/***************************************************************************
 *REG_SAR_INL_ACCUM_DMX0_SAR7 - INL CAL Accumulator value DMX0 SAR7
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_ACCUM_DMX0_SAR7 :: REG_SAR_INL_ACCUM [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR7_REG_SAR_INL_ACCUM_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX0_SAR7_REG_SAR_INL_ACCUM_SHIFT 0

/***************************************************************************
 *REG_SAR_INL_ACCUM_DMX1_SAR7 - INL CAL Accumulator value DMX1 SAR7
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SAR_INL_ACCUM_DMX1_SAR7 :: REG_SAR_INL_ACCUM [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR7_REG_SAR_INL_ACCUM_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_SAR_INL_ACCUM_DMX1_SAR7_REG_SAR_INL_ACCUM_SHIFT 0

/***************************************************************************
 *DGSCTL_PI_SLC0 - DGSCTL_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCTL_PI_SLC0 :: reserved0 [31:05] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_reserved0_MASK         0xffffffe0
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_reserved0_SHIFT        5

/* AIF_WB_CAB_CORE :: DGSCTL_PI_SLC0 :: bypass [04:04] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_bypass_MASK            0x00000010
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_bypass_SHIFT           4
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_bypass_DEFAULT         0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL_PI_SLC0 :: sawtooth_en [03:03] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_sawtooth_en_MASK       0x00000008
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_sawtooth_en_SHIFT      3
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_sawtooth_en_DEFAULT    0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL_PI_SLC0 :: mask [02:01] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_mask_MASK              0x00000006
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_mask_SHIFT             1
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_mask_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL_PI_SLC0 :: format [00:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_format_MASK            0x00000001
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_format_SHIFT           0
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_format_DEFAULT         0x00000000

/***************************************************************************
 *DGSCTL_PO_SLC0 - DGSCTL_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCTL_PO_SLC0 :: reserved0 [31:05] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_reserved0_MASK         0xffffffe0
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_reserved0_SHIFT        5

/* AIF_WB_CAB_CORE :: DGSCTL_PO_SLC0 :: bypass [04:04] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_bypass_MASK            0x00000010
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_bypass_SHIFT           4
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_bypass_DEFAULT         0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL_PO_SLC0 :: sawtooth_en [03:03] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_sawtooth_en_MASK       0x00000008
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_sawtooth_en_SHIFT      3
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_sawtooth_en_DEFAULT    0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL_PO_SLC0 :: mask [02:01] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_mask_MASK              0x00000006
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_mask_SHIFT             1
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_mask_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL_PO_SLC0 :: format [00:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_format_MASK            0x00000001
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_format_SHIFT           0
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_format_DEFAULT         0x00000000

/***************************************************************************
 *DGSCTL_PI_SLC1 - DGSCTL_PI_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCTL_PI_SLC1 :: reserved0 [31:05] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC1_reserved0_MASK         0xffffffe0
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC1_reserved0_SHIFT        5

/* AIF_WB_CAB_CORE :: DGSCTL_PI_SLC1 :: bypass [04:04] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC1_bypass_MASK            0x00000010
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC1_bypass_SHIFT           4
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC1_bypass_DEFAULT         0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL_PI_SLC1 :: sawtooth_en [03:03] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC1_sawtooth_en_MASK       0x00000008
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC1_sawtooth_en_SHIFT      3
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC1_sawtooth_en_DEFAULT    0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL_PI_SLC1 :: mask [02:01] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC1_mask_MASK              0x00000006
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC1_mask_SHIFT             1
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC1_mask_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL_PI_SLC1 :: format [00:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC1_format_MASK            0x00000001
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC1_format_SHIFT           0
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC1_format_DEFAULT         0x00000000

/***************************************************************************
 *DGSCTL_PO_SLC1 - DGSCTL_PO_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCTL_PO_SLC1 :: reserved0 [31:05] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC1_reserved0_MASK         0xffffffe0
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC1_reserved0_SHIFT        5

/* AIF_WB_CAB_CORE :: DGSCTL_PO_SLC1 :: bypass [04:04] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC1_bypass_MASK            0x00000010
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC1_bypass_SHIFT           4
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC1_bypass_DEFAULT         0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL_PO_SLC1 :: sawtooth_en [03:03] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC1_sawtooth_en_MASK       0x00000008
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC1_sawtooth_en_SHIFT      3
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC1_sawtooth_en_DEFAULT    0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL_PO_SLC1 :: mask [02:01] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC1_mask_MASK              0x00000006
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC1_mask_SHIFT             1
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC1_mask_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL_PO_SLC1 :: format [00:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC1_format_MASK            0x00000001
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC1_format_SHIFT           0
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC1_format_DEFAULT         0x00000000

/***************************************************************************
 *DGSCTL2 - DGSCTL2
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCTL2 :: reserved0 [31:18] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_reserved0_MASK                0xfffc0000
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_reserved0_SHIFT               18

/* AIF_WB_CAB_CORE :: DGSCTL2 :: dout_enable [17:17] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_dout_enable_MASK              0x00020000
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_dout_enable_SHIFT             17
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_dout_enable_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL2 :: clpstart [16:16] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_clpstart_MASK                 0x00010000
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_clpstart_SHIFT                16
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_clpstart_DEFAULT              0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL2 :: accu_interval [15:08] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_interval_MASK            0x0000ff00
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_interval_SHIFT           8
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_interval_DEFAULT         0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL2 :: reserved_for_eco1 [07:03] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_reserved_for_eco1_MASK        0x000000f8
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_reserved_for_eco1_SHIFT       3
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_reserved_for_eco1_DEFAULT     0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL2 :: accu_mode [02:02] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_mode_MASK                0x00000004
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_mode_SHIFT               2
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_mode_DEFAULT             0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL2 :: accu_start [01:01] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_start_MASK               0x00000002
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_start_SHIFT              1
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_start_DEFAULT            0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL2 :: accu_reset [00:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_reset_MASK               0x00000001
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_reset_SHIFT              0
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_reset_DEFAULT            0x00000000

/***************************************************************************
 *DGSCLP_PI_SLC0 - DGSCLP_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCLP_PI_SLC0 :: reserved0 [31:30] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_reserved0_MASK         0xc0000000
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_reserved0_SHIFT        30

/* AIF_WB_CAB_CORE :: DGSCLP_PI_SLC0 :: thrd_pos [29:16] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_thrd_pos_MASK          0x3fff0000
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_thrd_pos_SHIFT         16
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_thrd_pos_DEFAULT       0x00000000

/* AIF_WB_CAB_CORE :: DGSCLP_PI_SLC0 :: reserved_for_eco1 [15:14] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_reserved_for_eco1_MASK 0x0000c000
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_reserved_for_eco1_SHIFT 14
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSCLP_PI_SLC0 :: thrd_neg [13:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_thrd_neg_MASK          0x00003fff
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_thrd_neg_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_thrd_neg_DEFAULT       0x00000000

/***************************************************************************
 *DGSCLP_PO_SLC0 - DGSCLP_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCLP_PO_SLC0 :: reserved0 [31:30] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_reserved0_MASK         0xc0000000
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_reserved0_SHIFT        30

/* AIF_WB_CAB_CORE :: DGSCLP_PO_SLC0 :: thrd_pos [29:16] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_thrd_pos_MASK          0x3fff0000
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_thrd_pos_SHIFT         16
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_thrd_pos_DEFAULT       0x00000000

/* AIF_WB_CAB_CORE :: DGSCLP_PO_SLC0 :: reserved_for_eco1 [15:14] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_reserved_for_eco1_MASK 0x0000c000
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_reserved_for_eco1_SHIFT 14
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSCLP_PO_SLC0 :: thrd_neg [13:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_thrd_neg_MASK          0x00003fff
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_thrd_neg_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_thrd_neg_DEFAULT       0x00000000

/***************************************************************************
 *DGSCLP_PI_SLC1 - DGSCLP_PI_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCLP_PI_SLC1 :: reserved0 [31:30] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC1_reserved0_MASK         0xc0000000
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC1_reserved0_SHIFT        30

/* AIF_WB_CAB_CORE :: DGSCLP_PI_SLC1 :: thrd_pos [29:16] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC1_thrd_pos_MASK          0x3fff0000
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC1_thrd_pos_SHIFT         16
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC1_thrd_pos_DEFAULT       0x00000000

/* AIF_WB_CAB_CORE :: DGSCLP_PI_SLC1 :: reserved_for_eco1 [15:14] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC1_reserved_for_eco1_MASK 0x0000c000
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC1_reserved_for_eco1_SHIFT 14
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSCLP_PI_SLC1 :: thrd_neg [13:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC1_thrd_neg_MASK          0x00003fff
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC1_thrd_neg_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC1_thrd_neg_DEFAULT       0x00000000

/***************************************************************************
 *DGSCLP_PO_SLC1 - DGSCLP_PO_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCLP_PO_SLC1 :: reserved0 [31:30] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC1_reserved0_MASK         0xc0000000
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC1_reserved0_SHIFT        30

/* AIF_WB_CAB_CORE :: DGSCLP_PO_SLC1 :: thrd_pos [29:16] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC1_thrd_pos_MASK          0x3fff0000
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC1_thrd_pos_SHIFT         16
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC1_thrd_pos_DEFAULT       0x00000000

/* AIF_WB_CAB_CORE :: DGSCLP_PO_SLC1 :: reserved_for_eco1 [15:14] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC1_reserved_for_eco1_MASK 0x0000c000
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC1_reserved_for_eco1_SHIFT 14
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSCLP_PO_SLC1 :: thrd_neg [13:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC1_thrd_neg_MASK          0x00003fff
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC1_thrd_neg_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC1_thrd_neg_DEFAULT       0x00000000

/***************************************************************************
 *DGSHIST_PI_SLC0 - DGSHIST_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSHIST_PI_SLC0 :: reserved0 [31:30] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_reserved0_MASK        0xc0000000
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_reserved0_SHIFT       30

/* AIF_WB_CAB_CORE :: DGSHIST_PI_SLC0 :: histogram_upper [29:16] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_histogram_upper_MASK  0x3fff0000
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_histogram_upper_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_histogram_upper_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSHIST_PI_SLC0 :: reserved_for_eco1 [15:14] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_reserved_for_eco1_MASK 0x0000c000
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_reserved_for_eco1_SHIFT 14
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSHIST_PI_SLC0 :: histogram_lower [13:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_histogram_lower_MASK  0x00003fff
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_histogram_lower_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *DGSHIST_PO_SLC0 - DGSHIST_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSHIST_PO_SLC0 :: reserved0 [31:30] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_reserved0_MASK        0xc0000000
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_reserved0_SHIFT       30

/* AIF_WB_CAB_CORE :: DGSHIST_PO_SLC0 :: histogram_upper [29:16] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_histogram_upper_MASK  0x3fff0000
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_histogram_upper_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_histogram_upper_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSHIST_PO_SLC0 :: reserved_for_eco1 [15:14] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_reserved_for_eco1_MASK 0x0000c000
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_reserved_for_eco1_SHIFT 14
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSHIST_PO_SLC0 :: histogram_lower [13:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_histogram_lower_MASK  0x00003fff
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_histogram_lower_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *DGSHIST_PI_SLC1 - DGSHIST_PI_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSHIST_PI_SLC1 :: reserved0 [31:30] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC1_reserved0_MASK        0xc0000000
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC1_reserved0_SHIFT       30

/* AIF_WB_CAB_CORE :: DGSHIST_PI_SLC1 :: histogram_upper [29:16] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC1_histogram_upper_MASK  0x3fff0000
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC1_histogram_upper_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC1_histogram_upper_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSHIST_PI_SLC1 :: reserved_for_eco1 [15:14] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC1_reserved_for_eco1_MASK 0x0000c000
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC1_reserved_for_eco1_SHIFT 14
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSHIST_PI_SLC1 :: histogram_lower [13:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC1_histogram_lower_MASK  0x00003fff
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC1_histogram_lower_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC1_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *DGSHIST_PO_SLC1 - DGSHIST_PO_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSHIST_PO_SLC1 :: reserved0 [31:30] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC1_reserved0_MASK        0xc0000000
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC1_reserved0_SHIFT       30

/* AIF_WB_CAB_CORE :: DGSHIST_PO_SLC1 :: histogram_upper [29:16] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC1_histogram_upper_MASK  0x3fff0000
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC1_histogram_upper_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC1_histogram_upper_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSHIST_PO_SLC1 :: reserved_for_eco1 [15:14] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC1_reserved_for_eco1_MASK 0x0000c000
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC1_reserved_for_eco1_SHIFT 14
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSHIST_PO_SLC1 :: histogram_lower [13:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC1_histogram_lower_MASK  0x00003fff
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC1_histogram_lower_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC1_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *DGSCLPCNT_PI_SLC0 - Clip counter
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCLPCNT_PI_SLC0 :: clip_cnt [31:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PI_SLC0_clip_cnt_MASK       0xffffffff
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PI_SLC0_clip_cnt_SHIFT      0
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PI_SLC0_clip_cnt_DEFAULT    0x00000000

/***************************************************************************
 *DGSCLPCNT_PO_SLC0 - Clip counter
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCLPCNT_PO_SLC0 :: clip_cnt [31:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PO_SLC0_clip_cnt_MASK       0xffffffff
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PO_SLC0_clip_cnt_SHIFT      0
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PO_SLC0_clip_cnt_DEFAULT    0x00000000

/***************************************************************************
 *DGSCLPCNT_PI_SLC1 - Clip counter
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCLPCNT_PI_SLC1 :: clip_cnt [31:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PI_SLC1_clip_cnt_MASK       0xffffffff
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PI_SLC1_clip_cnt_SHIFT      0
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PI_SLC1_clip_cnt_DEFAULT    0x00000000

/***************************************************************************
 *DGSCLPCNT_PO_SLC1 - Clip counter
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCLPCNT_PO_SLC1 :: clip_cnt [31:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PO_SLC1_clip_cnt_MASK       0xffffffff
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PO_SLC1_clip_cnt_SHIFT      0
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PO_SLC1_clip_cnt_DEFAULT    0x00000000

/***************************************************************************
 *DGSACCUM_PI_SLC0 - Accumulator
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSACCUM_PI_SLC0 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PI_SLC0_dgsaccum_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PI_SLC0_dgsaccum_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PI_SLC0_dgsaccum_DEFAULT     0x00000000

/***************************************************************************
 *DGSACCUM_PO_SLC0 - Accumulator
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSACCUM_PO_SLC0 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PO_SLC0_dgsaccum_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PO_SLC0_dgsaccum_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PO_SLC0_dgsaccum_DEFAULT     0x00000000

/***************************************************************************
 *DGSACCUM_PI_SLC1 - Accumulator
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSACCUM_PI_SLC1 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PI_SLC1_dgsaccum_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PI_SLC1_dgsaccum_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PI_SLC1_dgsaccum_DEFAULT     0x00000000

/***************************************************************************
 *DGSACCUM_PO_SLC1 - Accumulator
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSACCUM_PO_SLC1 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PO_SLC1_dgsaccum_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PO_SLC1_dgsaccum_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PO_SLC1_dgsaccum_DEFAULT     0x00000000

/***************************************************************************
 *DGSLUT011_PI_SLC0 - DGSLUT011_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT011_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT011_PI_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT010_PI_SLC0 - DGSLUT010_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT010_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT010_PI_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT001_PI_SLC0 - DGSLUT001_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT001_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT001_PI_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT000_PI_SLC0 - DGSLUT000_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT000_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT000_PI_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT111_PI_SLC0 - DGSLUT111_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT111_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT111_PI_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT110_PI_SLC0 - DGSLUT110_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT110_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT110_PI_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT101_PI_SLC0 - DGSLUT101_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT101_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT101_PI_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT100_PI_SLC0 - DGSLUT100_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT100_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT100_PI_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT011_PO_SLC0 - DGSLUT011_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT011_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT011_PO_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT010_PO_SLC0 - DGSLUT010_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT010_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT010_PO_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT001_PO_SLC0 - DGSLUT001_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT001_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT001_PO_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT000_PO_SLC0 - DGSLUT000_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT000_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT000_PO_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT111_PO_SLC0 - DGSLUT111_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT111_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT111_PO_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT110_PO_SLC0 - DGSLUT110_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT110_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT110_PO_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT101_PO_SLC0 - DGSLUT101_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT101_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT101_PO_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT100_PO_SLC0 - DGSLUT100_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT100_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT100_PO_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT011_PI_SLC1 - DGSLUT011_PI_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT011_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC1_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC1_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC1_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT011_PI_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT010_PI_SLC1 - DGSLUT010_PI_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT010_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC1_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC1_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC1_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT010_PI_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT001_PI_SLC1 - DGSLUT001_PI_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT001_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC1_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC1_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC1_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT001_PI_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT000_PI_SLC1 - DGSLUT000_PI_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT000_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC1_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC1_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC1_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT000_PI_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT111_PI_SLC1 - DGSLUT111_PI_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT111_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC1_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC1_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC1_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT111_PI_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT110_PI_SLC1 - DGSLUT110_PI_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT110_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC1_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC1_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC1_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT110_PI_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT101_PI_SLC1 - DGSLUT101_PI_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT101_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC1_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC1_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC1_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT101_PI_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT100_PI_SLC1 - DGSLUT100_PI_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT100_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC1_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC1_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC1_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT100_PI_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT011_PO_SLC1 - DGSLUT011_PO_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT011_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC1_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC1_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC1_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT011_PO_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT010_PO_SLC1 - DGSLUT010_PO_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT010_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC1_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC1_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC1_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT010_PO_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT001_PO_SLC1 - DGSLUT001_PO_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT001_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC1_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC1_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC1_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT001_PO_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT000_PO_SLC1 - DGSLUT000_PO_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT000_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC1_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC1_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC1_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT000_PO_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT111_PO_SLC1 - DGSLUT111_PO_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT111_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC1_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC1_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC1_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT111_PO_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT110_PO_SLC1 - DGSLUT110_PO_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT110_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC1_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC1_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC1_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT110_PO_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT101_PO_SLC1 - DGSLUT101_PO_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT101_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC1_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC1_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC1_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT101_PO_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT100_PO_SLC1 - DGSLUT100_PO_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT100_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC1_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC1_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC1_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT100_PO_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLMS_SLC0 - DGSLMS_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: lms_lane [31:30] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_lms_lane_MASK             0xc0000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_lms_lane_SHIFT            30
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_lms_lane_DEFAULT          0x00000003

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: reserved_for_eco0 [29:29] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reserved_for_eco0_MASK    0x20000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reserved_for_eco0_SHIFT   29
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: rst_dc_en [28:28] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_rst_dc_en_MASK            0x10000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_rst_dc_en_SHIFT           28
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_rst_dc_en_DEFAULT         0x00000001

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: reserved_for_eco1 [27:26] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reserved_for_eco1_MASK    0x0c000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reserved_for_eco1_SHIFT   26
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: lms_pong [25:25] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_lms_pong_MASK             0x02000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_lms_pong_SHIFT            25
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_lms_pong_DEFAULT          0x00000001

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: lms_ping [24:24] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_lms_ping_MASK             0x01000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_lms_ping_SHIFT            24
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_lms_ping_DEFAULT          0x00000001

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: update1 [23:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_update1_MASK              0x00f00000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_update1_SHIFT             20
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_update1_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: main1 [19:18] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_main1_MASK                0x000c0000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_main1_SHIFT               18
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_main1_DEFAULT             0x00000001

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: enable1 [17:17] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_enable1_MASK              0x00020000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_enable1_SHIFT             17
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_enable1_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: reset_dgs1 [16:16] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reset_dgs1_MASK           0x00010000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reset_dgs1_SHIFT          16
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reset_dgs1_DEFAULT        0x00000000

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: reserved_for_eco2 [15:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reserved_for_eco2_MASK    0x0000ffff
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reserved_for_eco2_SHIFT   0
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reserved_for_eco2_DEFAULT 0x00000000

/***************************************************************************
 *DGSLMS_SLC1 - DGSLMS_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLMS_SLC1 :: lms_lane [31:30] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_lms_lane_MASK             0xc0000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_lms_lane_SHIFT            30
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_lms_lane_DEFAULT          0x00000003

/* AIF_WB_CAB_CORE :: DGSLMS_SLC1 :: reserved_for_eco0 [29:29] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_reserved_for_eco0_MASK    0x20000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_reserved_for_eco0_SHIFT   29
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSLMS_SLC1 :: rst_dc_en [28:28] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_rst_dc_en_MASK            0x10000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_rst_dc_en_SHIFT           28
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_rst_dc_en_DEFAULT         0x00000001

/* AIF_WB_CAB_CORE :: DGSLMS_SLC1 :: reserved_for_eco1 [27:26] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_reserved_for_eco1_MASK    0x0c000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_reserved_for_eco1_SHIFT   26
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSLMS_SLC1 :: lms_pong [25:25] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_lms_pong_MASK             0x02000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_lms_pong_SHIFT            25
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_lms_pong_DEFAULT          0x00000001

/* AIF_WB_CAB_CORE :: DGSLMS_SLC1 :: lms_ping [24:24] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_lms_ping_MASK             0x01000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_lms_ping_SHIFT            24
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_lms_ping_DEFAULT          0x00000001

/* AIF_WB_CAB_CORE :: DGSLMS_SLC1 :: update1 [23:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_update1_MASK              0x00f00000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_update1_SHIFT             20
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_update1_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: DGSLMS_SLC1 :: main1 [19:18] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_main1_MASK                0x000c0000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_main1_SHIFT               18
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_main1_DEFAULT             0x00000001

/* AIF_WB_CAB_CORE :: DGSLMS_SLC1 :: enable1 [17:17] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_enable1_MASK              0x00020000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_enable1_SHIFT             17
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_enable1_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: DGSLMS_SLC1 :: reset_dgs1 [16:16] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_reset_dgs1_MASK           0x00010000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_reset_dgs1_SHIFT          16
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_reset_dgs1_DEFAULT        0x00000000

/* AIF_WB_CAB_CORE :: DGSLMS_SLC1 :: reserved_for_eco2 [15:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_reserved_for_eco2_MASK    0x0000ffff
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_reserved_for_eco2_SHIFT   0
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC1_reserved_for_eco2_DEFAULT 0x00000000

/***************************************************************************
 *DGSBGLMS_SLC0 - DGSBGLMS_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSBGLMS_SLC0 :: reserved_for_eco0 [31:08] */
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_reserved_for_eco0_MASK  0xffffff00
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_reserved_for_eco0_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSBGLMS_SLC0 :: png_lms_en [07:07] */
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_png_lms_en_MASK         0x00000080
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_png_lms_en_SHIFT        7
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_png_lms_en_DEFAULT      0x00000000

/* AIF_WB_CAB_CORE :: DGSBGLMS_SLC0 :: bg_interval [06:02] */
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_bg_interval_MASK        0x0000007c
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_bg_interval_SHIFT       2
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_bg_interval_DEFAULT     0x00000010

/* AIF_WB_CAB_CORE :: DGSBGLMS_SLC0 :: pn_inv [01:01] */
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_pn_inv_MASK             0x00000002
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_pn_inv_SHIFT            1
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_pn_inv_DEFAULT          0x00000000

/* AIF_WB_CAB_CORE :: DGSBGLMS_SLC0 :: bg_lms_en [00:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_bg_lms_en_MASK          0x00000001
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_bg_lms_en_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_bg_lms_en_DEFAULT       0x00000000

/***************************************************************************
 *DGSBGLMS_SLC1 - DGSBGLMS_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSBGLMS_SLC1 :: reserved_for_eco0 [31:08] */
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC1_reserved_for_eco0_MASK  0xffffff00
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC1_reserved_for_eco0_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSBGLMS_SLC1 :: png_lms_en [07:07] */
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC1_png_lms_en_MASK         0x00000080
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC1_png_lms_en_SHIFT        7
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC1_png_lms_en_DEFAULT      0x00000000

/* AIF_WB_CAB_CORE :: DGSBGLMS_SLC1 :: bg_interval [06:02] */
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC1_bg_interval_MASK        0x0000007c
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC1_bg_interval_SHIFT       2
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC1_bg_interval_DEFAULT     0x00000010

/* AIF_WB_CAB_CORE :: DGSBGLMS_SLC1 :: pn_inv [01:01] */
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC1_pn_inv_MASK             0x00000002
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC1_pn_inv_SHIFT            1
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC1_pn_inv_DEFAULT          0x00000000

/* AIF_WB_CAB_CORE :: DGSBGLMS_SLC1 :: bg_lms_en [00:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC1_bg_lms_en_MASK          0x00000001
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC1_bg_lms_en_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC1_bg_lms_en_DEFAULT       0x00000000

/***************************************************************************
 *DGSLMSMU_SLC0 - DGSLMSMU_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLMSMU_SLC0 :: reserved_for_eco0 [31:28] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_reserved_for_eco0_MASK  0xf0000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_reserved_for_eco0_SHIFT 28
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSLMSMU_SLC0 :: dc_mu [27:24] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_dc_mu_MASK              0x0f000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_dc_mu_SHIFT             24
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_dc_mu_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: DGSLMSMU_SLC0 :: main_mu1 [23:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_main_mu1_MASK           0x00f00000
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_main_mu1_SHIFT          20
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_main_mu1_DEFAULT        0x00000000

/* AIF_WB_CAB_CORE :: DGSLMSMU_SLC0 :: mu1 [19:16] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_mu1_MASK                0x000f0000
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_mu1_SHIFT               16
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_mu1_DEFAULT             0x00000000

/* AIF_WB_CAB_CORE :: DGSLMSMU_SLC0 :: reserved_for_eco1 [15:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_reserved_for_eco1_MASK  0x0000ffff
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_reserved_for_eco1_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/***************************************************************************
 *DGSLMSMU_SLC1 - DGSLMSMU_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLMSMU_SLC1 :: reserved_for_eco0 [31:28] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC1_reserved_for_eco0_MASK  0xf0000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC1_reserved_for_eco0_SHIFT 28
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSLMSMU_SLC1 :: dc_mu [27:24] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC1_dc_mu_MASK              0x0f000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC1_dc_mu_SHIFT             24
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC1_dc_mu_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: DGSLMSMU_SLC1 :: main_mu1 [23:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC1_main_mu1_MASK           0x00f00000
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC1_main_mu1_SHIFT          20
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC1_main_mu1_DEFAULT        0x00000000

/* AIF_WB_CAB_CORE :: DGSLMSMU_SLC1 :: mu1 [19:16] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC1_mu1_MASK                0x000f0000
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC1_mu1_SHIFT               16
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC1_mu1_DEFAULT             0x00000000

/* AIF_WB_CAB_CORE :: DGSLMSMU_SLC1 :: reserved_for_eco1 [15:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC1_reserved_for_eco1_MASK  0x0000ffff
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC1_reserved_for_eco1_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/***************************************************************************
 *DGSCOEFD_SLC0 - Digisum2 mdac compensation equalizer coefficient data
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCOEFD_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFD_SLC0_reserved0_MASK          0xf0000000
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFD_SLC0_reserved0_SHIFT         28

/* AIF_WB_CAB_CORE :: DGSCOEFD_SLC0 :: dgscoefd [27:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFD_SLC0_dgscoefd_MASK           0x0fffffff
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFD_SLC0_dgscoefd_SHIFT          0
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFD_SLC0_dgscoefd_DEFAULT        0x00000000

/***************************************************************************
 *DGSCOEFA_SLC0 - Digisum2 mdac compensation equalizer coefficient address
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCOEFA_SLC0 :: reserved0 [31:04] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFA_SLC0_reserved0_MASK          0xfffffff0
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFA_SLC0_reserved0_SHIFT         4

/* AIF_WB_CAB_CORE :: DGSCOEFA_SLC0 :: dgscoefa [03:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFA_SLC0_dgscoefa_MASK           0x0000000f
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFA_SLC0_dgscoefa_SHIFT          0
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFA_SLC0_dgscoefa_DEFAULT        0x00000000

/***************************************************************************
 *DGSCOEFD_SLC1 - Digisum2 mdac compensation equalizer coefficient data
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCOEFD_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFD_SLC1_reserved0_MASK          0xf0000000
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFD_SLC1_reserved0_SHIFT         28

/* AIF_WB_CAB_CORE :: DGSCOEFD_SLC1 :: dgscoefd [27:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFD_SLC1_dgscoefd_MASK           0x0fffffff
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFD_SLC1_dgscoefd_SHIFT          0
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFD_SLC1_dgscoefd_DEFAULT        0x00000000

/***************************************************************************
 *DGSCOEFA_SLC1 - Digisum2 mdac compensation equalizer coefficient address
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCOEFA_SLC1 :: reserved0 [31:04] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFA_SLC1_reserved0_MASK          0xfffffff0
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFA_SLC1_reserved0_SHIFT         4

/* AIF_WB_CAB_CORE :: DGSCOEFA_SLC1 :: dgscoefa [03:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFA_SLC1_dgscoefa_MASK           0x0000000f
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFA_SLC1_dgscoefa_SHIFT          0
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFA_SLC1_dgscoefa_DEFAULT        0x00000000

/***************************************************************************
 *DGSCOEFEN_SLC0 - DGSCOEFEN_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCOEFEN_SLC0 :: reserved0 [31:04] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_reserved0_MASK         0xfffffff0
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_reserved0_SHIFT        4

/* AIF_WB_CAB_CORE :: DGSCOEFEN_SLC0 :: dgscoef_capture [03:03] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_dgscoef_capture_MASK   0x00000008
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_dgscoef_capture_SHIFT  3
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_dgscoef_capture_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSCOEFEN_SLC0 :: dgscoef_load_en [02:02] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_dgscoef_load_en_MASK   0x00000004
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_dgscoef_load_en_SHIFT  2
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_dgscoef_load_en_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSCOEFEN_SLC0 :: dgscoef_sel [01:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_dgscoef_sel_MASK       0x00000003
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_dgscoef_sel_SHIFT      0
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_dgscoef_sel_DEFAULT    0x00000000

/***************************************************************************
 *DGSCOEFEN_SLC1 - DGSCOEFEN_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCOEFEN_SLC1 :: reserved0 [31:04] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC1_reserved0_MASK         0xfffffff0
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC1_reserved0_SHIFT        4

/* AIF_WB_CAB_CORE :: DGSCOEFEN_SLC1 :: dgscoef_capture [03:03] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC1_dgscoef_capture_MASK   0x00000008
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC1_dgscoef_capture_SHIFT  3
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC1_dgscoef_capture_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSCOEFEN_SLC1 :: dgscoef_load_en [02:02] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC1_dgscoef_load_en_MASK   0x00000004
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC1_dgscoef_load_en_SHIFT  2
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC1_dgscoef_load_en_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSCOEFEN_SLC1 :: dgscoef_sel [01:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC1_dgscoef_sel_MASK       0x00000003
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC1_dgscoef_sel_SHIFT      0
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC1_dgscoef_sel_DEFAULT    0x00000000

/***************************************************************************
 *MDACSA_SLC0 - MDACSA_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: MDACSA_SLC0 :: reserved0 [31:05] */
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_reserved0_MASK            0xffffffe0
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_reserved0_SHIFT           5

/* AIF_WB_CAB_CORE :: MDACSA_SLC0 :: sa_in_sel [04:02] */
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_sa_in_sel_MASK            0x0000001c
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_sa_in_sel_SHIFT           2
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_sa_in_sel_DEFAULT         0x00000000

/* AIF_WB_CAB_CORE :: MDACSA_SLC0 :: sa_enable [01:01] */
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_sa_enable_MASK            0x00000002
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_sa_enable_SHIFT           1
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_sa_enable_DEFAULT         0x00000000

/* AIF_WB_CAB_CORE :: MDACSA_SLC0 :: sa_clear [00:00] */
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_sa_clear_MASK             0x00000001
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_sa_clear_SHIFT            0
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_sa_clear_DEFAULT          0x00000000

/***************************************************************************
 *MDACSA_SLC1 - MDACSA_SLC1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: MDACSA_SLC1 :: reserved0 [31:05] */
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC1_reserved0_MASK            0xffffffe0
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC1_reserved0_SHIFT           5

/* AIF_WB_CAB_CORE :: MDACSA_SLC1 :: sa_in_sel [04:02] */
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC1_sa_in_sel_MASK            0x0000001c
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC1_sa_in_sel_SHIFT           2
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC1_sa_in_sel_DEFAULT         0x00000000

/* AIF_WB_CAB_CORE :: MDACSA_SLC1 :: sa_enable [01:01] */
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC1_sa_enable_MASK            0x00000002
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC1_sa_enable_SHIFT           1
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC1_sa_enable_DEFAULT         0x00000000

/* AIF_WB_CAB_CORE :: MDACSA_SLC1 :: sa_clear [00:00] */
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC1_sa_clear_MASK             0x00000001
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC1_sa_clear_SHIFT            0
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC1_sa_clear_DEFAULT          0x00000000

/***************************************************************************
 *MDACSADU_SLC0 - MDAC Signature Analyzer Duration
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: MDACSADU_SLC0 :: reserved0 [31:24] */
#define BCHP_AIF_WB_CAB_CORE_MDACSADU_SLC0_reserved0_MASK          0xff000000
#define BCHP_AIF_WB_CAB_CORE_MDACSADU_SLC0_reserved0_SHIFT         24

/* AIF_WB_CAB_CORE :: MDACSADU_SLC0 :: sa_duration [23:00] */
#define BCHP_AIF_WB_CAB_CORE_MDACSADU_SLC0_sa_duration_MASK        0x00ffffff
#define BCHP_AIF_WB_CAB_CORE_MDACSADU_SLC0_sa_duration_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_MDACSADU_SLC0_sa_duration_DEFAULT     0x00000000

/***************************************************************************
 *MDACSADU_SLC1 - MDAC Signature Analyzer Duration
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: MDACSADU_SLC1 :: reserved0 [31:24] */
#define BCHP_AIF_WB_CAB_CORE_MDACSADU_SLC1_reserved0_MASK          0xff000000
#define BCHP_AIF_WB_CAB_CORE_MDACSADU_SLC1_reserved0_SHIFT         24

/* AIF_WB_CAB_CORE :: MDACSADU_SLC1 :: sa_duration [23:00] */
#define BCHP_AIF_WB_CAB_CORE_MDACSADU_SLC1_sa_duration_MASK        0x00ffffff
#define BCHP_AIF_WB_CAB_CORE_MDACSADU_SLC1_sa_duration_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_MDACSADU_SLC1_sa_duration_DEFAULT     0x00000000

/***************************************************************************
 *MDACSAOUT_SLC0 - MDAC Signature Analyzer Output
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: MDACSAOUT_SLC0 :: sa_out [31:00] */
#define BCHP_AIF_WB_CAB_CORE_MDACSAOUT_SLC0_sa_out_MASK            0xffffffff
#define BCHP_AIF_WB_CAB_CORE_MDACSAOUT_SLC0_sa_out_SHIFT           0
#define BCHP_AIF_WB_CAB_CORE_MDACSAOUT_SLC0_sa_out_DEFAULT         0x00000001

/***************************************************************************
 *MDACSAOUT_SLC1 - MDAC Signature Analyzer Output
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: MDACSAOUT_SLC1 :: sa_out [31:00] */
#define BCHP_AIF_WB_CAB_CORE_MDACSAOUT_SLC1_sa_out_MASK            0xffffffff
#define BCHP_AIF_WB_CAB_CORE_MDACSAOUT_SLC1_sa_out_SHIFT           0
#define BCHP_AIF_WB_CAB_CORE_MDACSAOUT_SLC1_sa_out_DEFAULT         0x00000001

/***************************************************************************
 *MDACSASTS - MDACSASTS
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: MDACSASTS :: reserved0 [31:02] */
#define BCHP_AIF_WB_CAB_CORE_MDACSASTS_reserved0_MASK              0xfffffffc
#define BCHP_AIF_WB_CAB_CORE_MDACSASTS_reserved0_SHIFT             2

/* AIF_WB_CAB_CORE :: MDACSASTS :: sa_done_slc1 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_MDACSASTS_sa_done_slc1_MASK           0x00000002
#define BCHP_AIF_WB_CAB_CORE_MDACSASTS_sa_done_slc1_SHIFT          1
#define BCHP_AIF_WB_CAB_CORE_MDACSASTS_sa_done_slc1_DEFAULT        0x00000000

/* AIF_WB_CAB_CORE :: MDACSASTS :: sa_done_slc0 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_MDACSASTS_sa_done_slc0_MASK           0x00000001
#define BCHP_AIF_WB_CAB_CORE_MDACSASTS_sa_done_slc0_SHIFT          0
#define BCHP_AIF_WB_CAB_CORE_MDACSASTS_sa_done_slc0_DEFAULT        0x00000000

/***************************************************************************
 *DOUTCTL - DOUTCTL
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DOUTCTL :: reserved0 [31:01] */
#define BCHP_AIF_WB_CAB_CORE_DOUTCTL_reserved0_MASK                0xfffffffe
#define BCHP_AIF_WB_CAB_CORE_DOUTCTL_reserved0_SHIFT               1

/* AIF_WB_CAB_CORE :: DOUTCTL :: dout_enable [00:00] */
#define BCHP_AIF_WB_CAB_CORE_DOUTCTL_dout_enable_MASK              0x00000001
#define BCHP_AIF_WB_CAB_CORE_DOUTCTL_dout_enable_SHIFT             0
#define BCHP_AIF_WB_CAB_CORE_DOUTCTL_dout_enable_DEFAULT           0x00000000

/***************************************************************************
 *CORRINSEL - Correlator Input select
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRINSEL :: reserved0 [31:02] */
#define BCHP_AIF_WB_CAB_CORE_CORRINSEL_reserved0_MASK              0xfffffffc
#define BCHP_AIF_WB_CAB_CORE_CORRINSEL_reserved0_SHIFT             2

/* AIF_WB_CAB_CORE :: CORRINSEL :: corr_in_sel [01:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRINSEL_corr_in_sel_MASK            0x00000003
#define BCHP_AIF_WB_CAB_CORE_CORRINSEL_corr_in_sel_SHIFT           0
#define BCHP_AIF_WB_CAB_CORE_CORRINSEL_corr_in_sel_DEFAULT         0x00000000

/***************************************************************************
 *CORRCTL - CORRCTL
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRCTL :: reserved0 [31:05] */
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_reserved0_MASK                0xffffffe0
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_reserved0_SHIFT               5

/* AIF_WB_CAB_CORE :: CORRCTL :: mixer_round [04:04] */
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_mixer_round_MASK              0x00000010
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_mixer_round_SHIFT             4
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_mixer_round_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: CORRCTL :: mixer_bypass [03:03] */
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_mixer_bypass_MASK             0x00000008
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_mixer_bypass_SHIFT            3
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_mixer_bypass_DEFAULT          0x00000000

/* AIF_WB_CAB_CORE :: CORRCTL :: ddfs_dither [02:02] */
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_ddfs_dither_MASK              0x00000004
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_ddfs_dither_SHIFT             2
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_ddfs_dither_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: CORRCTL :: start [01:01] */
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_start_MASK                    0x00000002
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_start_SHIFT                   1
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_start_DEFAULT                 0x00000000

/* AIF_WB_CAB_CORE :: CORRCTL :: clear [00:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_clear_MASK                    0x00000001
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_clear_SHIFT                   0
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_clear_DEFAULT                 0x00000001

/***************************************************************************
 *CORRFCW - Correlator DDFS FCW
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRFCW :: fcw [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRFCW_fcw_MASK                      0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRFCW_fcw_SHIFT                     0
#define BCHP_AIF_WB_CAB_CORE_CORRFCW_fcw_DEFAULT                   0x827715b0

/***************************************************************************
 *CORRTHR - Correlator DDFS THR
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRTHR :: fcw [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRTHR_fcw_MASK                      0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRTHR_fcw_SHIFT                     0
#define BCHP_AIF_WB_CAB_CORE_CORRTHR_fcw_DEFAULT                   0xfffffea6

/***************************************************************************
 *CORRFCWEN - Correlator FCW and THR load enable. Toggle this bit when finish writing both fcw and thr to take effect.
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRFCWEN :: reserved0 [31:01] */
#define BCHP_AIF_WB_CAB_CORE_CORRFCWEN_reserved0_MASK              0xfffffffe
#define BCHP_AIF_WB_CAB_CORE_CORRFCWEN_reserved0_SHIFT             1

/* AIF_WB_CAB_CORE :: CORRFCWEN :: corr_fcw_load_en [00:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRFCWEN_corr_fcw_load_en_MASK       0x00000001
#define BCHP_AIF_WB_CAB_CORE_CORRFCWEN_corr_fcw_load_en_SHIFT      0
#define BCHP_AIF_WB_CAB_CORE_CORRFCWEN_corr_fcw_load_en_DEFAULT    0x00000000

/***************************************************************************
 *CORRLEN0 - Correlator Accumulation Duration Bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRLEN0 :: duration [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRLEN0_duration_MASK                0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRLEN0_duration_SHIFT               0
#define BCHP_AIF_WB_CAB_CORE_CORRLEN0_duration_DEFAULT             0x00000000

/***************************************************************************
 *CORRLEN1 - Correlator Accumulation Duration Bits [35:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRLEN1 :: reserved0 [31:04] */
#define BCHP_AIF_WB_CAB_CORE_CORRLEN1_reserved0_MASK               0xfffffff0
#define BCHP_AIF_WB_CAB_CORE_CORRLEN1_reserved0_SHIFT              4

/* AIF_WB_CAB_CORE :: CORRLEN1 :: duration [03:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRLEN1_duration_MASK                0x0000000f
#define BCHP_AIF_WB_CAB_CORE_CORRLEN1_duration_SHIFT               0
#define BCHP_AIF_WB_CAB_CORE_CORRLEN1_duration_DEFAULT             0x00000000

/***************************************************************************
 *CORRI0_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX0_PI_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PI_SLC0_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PI_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PI_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX0_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX0_PI_SLC0 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PI_SLC0_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PI_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PI_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX0_PI_SLC1 - Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX0_PI_SLC1 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PI_SLC1_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PI_SLC1_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PI_SLC1_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX0_PI_SLC1 - Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX0_PI_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PI_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PI_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX0_PI_SLC1 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PI_SLC1_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PI_SLC1_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PI_SLC1_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX0_PO_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PO_SLC0_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PO_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PO_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX0_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX0_PO_SLC0 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PO_SLC0_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PO_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PO_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX0_PO_SLC1 - Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX0_PO_SLC1 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PO_SLC1_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PO_SLC1_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PO_SLC1_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX0_PO_SLC1 - Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX0_PO_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PO_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PO_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX0_PO_SLC1 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PO_SLC1_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PO_SLC1_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PO_SLC1_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX1_PI_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PI_SLC0_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PI_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PI_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX1_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX1_PI_SLC0 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PI_SLC0_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PI_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PI_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX1_PI_SLC1 - Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX1_PI_SLC1 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PI_SLC1_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PI_SLC1_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PI_SLC1_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX1_PI_SLC1 - Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX1_PI_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PI_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PI_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX1_PI_SLC1 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PI_SLC1_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PI_SLC1_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PI_SLC1_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX1_PO_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PO_SLC0_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PO_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PO_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX1_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX1_PO_SLC0 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PO_SLC0_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PO_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PO_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX1_PO_SLC1 - Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX1_PO_SLC1 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PO_SLC1_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PO_SLC1_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PO_SLC1_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX1_PO_SLC1 - Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX1_PO_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PO_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PO_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX1_PO_SLC1 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PO_SLC1_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PO_SLC1_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PO_SLC1_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX2_PI_SLC0 - Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX2_PI_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PI_SLC0_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PI_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PI_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX2_PI_SLC0 - Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX2_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX2_PI_SLC0 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PI_SLC0_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PI_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PI_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX2_PI_SLC1 - Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX2_PI_SLC1 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PI_SLC1_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PI_SLC1_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PI_SLC1_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX2_PI_SLC1 - Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX2_PI_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PI_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PI_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX2_PI_SLC1 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PI_SLC1_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PI_SLC1_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PI_SLC1_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX2_PO_SLC0 - Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX2_PO_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PO_SLC0_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PO_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PO_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX2_PO_SLC0 - Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX2_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX2_PO_SLC0 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PO_SLC0_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PO_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PO_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX2_PO_SLC1 - Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX2_PO_SLC1 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PO_SLC1_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PO_SLC1_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PO_SLC1_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX2_PO_SLC1 - Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX2_PO_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PO_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PO_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX2_PO_SLC1 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PO_SLC1_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PO_SLC1_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PO_SLC1_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX3_PI_SLC0 - Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX3_PI_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PI_SLC0_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PI_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PI_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX3_PI_SLC0 - Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX3_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX3_PI_SLC0 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PI_SLC0_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PI_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PI_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX3_PI_SLC1 - Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX3_PI_SLC1 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PI_SLC1_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PI_SLC1_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PI_SLC1_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX3_PI_SLC1 - Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX3_PI_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PI_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PI_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX3_PI_SLC1 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PI_SLC1_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PI_SLC1_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PI_SLC1_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX3_PO_SLC0 - Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX3_PO_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PO_SLC0_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PO_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PO_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX3_PO_SLC0 - Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX3_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX3_PO_SLC0 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PO_SLC0_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PO_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PO_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX3_PO_SLC1 - Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX3_PO_SLC1 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PO_SLC1_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PO_SLC1_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PO_SLC1_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX3_PO_SLC1 - Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX3_PO_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PO_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PO_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX3_PO_SLC1 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PO_SLC1_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PO_SLC1_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PO_SLC1_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX0_PI_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PI_SLC0_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PI_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PI_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX0_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX0_PI_SLC0 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PI_SLC0_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PI_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PI_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX0_PI_SLC1 - Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX0_PI_SLC1 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PI_SLC1_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PI_SLC1_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PI_SLC1_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX0_PI_SLC1 - Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX0_PI_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PI_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PI_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX0_PI_SLC1 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PI_SLC1_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PI_SLC1_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PI_SLC1_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX0_PO_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PO_SLC0_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PO_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PO_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX0_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX0_PO_SLC0 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PO_SLC0_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PO_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PO_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX0_PO_SLC1 - Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX0_PO_SLC1 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PO_SLC1_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PO_SLC1_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PO_SLC1_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX0_PO_SLC1 - Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX0_PO_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PO_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PO_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX0_PO_SLC1 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PO_SLC1_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PO_SLC1_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PO_SLC1_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX1_PI_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PI_SLC0_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PI_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PI_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX1_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX1_PI_SLC0 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PI_SLC0_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PI_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PI_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX1_PI_SLC1 - Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX1_PI_SLC1 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PI_SLC1_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PI_SLC1_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PI_SLC1_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX1_PI_SLC1 - Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX1_PI_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PI_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PI_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX1_PI_SLC1 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PI_SLC1_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PI_SLC1_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PI_SLC1_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX1_PO_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PO_SLC0_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PO_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PO_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX1_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX1_PO_SLC0 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PO_SLC0_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PO_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PO_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX1_PO_SLC1 - Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX1_PO_SLC1 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PO_SLC1_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PO_SLC1_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PO_SLC1_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX1_PO_SLC1 - Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX1_PO_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PO_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PO_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX1_PO_SLC1 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PO_SLC1_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PO_SLC1_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PO_SLC1_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX2_PI_SLC0 - Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX2_PI_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PI_SLC0_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PI_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PI_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX2_PI_SLC0 - Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX2_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX2_PI_SLC0 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PI_SLC0_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PI_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PI_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX2_PI_SLC1 - Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX2_PI_SLC1 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PI_SLC1_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PI_SLC1_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PI_SLC1_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX2_PI_SLC1 - Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX2_PI_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PI_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PI_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX2_PI_SLC1 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PI_SLC1_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PI_SLC1_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PI_SLC1_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX2_PO_SLC0 - Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX2_PO_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PO_SLC0_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PO_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PO_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX2_PO_SLC0 - Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX2_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX2_PO_SLC0 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PO_SLC0_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PO_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PO_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX2_PO_SLC1 - Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX2_PO_SLC1 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PO_SLC1_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PO_SLC1_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PO_SLC1_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX2_PO_SLC1 - Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX2_PO_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PO_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PO_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX2_PO_SLC1 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PO_SLC1_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PO_SLC1_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PO_SLC1_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX3_PI_SLC0 - Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX3_PI_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PI_SLC0_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PI_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PI_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX3_PI_SLC0 - Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX3_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX3_PI_SLC0 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PI_SLC0_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PI_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PI_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX3_PI_SLC1 - Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX3_PI_SLC1 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PI_SLC1_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PI_SLC1_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PI_SLC1_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX3_PI_SLC1 - Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX3_PI_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PI_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PI_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX3_PI_SLC1 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PI_SLC1_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PI_SLC1_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PI_SLC1_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX3_PO_SLC0 - Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX3_PO_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PO_SLC0_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PO_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PO_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX3_PO_SLC0 - Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX3_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX3_PO_SLC0 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PO_SLC0_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PO_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PO_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX3_PO_SLC1 - Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX3_PO_SLC1 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PO_SLC1_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PO_SLC1_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PO_SLC1_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX3_PO_SLC1 - Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX3_PO_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PO_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PO_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX3_PO_SLC1 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PO_SLC1_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PO_SLC1_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PO_SLC1_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX0_PI_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PI_SLC0_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PI_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PI_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX0_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX0_PI_SLC0 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PI_SLC0_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PI_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PI_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX0_PI_SLC1 - Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX0_PI_SLC1 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PI_SLC1_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PI_SLC1_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PI_SLC1_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX0_PI_SLC1 - Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX0_PI_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PI_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PI_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX0_PI_SLC1 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PI_SLC1_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PI_SLC1_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PI_SLC1_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX0_PO_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PO_SLC0_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PO_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PO_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX0_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX0_PO_SLC0 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PO_SLC0_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PO_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PO_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX0_PO_SLC1 - Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX0_PO_SLC1 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PO_SLC1_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PO_SLC1_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PO_SLC1_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX0_PO_SLC1 - Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX0_PO_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PO_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PO_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX0_PO_SLC1 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PO_SLC1_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PO_SLC1_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PO_SLC1_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX1_PI_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PI_SLC0_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PI_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PI_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX1_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX1_PI_SLC0 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PI_SLC0_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PI_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PI_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX1_PI_SLC1 - Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX1_PI_SLC1 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PI_SLC1_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PI_SLC1_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PI_SLC1_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX1_PI_SLC1 - Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX1_PI_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PI_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PI_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX1_PI_SLC1 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PI_SLC1_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PI_SLC1_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PI_SLC1_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX1_PO_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PO_SLC0_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PO_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PO_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX1_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX1_PO_SLC0 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PO_SLC0_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PO_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PO_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX1_PO_SLC1 - Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX1_PO_SLC1 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PO_SLC1_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PO_SLC1_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PO_SLC1_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX1_PO_SLC1 - Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX1_PO_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PO_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PO_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX1_PO_SLC1 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PO_SLC1_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PO_SLC1_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PO_SLC1_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX2_PI_SLC0 - Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX2_PI_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PI_SLC0_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PI_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PI_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX2_PI_SLC0 - Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX2_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX2_PI_SLC0 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PI_SLC0_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PI_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PI_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX2_PI_SLC1 - Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX2_PI_SLC1 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PI_SLC1_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PI_SLC1_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PI_SLC1_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX2_PI_SLC1 - Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX2_PI_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PI_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PI_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX2_PI_SLC1 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PI_SLC1_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PI_SLC1_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PI_SLC1_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX2_PO_SLC0 - Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX2_PO_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PO_SLC0_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PO_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PO_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX2_PO_SLC0 - Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX2_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX2_PO_SLC0 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PO_SLC0_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PO_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PO_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX2_PO_SLC1 - Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX2_PO_SLC1 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PO_SLC1_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PO_SLC1_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PO_SLC1_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX2_PO_SLC1 - Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX2_PO_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PO_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PO_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX2_PO_SLC1 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PO_SLC1_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PO_SLC1_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PO_SLC1_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX3_PI_SLC0 - Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX3_PI_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PI_SLC0_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PI_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PI_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX3_PI_SLC0 - Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX3_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX3_PI_SLC0 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PI_SLC0_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PI_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PI_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX3_PI_SLC1 - Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX3_PI_SLC1 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PI_SLC1_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PI_SLC1_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PI_SLC1_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX3_PI_SLC1 - Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [62:32]     0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX3_PI_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PI_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PI_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX3_PI_SLC1 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PI_SLC1_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PI_SLC1_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PI_SLC1_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX3_PO_SLC0 - Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [31:0]      0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX3_PO_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PO_SLC0_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PO_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PO_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX3_PO_SLC0 - Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [62:32]     0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX3_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX3_PO_SLC0 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PO_SLC0_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PO_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PO_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX3_PO_SLC1 - Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [31:0]      0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX3_PO_SLC1 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PO_SLC1_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PO_SLC1_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PO_SLC1_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX3_PO_SLC1 - Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [62:32]     0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX3_PO_SLC1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PO_SLC1_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PO_SLC1_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX3_PO_SLC1 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PO_SLC1_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PO_SLC1_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PO_SLC1_corrp_DEFAULT     0x00000000

/***************************************************************************
 *TIMERCTL0 - TIMERCTL0                                                             0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: TIMERCTL0 :: enable [31:31] */
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL0_enable_MASK                 0x80000000
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL0_enable_SHIFT                31
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL0_enable_DEFAULT              0x00000000

/* AIF_WB_CAB_CORE :: TIMERCTL0 :: period [30:00] */
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL0_period_MASK                 0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL0_period_SHIFT                0
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL0_period_DEFAULT              0x00000000

/***************************************************************************
 *TIMERCTL1 - TIMERCTL1                                                             0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: TIMERCTL1 :: enable [31:31] */
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL1_enable_MASK                 0x80000000
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL1_enable_SHIFT                31
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL1_enable_DEFAULT              0x00000000

/* AIF_WB_CAB_CORE :: TIMERCTL1 :: period [30:00] */
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL1_period_MASK                 0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL1_period_SHIFT                0
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL1_period_DEFAULT              0x00000000

/***************************************************************************
 *DGSEPCTL_SLC0 - MDAC EQ Error Power Control Slice 0                                   0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSEPCTL_SLC0 :: reserved0 [31:07] */
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_reserved0_MASK          0xffffff80
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_reserved0_SHIFT         7

/* AIF_WB_CAB_CORE :: DGSEPCTL_SLC0 :: REG_DGSEP_SLC0_BETA [06:04] */
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BETA_MASK 0x00000070
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BETA_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BETA_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSEPCTL_SLC0 :: REG_DGSEP_SLC0_BYP [03:03] */
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BYP_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BYP_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BYP_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSEPCTL_SLC0 :: REG_DGSEP_SLC0_SYNC_RST [02:02] */
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_SLC0_SYNC_RST_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_SLC0_SYNC_RST_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_SLC0_SYNC_RST_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSEPCTL_SLC0 :: REG_DGSEP_PO_SLC0_FRZ [01:01] */
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_PO_SLC0_FRZ_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_PO_SLC0_FRZ_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_PO_SLC0_FRZ_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: DGSEPCTL_SLC0 :: REG_DGSEP_PI_SLC0_FRZ [00:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_PI_SLC0_FRZ_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_PI_SLC0_FRZ_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_PI_SLC0_FRZ_DEFAULT 0x00000001

/***************************************************************************
 *REG_DGSEP_DMX2_PO_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX2_PO_SLC0_INT_WDATA :: REG_DGSEP_DMX2_PO_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX3_PO_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX3_PO_SLC0_INT_WDATA :: REG_DGSEP_DMX3_PO_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX0_PI_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX0_PI_SLC0_INT_WDATA :: REG_DGSEP_DMX0_PI_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX1_PI_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX1_PI_SLC0_INT_WDATA :: REG_DGSEP_DMX1_PI_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX0_PO_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX0_PO_SLC0_INT_WDATA :: REG_DGSEP_DMX0_PO_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX2_PI_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX2_PI_SLC0_INT_WDATA :: REG_DGSEP_DMX2_PI_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX1_PO_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX1_PO_SLC0_INT_WDATA :: REG_DGSEP_DMX1_PO_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX3_PI_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX3_PI_SLC0_INT_WDATA :: REG_DGSEP_DMX3_PI_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX0_PI_SLC0_ERRP - Mdac eq err power estimate demux path 0, ping lane stage 1. for slice
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX0_PI_SLC0_ERRP :: REG_DGSEP_S1_DMX0_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX0_PO_SLC0_ERRP - Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX0_PO_SLC0_ERRP :: REG_DGSEP_S1_DMX0_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX1_PI_SLC0_ERRP - Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX1_PI_SLC0_ERRP :: REG_DGSEP_S1_DMX1_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX1_PO_SLC0_ERRP - Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX1_PO_SLC0_ERRP :: REG_DGSEP_S1_DMX1_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX2_PI_SLC0_ERRP - Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX2_PI_SLC0_ERRP :: REG_DGSEP_S1_DMX2_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX2_PO_SLC0_ERRP - Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX2_PO_SLC0_ERRP :: REG_DGSEP_S1_DMX2_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX3_PI_SLC0_ERRP - Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX3_PI_SLC0_ERRP :: REG_DGSEP_S1_DMX3_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX3_PO_SLC0_ERRP - Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX3_PO_SLC0_ERRP :: REG_DGSEP_S1_DMX3_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *DGSEPCTL_SLC1 - MDAC EQ Error Power Control Slice 1                                   1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSEPCTL_SLC1 :: reserved0 [31:07] */
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC1_reserved0_MASK          0xffffff80
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC1_reserved0_SHIFT         7

/* AIF_WB_CAB_CORE :: DGSEPCTL_SLC1 :: REG_DGSEP_SLC1_BETA [06:04] */
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC1_REG_DGSEP_SLC1_BETA_MASK 0x00000070
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC1_REG_DGSEP_SLC1_BETA_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC1_REG_DGSEP_SLC1_BETA_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSEPCTL_SLC1 :: REG_DGSEP_SLC1_BYP [03:03] */
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC1_REG_DGSEP_SLC1_BYP_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC1_REG_DGSEP_SLC1_BYP_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC1_REG_DGSEP_SLC1_BYP_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSEPCTL_SLC1 :: REG_DGSEP_SLC1_SYNC_RST [02:02] */
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC1_REG_DGSEP_SLC1_SYNC_RST_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC1_REG_DGSEP_SLC1_SYNC_RST_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC1_REG_DGSEP_SLC1_SYNC_RST_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSEPCTL_SLC1 :: REG_DGSEP_PO_SLC1_FRZ [01:01] */
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC1_REG_DGSEP_PO_SLC1_FRZ_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC1_REG_DGSEP_PO_SLC1_FRZ_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC1_REG_DGSEP_PO_SLC1_FRZ_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: DGSEPCTL_SLC1 :: REG_DGSEP_PI_SLC1_FRZ [00:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC1_REG_DGSEP_PI_SLC1_FRZ_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC1_REG_DGSEP_PI_SLC1_FRZ_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC1_REG_DGSEP_PI_SLC1_FRZ_DEFAULT 0x00000001

/***************************************************************************
 *REG_DGSEP_DMX2_PO_SLC1_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX2_PO_SLC1_INT_WDATA :: REG_DGSEP_DMX2_PO_SLC1_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PO_SLC1_INT_WDATA_REG_DGSEP_DMX2_PO_SLC1_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PO_SLC1_INT_WDATA_REG_DGSEP_DMX2_PO_SLC1_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PO_SLC1_INT_WDATA_REG_DGSEP_DMX2_PO_SLC1_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX3_PO_SLC1_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX3_PO_SLC1_INT_WDATA :: REG_DGSEP_DMX3_PO_SLC1_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PO_SLC1_INT_WDATA_REG_DGSEP_DMX3_PO_SLC1_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PO_SLC1_INT_WDATA_REG_DGSEP_DMX3_PO_SLC1_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PO_SLC1_INT_WDATA_REG_DGSEP_DMX3_PO_SLC1_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX0_PI_SLC1_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX0_PI_SLC1_INT_WDATA :: REG_DGSEP_DMX0_PI_SLC1_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX1_PI_SLC1_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX1_PI_SLC1_INT_WDATA :: REG_DGSEP_DMX1_PI_SLC1_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX0_PO_SLC1_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX0_PO_SLC1_INT_WDATA :: REG_DGSEP_DMX0_PO_SLC1_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX2_PI_SLC1_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX2_PI_SLC1_INT_WDATA :: REG_DGSEP_DMX2_PI_SLC1_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PI_SLC1_INT_WDATA_REG_DGSEP_DMX2_PI_SLC1_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PI_SLC1_INT_WDATA_REG_DGSEP_DMX2_PI_SLC1_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PI_SLC1_INT_WDATA_REG_DGSEP_DMX2_PI_SLC1_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX1_PO_SLC1_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX1_PO_SLC1_INT_WDATA :: REG_DGSEP_DMX1_PO_SLC1_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX3_PI_SLC1_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX3_PI_SLC1_INT_WDATA :: REG_DGSEP_DMX3_PI_SLC1_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PI_SLC1_INT_WDATA_REG_DGSEP_DMX3_PI_SLC1_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PI_SLC1_INT_WDATA_REG_DGSEP_DMX3_PI_SLC1_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PI_SLC1_INT_WDATA_REG_DGSEP_DMX3_PI_SLC1_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX0_PI_SLC1_ERRP - Mdac eq err power estimate demux path 0, ping lane stage 1. for slice
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX0_PI_SLC1_ERRP :: REG_DGSEP_S1_DMX0_PI_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX0_PO_SLC1_ERRP - Mdac eq err power estimate demux path 0, pong lane stage 1. for slice
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX0_PO_SLC1_ERRP :: REG_DGSEP_S1_DMX0_PO_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX1_PI_SLC1_ERRP - Mdac eq err power estimate demux path 1, ping lane stage 1. for slice
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX1_PI_SLC1_ERRP :: REG_DGSEP_S1_DMX1_PI_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX1_PO_SLC1_ERRP - Mdac eq err power estimate demux path 1, pong lane stage 1. for slice
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX1_PO_SLC1_ERRP :: REG_DGSEP_S1_DMX1_PO_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX2_PI_SLC1_ERRP - Mdac eq err power estimate demux path 2, ping lane stage 1. for slice
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX2_PI_SLC1_ERRP :: REG_DGSEP_S1_DMX2_PI_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PI_SLC1_ERRP_REG_DGSEP_S1_DMX2_PI_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PI_SLC1_ERRP_REG_DGSEP_S1_DMX2_PI_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PI_SLC1_ERRP_REG_DGSEP_S1_DMX2_PI_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX2_PO_SLC1_ERRP - Mdac eq err power estimate demux path 2, pong lane stage 1. for slice
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX2_PO_SLC1_ERRP :: REG_DGSEP_S1_DMX2_PO_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PO_SLC1_ERRP_REG_DGSEP_S1_DMX2_PO_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PO_SLC1_ERRP_REG_DGSEP_S1_DMX2_PO_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PO_SLC1_ERRP_REG_DGSEP_S1_DMX2_PO_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX3_PI_SLC1_ERRP - Mdac eq err power estimate demux path 3, ping lane stage 1. for slice
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX3_PI_SLC1_ERRP :: REG_DGSEP_S1_DMX3_PI_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PI_SLC1_ERRP_REG_DGSEP_S1_DMX3_PI_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PI_SLC1_ERRP_REG_DGSEP_S1_DMX3_PI_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PI_SLC1_ERRP_REG_DGSEP_S1_DMX3_PI_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX3_PO_SLC1_ERRP - Mdac eq err power estimate demux path 3, pong lane stage 1. for slice
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX3_PO_SLC1_ERRP :: REG_DGSEP_S1_DMX3_PO_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PO_SLC1_ERRP_REG_DGSEP_S1_DMX3_PO_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PO_SLC1_ERRP_REG_DGSEP_S1_DMX3_PO_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PO_SLC1_ERRP_REG_DGSEP_S1_DMX3_PO_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *AGCCTL1 - AGCCTL1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: AGCCTL1 :: reserved0 [31:30] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_reserved0_MASK                0xc0000000
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_reserved0_SHIFT               30

/* AIF_WB_CAB_CORE :: AGCCTL1 :: REG_AGC_LA_FRZ [29:29] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LA_FRZ_MASK           0x20000000
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LA_FRZ_SHIFT          29
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LA_FRZ_DEFAULT        0x00000001

/* AIF_WB_CAB_CORE :: AGCCTL1 :: REG_AGC_LA_BYP [28:28] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LA_BYP_MASK           0x10000000
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LA_BYP_SHIFT          28
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LA_BYP_DEFAULT        0x00000000

/* AIF_WB_CAB_CORE :: AGCCTL1 :: REG_AGC_LA_BETA [27:25] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LA_BETA_MASK          0x0e000000
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LA_BETA_SHIFT         25
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LA_BETA_DEFAULT       0x00000007

/* AIF_WB_CAB_CORE :: AGCCTL1 :: REG_AGC_LF_K1 [24:20] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LF_K1_MASK            0x01f00000
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LF_K1_SHIFT           20
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LF_K1_DEFAULT         0x00000008

/* AIF_WB_CAB_CORE :: AGCCTL1 :: REG_AGC_LF_FRZ [19:19] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LF_FRZ_MASK           0x00080000
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LF_FRZ_SHIFT          19
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LF_FRZ_DEFAULT        0x00000001

/* AIF_WB_CAB_CORE :: AGCCTL1 :: REG_AGC_SYNC_RST [18:18] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_SYNC_RST_MASK         0x00040000
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_SYNC_RST_SHIFT        18
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_SYNC_RST_DEFAULT      0x00000000

/* AIF_WB_CAB_CORE :: AGCCTL1 :: REG_AGC_THR [17:00] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_THR_MASK              0x0003ffff
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_THR_SHIFT             0
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_THR_DEFAULT           0x00036000

/***************************************************************************
 *AGCCTL2 - AGCCTL2
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: AGCCTL2 :: reserved0 [31:13] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_reserved0_MASK                0xffffe000
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_reserved0_SHIFT               13

/* AIF_WB_CAB_CORE :: AGCCTL2 :: REG_AGC_DZ_RANGE [12:02] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_REG_AGC_DZ_RANGE_MASK         0x00001ffc
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_REG_AGC_DZ_RANGE_SHIFT        2
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_REG_AGC_DZ_RANGE_DEFAULT      0x00000008

/* AIF_WB_CAB_CORE :: AGCCTL2 :: REG_AGC_LOG2_BYP [01:01] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_REG_AGC_LOG2_BYP_MASK         0x00000002
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_REG_AGC_LOG2_BYP_SHIFT        1
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_REG_AGC_LOG2_BYP_DEFAULT      0x00000000

/* AIF_WB_CAB_CORE :: AGCCTL2 :: REG_AGC_LFSR_EN [00:00] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_REG_AGC_LFSR_EN_MASK          0x00000001
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_REG_AGC_LFSR_EN_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_REG_AGC_LFSR_EN_DEFAULT       0x00000000

/***************************************************************************
 *AGCDECRATE - Decimate rate
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: AGCDECRATE :: reserved0 [31:17] */
#define BCHP_AIF_WB_CAB_CORE_AGCDECRATE_reserved0_MASK             0xfffe0000
#define BCHP_AIF_WB_CAB_CORE_AGCDECRATE_reserved0_SHIFT            17

/* AIF_WB_CAB_CORE :: AGCDECRATE :: AGCDECRATE [16:00] */
#define BCHP_AIF_WB_CAB_CORE_AGCDECRATE_AGCDECRATE_MASK            0x0001ffff
#define BCHP_AIF_WB_CAB_CORE_AGCDECRATE_AGCDECRATE_SHIFT           0
#define BCHP_AIF_WB_CAB_CORE_AGCDECRATE_AGCDECRATE_DEFAULT         0x00000080

/***************************************************************************
 *AGCTHRA1 - AGCTHRA1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: AGCTHRA1 :: reserved0 [31:26] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_reserved0_MASK               0xfc000000
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_reserved0_SHIFT              26

/* AIF_WB_CAB_CORE :: AGCTHRA1 :: REG_AGC_BLOCK_RANGE_CTRL [25:24] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_BLOCK_RANGE_CTRL_MASK 0x03000000
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_BLOCK_RANGE_CTRL_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_BLOCK_RANGE_CTRL_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: AGCTHRA1 :: REG_AGC_CTRL_LA_FRZ [23:23] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LA_FRZ_MASK     0x00800000
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LA_FRZ_SHIFT    23
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LA_FRZ_DEFAULT  0x00000001

/* AIF_WB_CAB_CORE :: AGCTHRA1 :: REG_AGC_CTRL_LA_BYP [22:22] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LA_BYP_MASK     0x00400000
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LA_BYP_SHIFT    22
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LA_BYP_DEFAULT  0x00000000

/* AIF_WB_CAB_CORE :: AGCTHRA1 :: REG_AGC_CTRL_LA_BETA [21:19] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LA_BETA_MASK    0x00380000
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LA_BETA_SHIFT   19
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LA_BETA_DEFAULT 0x00000003

/* AIF_WB_CAB_CORE :: AGCTHRA1 :: REG_AGC_CTRL_LF_K1 [18:16] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LF_K1_MASK      0x00070000
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LF_K1_SHIFT     16
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LF_K1_DEFAULT   0x00000007

/* AIF_WB_CAB_CORE :: AGCTHRA1 :: REG_AGC_CTRL_LF_FRZ [15:15] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LF_FRZ_MASK     0x00008000
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LF_FRZ_SHIFT    15
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LF_FRZ_DEFAULT  0x00000001

/* AIF_WB_CAB_CORE :: AGCTHRA1 :: REG_AGC_CTRL_ABS_THR [14:00] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_ABS_THR_MASK    0x00007fff
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_ABS_THR_SHIFT   0
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_ABS_THR_DEFAULT 0x00007d00

/***************************************************************************
 *AGCTHRA2 - AGCTHRA2
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: AGCTHRA2 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_reserved0_MASK               0x80000000
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_reserved0_SHIFT              31

/* AIF_WB_CAB_CORE :: AGCTHRA2 :: REG_AGC_CTRL_LOWER_LIMIT [30:16] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_REG_AGC_CTRL_LOWER_LIMIT_MASK 0x7fff0000
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_REG_AGC_CTRL_LOWER_LIMIT_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_REG_AGC_CTRL_LOWER_LIMIT_DEFAULT 0x00006400

/* AIF_WB_CAB_CORE :: AGCTHRA2 :: reserved_for_eco1 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_reserved_for_eco1_MASK       0x00008000
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_reserved_for_eco1_SHIFT      15
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_reserved_for_eco1_DEFAULT    0x00000000

/* AIF_WB_CAB_CORE :: AGCTHRA2 :: REG_AGC_CTRL_UPPER_LIMIT [14:00] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_REG_AGC_CTRL_UPPER_LIMIT_MASK 0x00007fff
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_REG_AGC_CTRL_UPPER_LIMIT_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_REG_AGC_CTRL_UPPER_LIMIT_DEFAULT 0x00002400

/***************************************************************************
 *REG_AGC_LF_INT_WDATA - Shift accumulator integrator write data (tc8.26)
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGC_LF_INT_WDATA :: REG_AGC_LF_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_LF_INT_WDATA_REG_AGC_LF_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_LF_INT_WDATA_REG_AGC_LF_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_LF_INT_WDATA_REG_AGC_LF_INT_WDATA_DEFAULT 0xf0000000

/***************************************************************************
 *REG_AGC_LA_INT_WDATA - Leaky averager integrator write data (tc1.31)
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGC_LA_INT_WDATA :: REG_AGC_LA_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_LA_INT_WDATA_REG_AGC_LA_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_LA_INT_WDATA_REG_AGC_LA_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_LA_INT_WDATA_REG_AGC_LA_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_AGC_CTRL_LF_INT_WDATA - Shift accumulator integrator write data (tc4.19)
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGC_CTRL_LF_INT_WDATA :: reserved0 [31:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LF_INT_WDATA_reserved0_MASK 0xff800000
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LF_INT_WDATA_reserved0_SHIFT 23

/* AIF_WB_CAB_CORE :: REG_AGC_CTRL_LF_INT_WDATA :: REG_AGC_CTRL_LF_INT_WDATA [22:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LF_INT_WDATA_REG_AGC_CTRL_LF_INT_WDATA_MASK 0x007fffff
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LF_INT_WDATA_REG_AGC_CTRL_LF_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LF_INT_WDATA_REG_AGC_CTRL_LF_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_AGC_CTRL_LA_INT_WDATA - Leaky averager integrator write data (tc1.20)
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGC_CTRL_LA_INT_WDATA :: reserved0 [31:21] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LA_INT_WDATA_reserved0_MASK 0xffe00000
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LA_INT_WDATA_reserved0_SHIFT 21

/* AIF_WB_CAB_CORE :: REG_AGC_CTRL_LA_INT_WDATA :: REG_AGC_CTRL_LA_INT_WDATA [20:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LA_INT_WDATA_REG_AGC_CTRL_LA_INT_WDATA_MASK 0x001fffff
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LA_INT_WDATA_REG_AGC_CTRL_LA_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LA_INT_WDATA_REG_AGC_CTRL_LA_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_AGC_PKDT_CTL - REG_AGC_PKDT_CTL
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_CTL :: AGC_pkdt_sel [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_pkdt_sel_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_pkdt_sel_SHIFT   31
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_pkdt_sel_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_CTL :: AGC_lna_start [30:30] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_lna_start_MASK   0x40000000
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_lna_start_SHIFT  30
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_lna_start_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_CTL :: AGC_peak_pwrb [29:29] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_peak_pwrb_MASK   0x20000000
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_peak_pwrb_SHIFT  29
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_peak_pwrb_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_CTL :: AGC_pd_thresh [28:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_pd_thresh_MASK   0x1f800000
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_pd_thresh_SHIFT  23
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_pd_thresh_DEFAULT 0x0000000b

/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_CTL :: AGC_peak_pwr_set_pt [22:05] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_peak_pwr_set_pt_MASK 0x007fffe0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_peak_pwr_set_pt_SHIFT 5
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_peak_pwr_set_pt_DEFAULT 0x00031e1c

/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_CTL :: AGC_win_len [04:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_win_len_MASK     0x0000001f
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_win_len_SHIFT    0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_win_len_DEFAULT  0x0000000a

/***************************************************************************
 *REG_AGC_PKDT_LA - REG_AGC_PKDT_LA
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_LA :: reserved0 [31:04] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_reserved0_MASK        0xfffffff0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_reserved0_SHIFT       4

/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_LA :: REG_AGC_LA_FRZ [03:03] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_REG_AGC_LA_FRZ_MASK   0x00000008
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_REG_AGC_LA_FRZ_SHIFT  3
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_REG_AGC_LA_FRZ_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_LA :: REG_AGC_LA_BYP [02:02] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_REG_AGC_LA_BYP_MASK   0x00000004
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_REG_AGC_LA_BYP_SHIFT  2
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_REG_AGC_LA_BYP_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_LA :: REG_AGC_LA_BETA [01:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_REG_AGC_LA_BETA_MASK  0x00000003
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_REG_AGC_LA_BETA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_REG_AGC_LA_BETA_DEFAULT 0x00000003

/***************************************************************************
 *REG_AGC_PKDT_LA_INT_WDATA - Leaky averager integrator write data (tc6.18)
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_LA_INT_WDATA :: reserved0 [31:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_INT_WDATA_reserved0_MASK 0xff000000
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_INT_WDATA_reserved0_SHIFT 24

/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_LA_INT_WDATA :: REG_AGC_LA_INT_WDATA [23:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_INT_WDATA_REG_AGC_LA_INT_WDATA_MASK 0x00ffffff
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_INT_WDATA_REG_AGC_LA_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_INT_WDATA_REG_AGC_LA_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_AGC_INT_MAXTHR - LF integrator max threshold (tc8.24)
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGC_INT_MAXTHR :: REG_AGC_INT_MAXTHR [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_INT_MAXTHR_REG_AGC_INT_MAXTHR_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_INT_MAXTHR_REG_AGC_INT_MAXTHR_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_INT_MAXTHR_REG_AGC_INT_MAXTHR_DEFAULT 0x7fffffff

/***************************************************************************
 *REG_AGC_INT_MINTHR - LF integrator min threshold (tc8.24)
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGC_INT_MINTHR :: REG_AGC_INT_MINTHR [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_INT_MINTHR_REG_AGC_INT_MINTHR_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_INT_MINTHR_REG_AGC_INT_MINTHR_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_INT_MINTHR_REG_AGC_INT_MINTHR_DEFAULT 0x80000000

/***************************************************************************
 *REG_AGCCTL3 - REG_AGCCTL3
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGCCTL3 :: reserved0 [31:03] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_reserved0_MASK            0xfffffff8
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_reserved0_SHIFT           3

/* AIF_WB_CAB_CORE :: REG_AGCCTL3 :: REG_AGC_PGA_FORMAT [02:02] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_REG_AGC_PGA_FORMAT_MASK   0x00000004
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_REG_AGC_PGA_FORMAT_SHIFT  2
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_REG_AGC_PGA_FORMAT_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_AGCCTL3 :: REG_AGC_LF_ACC_DIR [01:01] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_REG_AGC_LF_ACC_DIR_MASK   0x00000002
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_REG_AGC_LF_ACC_DIR_SHIFT  1
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_REG_AGC_LF_ACC_DIR_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: REG_AGCCTL3 :: REG_AGC_PGA_LIMIT [00:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_REG_AGC_PGA_LIMIT_MASK    0x00000001
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_REG_AGC_PGA_LIMIT_SHIFT   0
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_REG_AGC_PGA_LIMIT_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCCTL_PI_SLC0 - NR AGC Control Ping Lane Slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: reserved0 [31:26] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved0_MASK       0xfc000000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved0_SHIFT      26

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_LA_BETA_PI_SLC0 [25:24] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_BETA_PI_SLC0_MASK 0x03000000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_BETA_PI_SLC0_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_BETA_PI_SLC0_DEFAULT 0x00000003

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: reserved_for_eco1 [23:21] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco1_MASK 0x00e00000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco1_SHIFT 21
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_LA_FRZ_PI_SLC0 [20:20] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_FRZ_PI_SLC0_MASK 0x00100000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_FRZ_PI_SLC0_SHIFT 20
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_FRZ_PI_SLC0_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_LA_BYP_PI_SLC0 [19:19] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_BYP_PI_SLC0_MASK 0x00080000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_BYP_PI_SLC0_SHIFT 19
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_BYP_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: reserved_for_eco2 [18:17] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco2_MASK 0x00060000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco2_SHIFT 17
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_FIX_DEC_EN_PI_SLC0 [16:16] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_EN_PI_SLC0_MASK 0x00010000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_EN_PI_SLC0_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_EN_PI_SLC0_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: reserved_for_eco3 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco3_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco3_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_FIX_DEC_PI_SLC0 [14:12] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_PI_SLC0_MASK 0x00007000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_PI_SLC0_SHIFT 12
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: reserved_for_eco4 [11:09] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco4_MASK 0x00000e00
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco4_SHIFT 9
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_NEG_LF_K1_PI_SLC0 [08:08] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_NEG_LF_K1_PI_SLC0_MASK 0x00000100
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_NEG_LF_K1_PI_SLC0_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_NEG_LF_K1_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_LF_K1_PI_SLC0 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_K1_PI_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_K1_PI_SLC0_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_K1_PI_SLC0_DEFAULT 0x0000000d

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: reserved_for_eco5 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco5_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco5_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_LF_FRZ_PI_SLC0 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_FRZ_PI_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_FRZ_PI_SLC0_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_FRZ_PI_SLC0_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_BYP_PI_SLC0 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_BYP_PI_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_BYP_PI_SLC0_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_BYP_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_SYNC_RST_PI_SLC0 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_SYNC_RST_PI_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_SYNC_RST_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_SYNC_RST_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCCTL_PO_SLC0 - NR AGC Control Ping Lane Slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: reserved0 [31:26] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved0_MASK       0xfc000000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved0_SHIFT      26

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_LA_BETA_PO_SLC0 [25:24] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_BETA_PO_SLC0_MASK 0x03000000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_BETA_PO_SLC0_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_BETA_PO_SLC0_DEFAULT 0x00000003

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: reserved_for_eco1 [23:21] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco1_MASK 0x00e00000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco1_SHIFT 21
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_LA_FRZ_PO_SLC0 [20:20] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_FRZ_PO_SLC0_MASK 0x00100000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_FRZ_PO_SLC0_SHIFT 20
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_FRZ_PO_SLC0_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_LA_BYP_PO_SLC0 [19:19] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_BYP_PO_SLC0_MASK 0x00080000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_BYP_PO_SLC0_SHIFT 19
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_BYP_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: reserved_for_eco2 [18:17] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco2_MASK 0x00060000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco2_SHIFT 17
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_FIX_DEC_EN_PO_SLC0 [16:16] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_EN_PO_SLC0_MASK 0x00010000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_EN_PO_SLC0_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_EN_PO_SLC0_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: reserved_for_eco3 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco3_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco3_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_FIX_DEC_PO_SLC0 [14:12] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_PO_SLC0_MASK 0x00007000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_PO_SLC0_SHIFT 12
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: reserved_for_eco4 [11:09] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco4_MASK 0x00000e00
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco4_SHIFT 9
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_NEG_LF_K1_PO_SLC0 [08:08] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_NEG_LF_K1_PO_SLC0_MASK 0x00000100
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_NEG_LF_K1_PO_SLC0_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_NEG_LF_K1_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_LF_K1_PO_SLC0 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_K1_PO_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_K1_PO_SLC0_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_K1_PO_SLC0_DEFAULT 0x0000000d

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: reserved_for_eco5 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco5_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco5_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_LF_FRZ_PO_SLC0 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_FRZ_PO_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_FRZ_PO_SLC0_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_FRZ_PO_SLC0_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_BYP_PO_SLC0 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_BYP_PO_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_BYP_PO_SLC0_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_BYP_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_SYNC_RST_PO_SLC0 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_SYNC_RST_PO_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_SYNC_RST_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_SYNC_RST_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCCTL_PO_SLC1 - NR AGC Control Ping Lane Slice 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC1 :: reserved0 [31:26] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_reserved0_MASK       0xfc000000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_reserved0_SHIFT      26

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_LA_BETA_PO_SLC1 [25:24] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_BETA_PO_SLC1_MASK 0x03000000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_BETA_PO_SLC1_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_BETA_PO_SLC1_DEFAULT 0x00000003

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC1 :: reserved_for_eco1 [23:21] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_reserved_for_eco1_MASK 0x00e00000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_reserved_for_eco1_SHIFT 21
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_LA_FRZ_PO_SLC1 [20:20] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_FRZ_PO_SLC1_MASK 0x00100000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_FRZ_PO_SLC1_SHIFT 20
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_FRZ_PO_SLC1_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_LA_BYP_PO_SLC1 [19:19] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_BYP_PO_SLC1_MASK 0x00080000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_BYP_PO_SLC1_SHIFT 19
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_BYP_PO_SLC1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC1 :: reserved_for_eco2 [18:17] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_reserved_for_eco2_MASK 0x00060000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_reserved_for_eco2_SHIFT 17
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_FIX_DEC_EN_PO_SLC1 [16:16] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_FIX_DEC_EN_PO_SLC1_MASK 0x00010000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_FIX_DEC_EN_PO_SLC1_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_FIX_DEC_EN_PO_SLC1_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC1 :: reserved_for_eco3 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_reserved_for_eco3_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_reserved_for_eco3_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_FIX_DEC_PO_SLC1 [14:12] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_FIX_DEC_PO_SLC1_MASK 0x00007000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_FIX_DEC_PO_SLC1_SHIFT 12
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_FIX_DEC_PO_SLC1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC1 :: reserved_for_eco4 [11:09] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_reserved_for_eco4_MASK 0x00000e00
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_reserved_for_eco4_SHIFT 9
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_reserved_for_eco4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_NEG_LF_K1_PO_SLC1 [08:08] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_NEG_LF_K1_PO_SLC1_MASK 0x00000100
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_NEG_LF_K1_PO_SLC1_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_NEG_LF_K1_PO_SLC1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_LF_K1_PO_SLC1 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_LF_K1_PO_SLC1_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_LF_K1_PO_SLC1_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_LF_K1_PO_SLC1_DEFAULT 0x0000000d

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC1 :: reserved_for_eco5 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_reserved_for_eco5_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_reserved_for_eco5_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_reserved_for_eco5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_LF_FRZ_PO_SLC1 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_LF_FRZ_PO_SLC1_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_LF_FRZ_PO_SLC1_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_LF_FRZ_PO_SLC1_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_BYP_PO_SLC1 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_BYP_PO_SLC1_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_BYP_PO_SLC1_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_BYP_PO_SLC1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_SYNC_RST_PO_SLC1 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_SYNC_RST_PO_SLC1_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_SYNC_RST_PO_SLC1_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC1_REG_NR_AGC_SYNC_RST_PO_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCCTL_PI_SLC1 - NR AGC Control Ping Lane Slice 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC1 :: reserved0 [31:26] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_reserved0_MASK       0xfc000000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_reserved0_SHIFT      26

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_LA_BETA_PI_SLC1 [25:24] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_BETA_PI_SLC1_MASK 0x03000000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_BETA_PI_SLC1_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_BETA_PI_SLC1_DEFAULT 0x00000003

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC1 :: reserved_for_eco1 [23:21] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_reserved_for_eco1_MASK 0x00e00000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_reserved_for_eco1_SHIFT 21
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_LA_FRZ_PI_SLC1 [20:20] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_FRZ_PI_SLC1_MASK 0x00100000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_FRZ_PI_SLC1_SHIFT 20
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_FRZ_PI_SLC1_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_LA_BYP_PI_SLC1 [19:19] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_BYP_PI_SLC1_MASK 0x00080000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_BYP_PI_SLC1_SHIFT 19
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_BYP_PI_SLC1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC1 :: reserved_for_eco2 [18:17] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_reserved_for_eco2_MASK 0x00060000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_reserved_for_eco2_SHIFT 17
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_FIX_DEC_EN_PI_SLC1 [16:16] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_FIX_DEC_EN_PI_SLC1_MASK 0x00010000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_FIX_DEC_EN_PI_SLC1_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_FIX_DEC_EN_PI_SLC1_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC1 :: reserved_for_eco3 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_reserved_for_eco3_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_reserved_for_eco3_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_FIX_DEC_PI_SLC1 [14:12] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_FIX_DEC_PI_SLC1_MASK 0x00007000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_FIX_DEC_PI_SLC1_SHIFT 12
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_FIX_DEC_PI_SLC1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC1 :: reserved_for_eco4 [11:09] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_reserved_for_eco4_MASK 0x00000e00
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_reserved_for_eco4_SHIFT 9
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_reserved_for_eco4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_NEG_LF_K1_PI_SLC1 [08:08] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_NEG_LF_K1_PI_SLC1_MASK 0x00000100
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_NEG_LF_K1_PI_SLC1_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_NEG_LF_K1_PI_SLC1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_LF_K1_PI_SLC1 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_LF_K1_PI_SLC1_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_LF_K1_PI_SLC1_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_LF_K1_PI_SLC1_DEFAULT 0x0000000d

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC1 :: reserved_for_eco5 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_reserved_for_eco5_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_reserved_for_eco5_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_reserved_for_eco5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_LF_FRZ_PI_SLC1 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_LF_FRZ_PI_SLC1_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_LF_FRZ_PI_SLC1_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_LF_FRZ_PI_SLC1_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_BYP_PI_SLC1 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_BYP_PI_SLC1_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_BYP_PI_SLC1_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_BYP_PI_SLC1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_SYNC_RST_PI_SLC1 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_SYNC_RST_PI_SLC1_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_SYNC_RST_PI_SLC1_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC1_REG_NR_AGC_SYNC_RST_PI_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_AGC_LA_INT_WDATA_PO_SLC0 - AGC Leaky averager integrator write data (tc1.33) for lane 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_AGC_LA_INT_WDATA_PO_SLC0 :: REG_NR_AGC_LA_INT_WDATA_PO_SLC0 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_AGC_LA_INT_WDATA_PI_SLC1 - AGC Leaky averager integrator write data (tc1.33) for lane 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_AGC_LA_INT_WDATA_PI_SLC1 :: REG_NR_AGC_LA_INT_WDATA_PI_SLC1 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_AGC_LA_INT_WDATA_PO_SLC1 - AGC Leaky averager integrator write data (tc1.33) for lane 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_AGC_LA_INT_WDATA_PO_SLC1 :: REG_NR_AGC_LA_INT_WDATA_PO_SLC1 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_AGC_LA_INT_WDATA_PI_SLC0 - AGC Leaky averager integrator write data (tc1.33) for lane 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_AGC_LA_INT_WDATA_PI_SLC0 :: REG_NR_AGC_LA_INT_WDATA_PI_SLC0 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_AGC_LF_INT_WDATA_PO_SLC1 - AGC Loop filter integrator write data (tc0.58) for lane 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_AGC_LF_INT_WDATA_PO_SLC1 :: REG_NR_AGC_LF_INT_WDATA_PO_SLC1 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PO_SLC1_REG_NR_AGC_LF_INT_WDATA_PO_SLC1_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PO_SLC1_REG_NR_AGC_LF_INT_WDATA_PO_SLC1_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PO_SLC1_REG_NR_AGC_LF_INT_WDATA_PO_SLC1_DEFAULT 0x90000000

/***************************************************************************
 *REG_NR_AGC_LF_INT_WDATA_PI_SLC0 - AGC Loop filter integrator write data (tc0.58) for lane 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_AGC_LF_INT_WDATA_PI_SLC0 :: REG_NR_AGC_LF_INT_WDATA_PI_SLC0 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_DEFAULT 0x90000000

/***************************************************************************
 *REG_NR_AGC_LF_INT_WDATA_PO_SLC0 - AGC Loop filter integrator write data (tc0.58) for lane 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_AGC_LF_INT_WDATA_PO_SLC0 :: REG_NR_AGC_LF_INT_WDATA_PO_SLC0 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_DEFAULT 0x90000000

/***************************************************************************
 *REG_NR_AGC_LF_INT_WDATA_PI_SLC1 - AGC Loop filter integrator write data (tc0.58) for lane 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_AGC_LF_INT_WDATA_PI_SLC1 :: REG_NR_AGC_LF_INT_WDATA_PI_SLC1 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PI_SLC1_REG_NR_AGC_LF_INT_WDATA_PI_SLC1_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PI_SLC1_REG_NR_AGC_LF_INT_WDATA_PI_SLC1_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PI_SLC1_REG_NR_AGC_LF_INT_WDATA_PI_SLC1_DEFAULT 0x90000000

/***************************************************************************
 *NRNOTCHCTL - NR NOTCH Control
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRNOTCHCTL :: reserved0 [31:10] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_reserved0_MASK             0xfffffc00
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_reserved0_SHIFT            10

/* AIF_WB_CAB_CORE :: NRNOTCHCTL :: REG_NR_DCO_MUX_SEL [09:08] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_DCO_MUX_SEL_MASK    0x00000300
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_DCO_MUX_SEL_SHIFT   8
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_DCO_MUX_SEL_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRNOTCHCTL :: REG_NR_MIX2_CNTL_DMX3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX3_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRNOTCHCTL :: REG_NR_MIX2_CNTL_DMX2 [06:06] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX2_MASK 0x00000040
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX2_SHIFT 6
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRNOTCHCTL :: REG_NR_MIX2_CNTL_DMX1 [05:05] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX1_MASK 0x00000020
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX1_SHIFT 5
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX1_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRNOTCHCTL :: REG_NR_MIX2_CNTL_DMX0 [04:04] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX0_MASK 0x00000010
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX0_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRNOTCHCTL :: REG_NR_MIX1_CNTL_DMX3 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX3_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX3_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX3_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRNOTCHCTL :: REG_NR_MIX1_CNTL_DMX2 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX2_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX2_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRNOTCHCTL :: REG_NR_MIX1_CNTL_DMX1 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX1_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX1_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX1_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRNOTCHCTL :: REG_NR_MIX1_CNTL_DMX0 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX0_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX0_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCTHR - NR AGC Threshold Control
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRAGCTHR :: reserved0 [31:21] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_reserved0_MASK               0xffe00000
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_reserved0_SHIFT              21

/* AIF_WB_CAB_CORE :: NRAGCTHR :: REG_NR_AGC_USE_THR_OFFSET [20:20] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_REG_NR_AGC_USE_THR_OFFSET_MASK 0x00100000
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_REG_NR_AGC_USE_THR_OFFSET_SHIFT 20
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_REG_NR_AGC_USE_THR_OFFSET_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCTHR :: reserved_for_eco1 [19:17] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_reserved_for_eco1_MASK       0x000e0000
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_reserved_for_eco1_SHIFT      17
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_reserved_for_eco1_DEFAULT    0x00000000

/* AIF_WB_CAB_CORE :: NRAGCTHR :: REG_NR_AGC_THR [16:00] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_REG_NR_AGC_THR_MASK          0x0001ffff
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_REG_NR_AGC_THR_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_REG_NR_AGC_THR_DEFAULT       0x00000000

/***************************************************************************
 *NRDCOCTL_PI_SLC0 - NR DCO Control Ping Lane Slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRDCOCTL_PI_SLC0 :: reserved0 [31:08] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_reserved0_MASK       0xffffff00
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_reserved0_SHIFT      8

/* AIF_WB_CAB_CORE :: NRDCOCTL_PI_SLC0 :: REG_NR_DCO_BETA_PI_SLC0 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_BETA_PI_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_BETA_PI_SLC0_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_BETA_PI_SLC0_DEFAULT 0x0000000d

/* AIF_WB_CAB_CORE :: NRDCOCTL_PI_SLC0 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRDCOCTL_PI_SLC0 :: REG_NR_DCO_FRZ_PI_SLC0 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_FRZ_PI_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_FRZ_PI_SLC0_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_FRZ_PI_SLC0_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRDCOCTL_PI_SLC0 :: REG_NR_DCO_BYP_PI_SLC0 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_BYP_PI_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_BYP_PI_SLC0_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_BYP_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRDCOCTL_PI_SLC0 :: REG_NR_DCO_RST_PI_SLC0 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_RST_PI_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_RST_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_RST_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_PI_SLC0 - DCO integrator write data
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_DCO_INT_WDATA_PI_SLC0 :: REG_NR_DCO_INT_WDATA_PI_SLC0 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PI_SLC0_REG_NR_DCO_INT_WDATA_PI_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PI_SLC0_REG_NR_DCO_INT_WDATA_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PI_SLC0_REG_NR_DCO_INT_WDATA_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRDCOCTL_PO_SLC0 - NR DCO Control Pong Lane Slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRDCOCTL_PO_SLC0 :: reserved0 [31:08] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_reserved0_MASK       0xffffff00
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_reserved0_SHIFT      8

/* AIF_WB_CAB_CORE :: NRDCOCTL_PO_SLC0 :: REG_NR_DCO_BETA_PO_SLC0 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_BETA_PO_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_BETA_PO_SLC0_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_BETA_PO_SLC0_DEFAULT 0x0000000d

/* AIF_WB_CAB_CORE :: NRDCOCTL_PO_SLC0 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRDCOCTL_PO_SLC0 :: REG_NR_DCO_FRZ_PO_SLC0 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_FRZ_PO_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_FRZ_PO_SLC0_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_FRZ_PO_SLC0_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRDCOCTL_PO_SLC0 :: REG_NR_DCO_BYP_PO_SLC0 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_BYP_PO_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_BYP_PO_SLC0_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_BYP_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRDCOCTL_PO_SLC0 :: REG_NR_DCO_RST_PO_SLC0 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_RST_PO_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_RST_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_RST_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_PO_SLC0 - DCO integrator write data
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_DCO_INT_WDATA_PO_SLC0 :: REG_NR_DCO_INT_WDATA_PO_SLC0 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PO_SLC0_REG_NR_DCO_INT_WDATA_PO_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PO_SLC0_REG_NR_DCO_INT_WDATA_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PO_SLC0_REG_NR_DCO_INT_WDATA_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRDCOCTL_PI_SLC1 - NR DCO Control Ping Lane Slice 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRDCOCTL_PI_SLC1 :: reserved0 [31:08] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC1_reserved0_MASK       0xffffff00
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC1_reserved0_SHIFT      8

/* AIF_WB_CAB_CORE :: NRDCOCTL_PI_SLC1 :: REG_NR_DCO_BETA_PI_SLC1 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC1_REG_NR_DCO_BETA_PI_SLC1_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC1_REG_NR_DCO_BETA_PI_SLC1_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC1_REG_NR_DCO_BETA_PI_SLC1_DEFAULT 0x0000000d

/* AIF_WB_CAB_CORE :: NRDCOCTL_PI_SLC1 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC1_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC1_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRDCOCTL_PI_SLC1 :: REG_NR_DCO_FRZ_PI_SLC1 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC1_REG_NR_DCO_FRZ_PI_SLC1_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC1_REG_NR_DCO_FRZ_PI_SLC1_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC1_REG_NR_DCO_FRZ_PI_SLC1_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRDCOCTL_PI_SLC1 :: REG_NR_DCO_BYP_PI_SLC1 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC1_REG_NR_DCO_BYP_PI_SLC1_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC1_REG_NR_DCO_BYP_PI_SLC1_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC1_REG_NR_DCO_BYP_PI_SLC1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRDCOCTL_PI_SLC1 :: REG_NR_DCO_RST_PI_SLC1 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC1_REG_NR_DCO_RST_PI_SLC1_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC1_REG_NR_DCO_RST_PI_SLC1_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC1_REG_NR_DCO_RST_PI_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_PI_SLC1 - DCO integrator write data
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_DCO_INT_WDATA_PI_SLC1 :: REG_NR_DCO_INT_WDATA_PI_SLC1 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PI_SLC1_REG_NR_DCO_INT_WDATA_PI_SLC1_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PI_SLC1_REG_NR_DCO_INT_WDATA_PI_SLC1_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PI_SLC1_REG_NR_DCO_INT_WDATA_PI_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *NRDCOCTL_PO_SLC1 - NR DCO Control Pong Lane Slice 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRDCOCTL_PO_SLC1 :: reserved0 [31:08] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC1_reserved0_MASK       0xffffff00
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC1_reserved0_SHIFT      8

/* AIF_WB_CAB_CORE :: NRDCOCTL_PO_SLC1 :: REG_NR_DCO_BETA_PO_SLC1 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC1_REG_NR_DCO_BETA_PO_SLC1_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC1_REG_NR_DCO_BETA_PO_SLC1_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC1_REG_NR_DCO_BETA_PO_SLC1_DEFAULT 0x0000000d

/* AIF_WB_CAB_CORE :: NRDCOCTL_PO_SLC1 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC1_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC1_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRDCOCTL_PO_SLC1 :: REG_NR_DCO_FRZ_PO_SLC1 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC1_REG_NR_DCO_FRZ_PO_SLC1_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC1_REG_NR_DCO_FRZ_PO_SLC1_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC1_REG_NR_DCO_FRZ_PO_SLC1_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRDCOCTL_PO_SLC1 :: REG_NR_DCO_BYP_PO_SLC1 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC1_REG_NR_DCO_BYP_PO_SLC1_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC1_REG_NR_DCO_BYP_PO_SLC1_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC1_REG_NR_DCO_BYP_PO_SLC1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRDCOCTL_PO_SLC1 :: REG_NR_DCO_RST_PO_SLC1 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC1_REG_NR_DCO_RST_PO_SLC1_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC1_REG_NR_DCO_RST_PO_SLC1_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC1_REG_NR_DCO_RST_PO_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_PO_SLC1 - DCO integrator write data
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_DCO_INT_WDATA_PO_SLC1 :: REG_NR_DCO_INT_WDATA_PO_SLC1 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PO_SLC1_REG_NR_DCO_INT_WDATA_PO_SLC1_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PO_SLC1_REG_NR_DCO_INT_WDATA_PO_SLC1_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PO_SLC1_REG_NR_DCO_INT_WDATA_PO_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *NRNOTCHCTL_PI_SLC0 - NR NOTCH Control Ping Lane Slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PI_SLC0 :: reserved0 [31:08] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_reserved0_MASK     0xffffff00
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_reserved0_SHIFT    8

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PI_SLC0 :: REG_NR_NOTCH_BETA_PI_SLC0 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BETA_PI_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BETA_PI_SLC0_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BETA_PI_SLC0_DEFAULT 0x0000000d

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PI_SLC0 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PI_SLC0 :: REG_NR_NOTCH_FRZ_PI_SLC0 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_FRZ_PI_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_FRZ_PI_SLC0_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_FRZ_PI_SLC0_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PI_SLC0 :: REG_NR_NOTCH_BYP_PI_SLC0 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BYP_PI_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BYP_PI_SLC0_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BYP_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PI_SLC0 :: REG_NR_NOTCH_RST_PI_SLC0 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_RST_PI_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_RST_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_RST_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_NOTCH_INT_WDATA_PI_SLC0 - NOTCH integrator write data
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_NOTCH_INT_WDATA_PI_SLC0 :: REG_NR_NOTCH_INT_WDATA_PI_SLC0 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PI_SLC0_REG_NR_NOTCH_INT_WDATA_PI_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PI_SLC0_REG_NR_NOTCH_INT_WDATA_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PI_SLC0_REG_NR_NOTCH_INT_WDATA_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRNOTCHCTL_PO_SLC0 - NR NOTCH Control Pong Lane Slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PO_SLC0 :: reserved0 [31:08] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_reserved0_MASK     0xffffff00
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_reserved0_SHIFT    8

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PO_SLC0 :: REG_NR_NOTCH_BETA_PO_SLC0 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BETA_PO_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BETA_PO_SLC0_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BETA_PO_SLC0_DEFAULT 0x0000000d

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PO_SLC0 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PO_SLC0 :: REG_NR_NOTCH_FRZ_PO_SLC0 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_FRZ_PO_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_FRZ_PO_SLC0_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_FRZ_PO_SLC0_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PO_SLC0 :: REG_NR_NOTCH_BYP_PO_SLC0 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BYP_PO_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BYP_PO_SLC0_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BYP_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PO_SLC0 :: REG_NR_NOTCH_RST_PO_SLC0 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_RST_PO_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_RST_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_RST_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_NOTCH_INT_WDATA_PO_SLC0 - NOTCH integrator write data
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_NOTCH_INT_WDATA_PO_SLC0 :: REG_NR_NOTCH_INT_WDATA_PO_SLC0 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PO_SLC0_REG_NR_NOTCH_INT_WDATA_PO_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PO_SLC0_REG_NR_NOTCH_INT_WDATA_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PO_SLC0_REG_NR_NOTCH_INT_WDATA_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRNOTCHCTL_PI_SLC1 - NR NOTCH Control Ping Lane Slice 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PI_SLC1 :: reserved0 [31:08] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC1_reserved0_MASK     0xffffff00
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC1_reserved0_SHIFT    8

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PI_SLC1 :: REG_NR_NOTCH_BETA_PI_SLC1 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_BETA_PI_SLC1_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_BETA_PI_SLC1_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_BETA_PI_SLC1_DEFAULT 0x0000000d

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PI_SLC1 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC1_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC1_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PI_SLC1 :: REG_NR_NOTCH_FRZ_PI_SLC1 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_FRZ_PI_SLC1_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_FRZ_PI_SLC1_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_FRZ_PI_SLC1_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PI_SLC1 :: REG_NR_NOTCH_BYP_PI_SLC1 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_BYP_PI_SLC1_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_BYP_PI_SLC1_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_BYP_PI_SLC1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PI_SLC1 :: REG_NR_NOTCH_RST_PI_SLC1 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_RST_PI_SLC1_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_RST_PI_SLC1_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_RST_PI_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_NOTCH_INT_WDATA_PI_SLC1 - NOTCH integrator write data
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_NOTCH_INT_WDATA_PI_SLC1 :: REG_NR_NOTCH_INT_WDATA_PI_SLC1 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PI_SLC1_REG_NR_NOTCH_INT_WDATA_PI_SLC1_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PI_SLC1_REG_NR_NOTCH_INT_WDATA_PI_SLC1_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PI_SLC1_REG_NR_NOTCH_INT_WDATA_PI_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *NRNOTCHCTL_PO_SLC1 - NR NOTCH Control Pong Lane Slice 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PO_SLC1 :: reserved0 [31:08] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC1_reserved0_MASK     0xffffff00
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC1_reserved0_SHIFT    8

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PO_SLC1 :: REG_NR_NOTCH_BETA_PO_SLC1 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_BETA_PO_SLC1_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_BETA_PO_SLC1_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_BETA_PO_SLC1_DEFAULT 0x0000000d

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PO_SLC1 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC1_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC1_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PO_SLC1 :: REG_NR_NOTCH_FRZ_PO_SLC1 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_FRZ_PO_SLC1_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_FRZ_PO_SLC1_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_FRZ_PO_SLC1_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PO_SLC1 :: REG_NR_NOTCH_BYP_PO_SLC1 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_BYP_PO_SLC1_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_BYP_PO_SLC1_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_BYP_PO_SLC1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PO_SLC1 :: REG_NR_NOTCH_RST_PO_SLC1 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_RST_PO_SLC1_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_RST_PO_SLC1_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_RST_PO_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_NOTCH_INT_WDATA_PO_SLC1 - NOTCH integrator write data
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_NOTCH_INT_WDATA_PO_SLC1 :: REG_NR_NOTCH_INT_WDATA_PO_SLC1 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PO_SLC1_REG_NR_NOTCH_INT_WDATA_PO_SLC1_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PO_SLC1_REG_NR_NOTCH_INT_WDATA_PO_SLC1_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PO_SLC1_REG_NR_NOTCH_INT_WDATA_PO_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *NRDCOCTL_THR - NR DCO Control AGC Threshold
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRDCOCTL_THR :: reserved0 [31:08] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_reserved0_MASK           0xffffff00
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_reserved0_SHIFT          8

/* AIF_WB_CAB_CORE :: NRDCOCTL_THR :: REG_NR_DCO_BETA_THR [07:04] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_BETA_THR_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_BETA_THR_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_BETA_THR_DEFAULT 0x0000000d

/* AIF_WB_CAB_CORE :: NRDCOCTL_THR :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_reserved_for_eco1_MASK   0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_reserved_for_eco1_SHIFT  3
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRDCOCTL_THR :: REG_NR_DCO_FRZ_THR [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_FRZ_THR_MASK  0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_FRZ_THR_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_FRZ_THR_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRDCOCTL_THR :: REG_NR_DCO_BYP_THR [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_BYP_THR_MASK  0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_BYP_THR_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_BYP_THR_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRDCOCTL_THR :: REG_NR_DCO_RST_THR [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_RST_THR_MASK  0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_RST_THR_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_RST_THR_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_THR - DCO integrator write data
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_DCO_INT_WDATA_THR :: REG_NR_DCO_INT_WDATA_THR [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_THR_REG_NR_DCO_INT_WDATA_THR_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_THR_REG_NR_DCO_INT_WDATA_THR_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_THR_REG_NR_DCO_INT_WDATA_THR_DEFAULT 0x00000000

/***************************************************************************
 *NDC_BYPASS - NDC block bypass
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NDC_BYPASS :: reserved0 [31:01] */
#define BCHP_AIF_WB_CAB_CORE_NDC_BYPASS_reserved0_MASK             0xfffffffe
#define BCHP_AIF_WB_CAB_CORE_NDC_BYPASS_reserved0_SHIFT            1

/* AIF_WB_CAB_CORE :: NDC_BYPASS :: EN [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NDC_BYPASS_EN_MASK                    0x00000001
#define BCHP_AIF_WB_CAB_CORE_NDC_BYPASS_EN_SHIFT                   0
#define BCHP_AIF_WB_CAB_CORE_NDC_BYPASS_EN_DEFAULT                 0x00000001

/***************************************************************************
 *NDC_DISTORT_SEL - NDC Distortion term selection
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NDC_DISTORT_SEL :: reserved0 [31:15] */
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_reserved0_MASK        0xffff8000
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_reserved0_SHIFT       15

/* AIF_WB_CAB_CORE :: NDC_DISTORT_SEL :: W2_EN [14:14] */
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_W2_EN_MASK            0x00004000
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_W2_EN_SHIFT           14
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_W2_EN_DEFAULT         0x00000001

/* AIF_WB_CAB_CORE :: NDC_DISTORT_SEL :: W1_EN [13:13] */
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_W1_EN_MASK            0x00002000
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_W1_EN_SHIFT           13
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_W1_EN_DEFAULT         0x00000001

/* AIF_WB_CAB_CORE :: NDC_DISTORT_SEL :: W0_EN [12:12] */
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_W0_EN_MASK            0x00001000
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_W0_EN_SHIFT           12
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_W0_EN_DEFAULT         0x00000001

/* AIF_WB_CAB_CORE :: NDC_DISTORT_SEL :: reserved_for_eco1 [11:11] */
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_reserved_for_eco1_MASK 0x00000800
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_reserved_for_eco1_SHIFT 11
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NDC_DISTORT_SEL :: W2 [10:08] */
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_W2_MASK               0x00000700
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_W2_SHIFT              8
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_W2_DEFAULT            0x00000007

/* AIF_WB_CAB_CORE :: NDC_DISTORT_SEL :: reserved_for_eco2 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_reserved_for_eco2_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_reserved_for_eco2_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NDC_DISTORT_SEL :: W1 [06:04] */
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_W1_MASK               0x00000070
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_W1_SHIFT              4
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_W1_DEFAULT            0x00000005

/* AIF_WB_CAB_CORE :: NDC_DISTORT_SEL :: reserved_for_eco3 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_reserved_for_eco3_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_reserved_for_eco3_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NDC_DISTORT_SEL :: W0 [02:00] */
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_W0_MASK               0x00000007
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_W0_SHIFT              0
#define BCHP_AIF_WB_CAB_CORE_NDC_DISTORT_SEL_W0_DEFAULT            0x00000003

/***************************************************************************
 *NDC_OBC_ENABLE - NDC Observation Band Channelizer (OBC) enable
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NDC_OBC_ENABLE :: reserved0 [31:04] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_ENABLE_reserved0_MASK         0xfffffff0
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_ENABLE_reserved0_SHIFT        4

/* AIF_WB_CAB_CORE :: NDC_OBC_ENABLE :: CH3 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_ENABLE_CH3_MASK               0x00000008
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_ENABLE_CH3_SHIFT              3
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_ENABLE_CH3_DEFAULT            0x00000001

/* AIF_WB_CAB_CORE :: NDC_OBC_ENABLE :: CH2 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_ENABLE_CH2_MASK               0x00000004
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_ENABLE_CH2_SHIFT              2
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_ENABLE_CH2_DEFAULT            0x00000001

/* AIF_WB_CAB_CORE :: NDC_OBC_ENABLE :: CH1 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_ENABLE_CH1_MASK               0x00000002
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_ENABLE_CH1_SHIFT              1
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_ENABLE_CH1_DEFAULT            0x00000001

/* AIF_WB_CAB_CORE :: NDC_OBC_ENABLE :: CH0 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_ENABLE_CH0_MASK               0x00000001
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_ENABLE_CH0_SHIFT              0
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_ENABLE_CH0_DEFAULT            0x00000001

/***************************************************************************
 *NDC_OBC_FCW - NDC OBC FCW
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NDC_OBC_FCW :: reserved0 [31:24] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_FCW_reserved0_MASK            0xff000000
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_FCW_reserved0_SHIFT           24

/* AIF_WB_CAB_CORE :: NDC_OBC_FCW :: FCW [23:00] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_FCW_FCW_MASK                  0x00ffffff
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_FCW_FCW_SHIFT                 0
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_FCW_FCW_DEFAULT               0x00000000

/***************************************************************************
 *NDC_OBC_AGC_CTRL - NDC OBC AGC controls
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NDC_OBC_AGC_CTRL :: reserved0 [31:24] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CTRL_reserved0_MASK       0xff000000
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CTRL_reserved0_SHIFT      24

/* AIF_WB_CAB_CORE :: NDC_OBC_AGC_CTRL :: FRZ [23:23] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CTRL_FRZ_MASK             0x00800000
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CTRL_FRZ_SHIFT            23
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CTRL_FRZ_DEFAULT          0x00000001

/* AIF_WB_CAB_CORE :: NDC_OBC_AGC_CTRL :: LKY_RST [22:22] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CTRL_LKY_RST_MASK         0x00400000
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CTRL_LKY_RST_SHIFT        22
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CTRL_LKY_RST_DEFAULT      0x00000000

/* AIF_WB_CAB_CORE :: NDC_OBC_AGC_CTRL :: IN_SEL [21:20] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CTRL_IN_SEL_MASK          0x00300000
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CTRL_IN_SEL_SHIFT         20
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CTRL_IN_SEL_DEFAULT       0x00000001

/* AIF_WB_CAB_CORE :: NDC_OBC_AGC_CTRL :: BW [19:16] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CTRL_BW_MASK              0x000f0000
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CTRL_BW_SHIFT             16
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CTRL_BW_DEFAULT           0x00000008

/* AIF_WB_CAB_CORE :: NDC_OBC_AGC_CTRL :: THRES [15:00] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CTRL_THRES_MASK           0x0000ffff
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CTRL_THRES_SHIFT          0
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CTRL_THRES_DEFAULT        0x00000800

/***************************************************************************
 *NDC_OBC_AGC_LKY - NDC OBC AGC leaky averager
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NDC_OBC_AGC_LKY :: reserved0 [31:23] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_LKY_reserved0_MASK        0xff800000
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_LKY_reserved0_SHIFT       23

/* AIF_WB_CAB_CORE :: NDC_OBC_AGC_LKY :: LKY [22:00] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_LKY_LKY_MASK              0x007fffff
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_LKY_LKY_SHIFT             0
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_LKY_LKY_DEFAULT           0x00000000

/***************************************************************************
 *NDC_OBC_AGC_INT - NDC OBC AGC loop integrator
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NDC_OBC_AGC_INT :: VAL [31:00] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_INT_VAL_MASK              0xffffffff
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_INT_VAL_SHIFT             0
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_INT_VAL_DEFAULT           0x10000000

/***************************************************************************
 *NDC_OBC_AGC_CLIP_CTRL - NDC OBC AGC clip counter controls
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NDC_OBC_AGC_CLIP_CTRL :: reserved0 [31:29] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_CTRL_reserved0_MASK  0xe0000000
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_CTRL_reserved0_SHIFT 29

/* AIF_WB_CAB_CORE :: NDC_OBC_AGC_CLIP_CTRL :: RST [28:28] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_CTRL_RST_MASK        0x10000000
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_CTRL_RST_SHIFT       28
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_CTRL_RST_DEFAULT     0x00000001

/* AIF_WB_CAB_CORE :: NDC_OBC_AGC_CLIP_CTRL :: SIG_SEL [27:27] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_CTRL_SIG_SEL_MASK    0x08000000
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_CTRL_SIG_SEL_SHIFT   27
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_CTRL_SIG_SEL_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NDC_OBC_AGC_CLIP_CTRL :: CH_SEL [26:24] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_CTRL_CH_SEL_MASK     0x07000000
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_CTRL_CH_SEL_SHIFT    24
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_CTRL_CH_SEL_DEFAULT  0x00000000

/* AIF_WB_CAB_CORE :: NDC_OBC_AGC_CLIP_CTRL :: reserved_for_eco1 [23:23] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_CTRL_reserved_for_eco1_MASK 0x00800000
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_CTRL_reserved_for_eco1_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_CTRL_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NDC_OBC_AGC_CLIP_CTRL :: THRES [22:00] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_CTRL_THRES_MASK      0x007fffff
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_CTRL_THRES_SHIFT     0
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_CTRL_THRES_DEFAULT   0x007fffff

/***************************************************************************
 *NDC_OBC_AGC_CLIP_COUNT - NDC OBC AGC clip counter read value
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NDC_OBC_AGC_CLIP_COUNT :: COUNT [31:00] */
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_COUNT_COUNT_MASK     0xffffffff
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_COUNT_COUNT_SHIFT    0
#define BCHP_AIF_WB_CAB_CORE_NDC_OBC_AGC_CLIP_COUNT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *NDC_UPDATE_STEP - NDC Update step size
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NDC_UPDATE_STEP :: reserved0 [31:12] */
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_STEP_reserved0_MASK        0xfffff000
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_STEP_reserved0_SHIFT       12

/* AIF_WB_CAB_CORE :: NDC_UPDATE_STEP :: W2 [11:08] */
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_STEP_W2_MASK               0x00000f00
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_STEP_W2_SHIFT              8
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_STEP_W2_DEFAULT            0x00000000

/* AIF_WB_CAB_CORE :: NDC_UPDATE_STEP :: W1 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_STEP_W1_MASK               0x000000f0
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_STEP_W1_SHIFT              4
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_STEP_W1_DEFAULT            0x00000000

/* AIF_WB_CAB_CORE :: NDC_UPDATE_STEP :: W0 [03:00] */
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_STEP_W0_MASK               0x0000000f
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_STEP_W0_SHIFT              0
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_STEP_W0_DEFAULT            0x00000000

/***************************************************************************
 *NDC_UPDATE_W0 - NDC Update path nonlinear filter coefficient W0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NDC_UPDATE_W0 :: COEF [31:00] */
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_W0_COEF_MASK               0xffffffff
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_W0_COEF_SHIFT              0
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_W0_COEF_DEFAULT            0x00000000

/***************************************************************************
 *NDC_UPDATE_W1 - NDC Update path nonlinear filter coefficient W1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NDC_UPDATE_W1 :: COEF [31:00] */
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_W1_COEF_MASK               0xffffffff
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_W1_COEF_SHIFT              0
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_W1_COEF_DEFAULT            0x00000000

/***************************************************************************
 *NDC_UPDATE_W2 - NDC Update path nonlinear filter coefficient W2
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NDC_UPDATE_W2 :: COEF [31:00] */
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_W2_COEF_MASK               0xffffffff
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_W2_COEF_SHIFT              0
#define BCHP_AIF_WB_CAB_CORE_NDC_UPDATE_W2_COEF_DEFAULT            0x00000000

/***************************************************************************
 *NDC_MPATH_W0 - NDC Main datapath nonlinear filter coefficient W0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NDC_MPATH_W0 :: reserved0 [31:15] */
#define BCHP_AIF_WB_CAB_CORE_NDC_MPATH_W0_reserved0_MASK           0xffff8000
#define BCHP_AIF_WB_CAB_CORE_NDC_MPATH_W0_reserved0_SHIFT          15

/* AIF_WB_CAB_CORE :: NDC_MPATH_W0 :: COEF [14:00] */
#define BCHP_AIF_WB_CAB_CORE_NDC_MPATH_W0_COEF_MASK                0x00007fff
#define BCHP_AIF_WB_CAB_CORE_NDC_MPATH_W0_COEF_SHIFT               0
#define BCHP_AIF_WB_CAB_CORE_NDC_MPATH_W0_COEF_DEFAULT             0x00000000

/***************************************************************************
 *NDC_MPATH_W1 - NDC Main datapath nonlinear filter coefficient W1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NDC_MPATH_W1 :: reserved0 [31:15] */
#define BCHP_AIF_WB_CAB_CORE_NDC_MPATH_W1_reserved0_MASK           0xffff8000
#define BCHP_AIF_WB_CAB_CORE_NDC_MPATH_W1_reserved0_SHIFT          15

/* AIF_WB_CAB_CORE :: NDC_MPATH_W1 :: COEF [14:00] */
#define BCHP_AIF_WB_CAB_CORE_NDC_MPATH_W1_COEF_MASK                0x00007fff
#define BCHP_AIF_WB_CAB_CORE_NDC_MPATH_W1_COEF_SHIFT               0
#define BCHP_AIF_WB_CAB_CORE_NDC_MPATH_W1_COEF_DEFAULT             0x00000000

/***************************************************************************
 *NDC_MPATH_W2 - NDC Main datapath nonlinear filter coefficient W2
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NDC_MPATH_W2 :: reserved0 [31:15] */
#define BCHP_AIF_WB_CAB_CORE_NDC_MPATH_W2_reserved0_MASK           0xffff8000
#define BCHP_AIF_WB_CAB_CORE_NDC_MPATH_W2_reserved0_SHIFT          15

/* AIF_WB_CAB_CORE :: NDC_MPATH_W2 :: COEF [14:00] */
#define BCHP_AIF_WB_CAB_CORE_NDC_MPATH_W2_COEF_MASK                0x00007fff
#define BCHP_AIF_WB_CAB_CORE_NDC_MPATH_W2_COEF_SHIFT               0
#define BCHP_AIF_WB_CAB_CORE_NDC_MPATH_W2_COEF_DEFAULT             0x00000000

/***************************************************************************
 *NDC_ERR_CTRL - NDC Coefficient update error power averager controls
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NDC_ERR_CTRL :: reserved0 [31:06] */
#define BCHP_AIF_WB_CAB_CORE_NDC_ERR_CTRL_reserved0_MASK           0xffffffc0
#define BCHP_AIF_WB_CAB_CORE_NDC_ERR_CTRL_reserved0_SHIFT          6

/* AIF_WB_CAB_CORE :: NDC_ERR_CTRL :: FRZ [05:05] */
#define BCHP_AIF_WB_CAB_CORE_NDC_ERR_CTRL_FRZ_MASK                 0x00000020
#define BCHP_AIF_WB_CAB_CORE_NDC_ERR_CTRL_FRZ_SHIFT                5
#define BCHP_AIF_WB_CAB_CORE_NDC_ERR_CTRL_FRZ_DEFAULT              0x00000001

/* AIF_WB_CAB_CORE :: NDC_ERR_CTRL :: RST [04:04] */
#define BCHP_AIF_WB_CAB_CORE_NDC_ERR_CTRL_RST_MASK                 0x00000010
#define BCHP_AIF_WB_CAB_CORE_NDC_ERR_CTRL_RST_SHIFT                4
#define BCHP_AIF_WB_CAB_CORE_NDC_ERR_CTRL_RST_DEFAULT              0x00000000

/* AIF_WB_CAB_CORE :: NDC_ERR_CTRL :: BW [03:00] */
#define BCHP_AIF_WB_CAB_CORE_NDC_ERR_CTRL_BW_MASK                  0x0000000f
#define BCHP_AIF_WB_CAB_CORE_NDC_ERR_CTRL_BW_SHIFT                 0
#define BCHP_AIF_WB_CAB_CORE_NDC_ERR_CTRL_BW_DEFAULT               0x00000008

/***************************************************************************
 *NDC_ERR_INT - NDC Coefficient update error power averager integrator
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NDC_ERR_INT :: VAL [31:00] */
#define BCHP_AIF_WB_CAB_CORE_NDC_ERR_INT_VAL_MASK                  0xffffffff
#define BCHP_AIF_WB_CAB_CORE_NDC_ERR_INT_VAL_SHIFT                 0
#define BCHP_AIF_WB_CAB_CORE_NDC_ERR_INT_VAL_DEFAULT               0x00000000

/***************************************************************************
 *NDC_TIMER - NDC Timers to control coef transfer to main datapath filter
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NDC_TIMER :: reserved0 [31:18] */
#define BCHP_AIF_WB_CAB_CORE_NDC_TIMER_reserved0_MASK              0xfffc0000
#define BCHP_AIF_WB_CAB_CORE_NDC_TIMER_reserved0_SHIFT             18

/* AIF_WB_CAB_CORE :: NDC_TIMER :: MODE [17:16] */
#define BCHP_AIF_WB_CAB_CORE_NDC_TIMER_MODE_MASK                   0x00030000
#define BCHP_AIF_WB_CAB_CORE_NDC_TIMER_MODE_SHIFT                  16
#define BCHP_AIF_WB_CAB_CORE_NDC_TIMER_MODE_DEFAULT                0x00000000

/* AIF_WB_CAB_CORE :: NDC_TIMER :: DUR [15:08] */
#define BCHP_AIF_WB_CAB_CORE_NDC_TIMER_DUR_MASK                    0x0000ff00
#define BCHP_AIF_WB_CAB_CORE_NDC_TIMER_DUR_SHIFT                   8
#define BCHP_AIF_WB_CAB_CORE_NDC_TIMER_DUR_DEFAULT                 0x00000000

/* AIF_WB_CAB_CORE :: NDC_TIMER :: IVAL [07:00] */
#define BCHP_AIF_WB_CAB_CORE_NDC_TIMER_IVAL_MASK                   0x000000ff
#define BCHP_AIF_WB_CAB_CORE_NDC_TIMER_IVAL_SHIFT                  0
#define BCHP_AIF_WB_CAB_CORE_NDC_TIMER_IVAL_DEFAULT                0x00000000

/***************************************************************************
 *DECFILT_CTRL - Decimation Filter Control
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DECFILT_CTRL :: reserved0 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_reserved0_MASK           0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_reserved0_SHIFT          20

/* AIF_WB_CAB_CORE :: DECFILT_CTRL :: FIXED_RATIO [19:19] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_FIXED_RATIO_MASK         0x00080000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_FIXED_RATIO_SHIFT        19
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_FIXED_RATIO_DEFAULT      0x00000000

/* AIF_WB_CAB_CORE :: DECFILT_CTRL :: DECFILT_BYP [18:18] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_DECFILT_BYP_MASK         0x00040000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_DECFILT_BYP_SHIFT        18
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_DECFILT_BYP_DEFAULT      0x00000000

/* AIF_WB_CAB_CORE :: DECFILT_CTRL :: CLEAR_FIFO_UN [17:17] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_CLEAR_FIFO_UN_MASK       0x00020000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_CLEAR_FIFO_UN_SHIFT      17
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_CLEAR_FIFO_UN_DEFAULT    0x00000000

/* AIF_WB_CAB_CORE :: DECFILT_CTRL :: CLEAR_FIFO_OV [16:16] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_CLEAR_FIFO_OV_MASK       0x00010000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_CLEAR_FIFO_OV_SHIFT      16
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_CLEAR_FIFO_OV_DEFAULT    0x00000000

/* AIF_WB_CAB_CORE :: DECFILT_CTRL :: reserved1 [15:14] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_reserved1_MASK           0x0000c000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_reserved1_SHIFT          14

/* AIF_WB_CAB_CORE :: DECFILT_CTRL :: LFSR_MODE [13:12] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_LFSR_MODE_MASK           0x00003000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_LFSR_MODE_SHIFT          12
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_LFSR_MODE_DEFAULT        0x00000000

/* AIF_WB_CAB_CORE :: DECFILT_CTRL :: reserved2 [11:11] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_reserved2_MASK           0x00000800
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_reserved2_SHIFT          11

/* AIF_WB_CAB_CORE :: DECFILT_CTRL :: LFSR_CHECK_EN [10:10] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_LFSR_CHECK_EN_MASK       0x00000400
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_LFSR_CHECK_EN_SHIFT      10
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_LFSR_CHECK_EN_DEFAULT    0x00000000

/* AIF_WB_CAB_CORE :: DECFILT_CTRL :: LFSR_POST_EN [09:09] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_LFSR_POST_EN_MASK        0x00000200
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_LFSR_POST_EN_SHIFT       9
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_LFSR_POST_EN_DEFAULT     0x00000000

/* AIF_WB_CAB_CORE :: DECFILT_CTRL :: LFSR_PRE_EN [08:08] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_LFSR_PRE_EN_MASK         0x00000100
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_LFSR_PRE_EN_SHIFT        8
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_LFSR_PRE_EN_DEFAULT      0x00000000

/* AIF_WB_CAB_CORE :: DECFILT_CTRL :: reserved3 [07:02] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_reserved3_MASK           0x000000fc
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_reserved3_SHIFT          2

/* AIF_WB_CAB_CORE :: DECFILT_CTRL :: FILT_EN [01:01] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_FILT_EN_MASK             0x00000002
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_FILT_EN_SHIFT            1
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_FILT_EN_DEFAULT          0x00000001

/* AIF_WB_CAB_CORE :: DECFILT_CTRL :: FIFO_SRST [00:00] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_FIFO_SRST_MASK           0x00000001
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_FIFO_SRST_SHIFT          0
#define BCHP_AIF_WB_CAB_CORE_DECFILT_CTRL_FIFO_SRST_DEFAULT        0x00000001

/***************************************************************************
 *DECFILT_LFSR_SEED0 - Decimation Filter LFSR Seed 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED0_reserved0_MASK     0x80000000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED0_reserved0_SHIFT    31

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED0 :: LFSR_POLY [30:16] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED0_LFSR_POLY_MASK     0x7fff0000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED0_LFSR_POLY_SHIFT    16
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED0_LFSR_POLY_DEFAULT  0x00006000

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED0 :: reserved1 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED0_reserved1_MASK     0x00008000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED0_reserved1_SHIFT    15

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED0 :: SEED [14:00] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED0_SEED_MASK          0x00007fff
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED0_SEED_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED0_SEED_DEFAULT       0x000007ff

/***************************************************************************
 *DECFILT_LFSR_SEED1 - Decimation Filter LFSR Seed 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED1 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED1_reserved0_MASK     0x80000000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED1_reserved0_SHIFT    31

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED1 :: LFSR_POLY [30:16] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED1_LFSR_POLY_MASK     0x7fff0000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED1_LFSR_POLY_SHIFT    16
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED1_LFSR_POLY_DEFAULT  0x00006000

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED1 :: reserved1 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED1_reserved1_MASK     0x00008000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED1_reserved1_SHIFT    15

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED1 :: SEED [14:00] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED1_SEED_MASK          0x00007fff
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED1_SEED_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED1_SEED_DEFAULT       0x000007ff

/***************************************************************************
 *DECFILT_LFSR_SEED2 - Decimation Filter LFSR Seed 2
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED2 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED2_reserved0_MASK     0x80000000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED2_reserved0_SHIFT    31

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED2 :: LFSR_POLY [30:16] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED2_LFSR_POLY_MASK     0x7fff0000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED2_LFSR_POLY_SHIFT    16
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED2_LFSR_POLY_DEFAULT  0x00006000

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED2 :: reserved1 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED2_reserved1_MASK     0x00008000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED2_reserved1_SHIFT    15

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED2 :: SEED [14:00] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED2_SEED_MASK          0x00007fff
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED2_SEED_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED2_SEED_DEFAULT       0x000007ff

/***************************************************************************
 *DECFILT_LFSR_SEED3 - Decimation Filter LFSR Seed 3
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED3 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED3_reserved0_MASK     0x80000000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED3_reserved0_SHIFT    31

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED3 :: LFSR_POLY [30:16] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED3_LFSR_POLY_MASK     0x7fff0000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED3_LFSR_POLY_SHIFT    16
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED3_LFSR_POLY_DEFAULT  0x00006000

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED3 :: reserved1 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED3_reserved1_MASK     0x00008000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED3_reserved1_SHIFT    15

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED3 :: SEED [14:00] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED3_SEED_MASK          0x00007fff
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED3_SEED_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED3_SEED_DEFAULT       0x000007ff

/***************************************************************************
 *DECFILT_LFSR_SEED4 - Decimation Filter LFSR Seed 4
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED4 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED4_reserved0_MASK     0x80000000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED4_reserved0_SHIFT    31

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED4 :: LFSR_POLY [30:16] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED4_LFSR_POLY_MASK     0x7fff0000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED4_LFSR_POLY_SHIFT    16
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED4_LFSR_POLY_DEFAULT  0x00006000

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED4 :: reserved1 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED4_reserved1_MASK     0x00008000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED4_reserved1_SHIFT    15

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED4 :: SEED [14:00] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED4_SEED_MASK          0x00007fff
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED4_SEED_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED4_SEED_DEFAULT       0x000007ff

/***************************************************************************
 *DECFILT_LFSR_SEED5 - Decimation Filter LFSR Seed 5
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED5 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED5_reserved0_MASK     0x80000000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED5_reserved0_SHIFT    31

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED5 :: LFSR_POLY [30:16] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED5_LFSR_POLY_MASK     0x7fff0000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED5_LFSR_POLY_SHIFT    16
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED5_LFSR_POLY_DEFAULT  0x00006000

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED5 :: reserved1 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED5_reserved1_MASK     0x00008000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED5_reserved1_SHIFT    15

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED5 :: SEED [14:00] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED5_SEED_MASK          0x00007fff
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED5_SEED_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED5_SEED_DEFAULT       0x000007ff

/***************************************************************************
 *DECFILT_LFSR_SEED6 - Decimation Filter LFSR Seed 6
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED6 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED6_reserved0_MASK     0x80000000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED6_reserved0_SHIFT    31

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED6 :: LFSR_POLY [30:16] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED6_LFSR_POLY_MASK     0x7fff0000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED6_LFSR_POLY_SHIFT    16
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED6_LFSR_POLY_DEFAULT  0x00006000

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED6 :: reserved1 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED6_reserved1_MASK     0x00008000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED6_reserved1_SHIFT    15

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED6 :: SEED [14:00] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED6_SEED_MASK          0x00007fff
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED6_SEED_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED6_SEED_DEFAULT       0x000007ff

/***************************************************************************
 *DECFILT_LFSR_SEED7 - Decimation Filter LFSR Seed 7
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED7 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED7_reserved0_MASK     0x80000000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED7_reserved0_SHIFT    31

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED7 :: LFSR_POLY [30:16] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED7_LFSR_POLY_MASK     0x7fff0000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED7_LFSR_POLY_SHIFT    16
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED7_LFSR_POLY_DEFAULT  0x00006000

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED7 :: reserved1 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED7_reserved1_MASK     0x00008000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED7_reserved1_SHIFT    15

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED7 :: SEED [14:00] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED7_SEED_MASK          0x00007fff
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED7_SEED_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED7_SEED_DEFAULT       0x000007ff

/***************************************************************************
 *DECFILT_LFSR_SEED8 - Decimation Filter LFSR Seed 8
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED8 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED8_reserved0_MASK     0x80000000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED8_reserved0_SHIFT    31

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED8 :: LFSR_POLY [30:16] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED8_LFSR_POLY_MASK     0x7fff0000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED8_LFSR_POLY_SHIFT    16
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED8_LFSR_POLY_DEFAULT  0x00006000

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED8 :: reserved1 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED8_reserved1_MASK     0x00008000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED8_reserved1_SHIFT    15

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED8 :: SEED [14:00] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED8_SEED_MASK          0x00007fff
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED8_SEED_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED8_SEED_DEFAULT       0x000007ff

/***************************************************************************
 *DECFILT_LFSR_SEED9 - Decimation Filter LFSR Seed 9
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED9 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED9_reserved0_MASK     0x80000000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED9_reserved0_SHIFT    31

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED9 :: LFSR_POLY [30:16] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED9_LFSR_POLY_MASK     0x7fff0000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED9_LFSR_POLY_SHIFT    16
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED9_LFSR_POLY_DEFAULT  0x00006000

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED9 :: reserved1 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED9_reserved1_MASK     0x00008000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED9_reserved1_SHIFT    15

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED9 :: SEED [14:00] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED9_SEED_MASK          0x00007fff
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED9_SEED_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED9_SEED_DEFAULT       0x000007ff

/***************************************************************************
 *DECFILT_LFSR_SEED10 - Decimation Filter LFSR Seed 10
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED10 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED10_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED10_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED10 :: LFSR_POLY [30:16] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED10_LFSR_POLY_MASK    0x7fff0000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED10_LFSR_POLY_SHIFT   16
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED10_LFSR_POLY_DEFAULT 0x00006000

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED10 :: reserved1 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED10_reserved1_MASK    0x00008000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED10_reserved1_SHIFT   15

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED10 :: SEED [14:00] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED10_SEED_MASK         0x00007fff
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED10_SEED_SHIFT        0
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED10_SEED_DEFAULT      0x000007ff

/***************************************************************************
 *DECFILT_LFSR_SEED11 - Decimation Filter LFSR Seed 11
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED11 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED11_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED11_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED11 :: LFSR_POLY [30:16] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED11_LFSR_POLY_MASK    0x7fff0000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED11_LFSR_POLY_SHIFT   16
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED11_LFSR_POLY_DEFAULT 0x00006000

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED11 :: reserved1 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED11_reserved1_MASK    0x00008000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED11_reserved1_SHIFT   15

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED11 :: SEED [14:00] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED11_SEED_MASK         0x00007fff
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED11_SEED_SHIFT        0
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED11_SEED_DEFAULT      0x000007ff

/***************************************************************************
 *DECFILT_LFSR_SEED12 - Decimation Filter LFSR Seed 12
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED12 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED12_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED12_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED12 :: LFSR_POLY [30:16] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED12_LFSR_POLY_MASK    0x7fff0000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED12_LFSR_POLY_SHIFT   16
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED12_LFSR_POLY_DEFAULT 0x00006000

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED12 :: reserved1 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED12_reserved1_MASK    0x00008000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED12_reserved1_SHIFT   15

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED12 :: SEED [14:00] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED12_SEED_MASK         0x00007fff
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED12_SEED_SHIFT        0
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED12_SEED_DEFAULT      0x000007ff

/***************************************************************************
 *DECFILT_LFSR_SEED13 - Decimation Filter LFSR Seed 13
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED13 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED13_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED13_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED13 :: LFSR_POLY [30:16] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED13_LFSR_POLY_MASK    0x7fff0000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED13_LFSR_POLY_SHIFT   16
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED13_LFSR_POLY_DEFAULT 0x00006000

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED13 :: reserved1 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED13_reserved1_MASK    0x00008000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED13_reserved1_SHIFT   15

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED13 :: SEED [14:00] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED13_SEED_MASK         0x00007fff
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED13_SEED_SHIFT        0
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED13_SEED_DEFAULT      0x000007ff

/***************************************************************************
 *DECFILT_LFSR_SEED14 - Decimation Filter LFSR Seed 14
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED14 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED14_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED14_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED14 :: LFSR_POLY [30:16] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED14_LFSR_POLY_MASK    0x7fff0000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED14_LFSR_POLY_SHIFT   16
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED14_LFSR_POLY_DEFAULT 0x00006000

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED14 :: reserved1 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED14_reserved1_MASK    0x00008000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED14_reserved1_SHIFT   15

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED14 :: SEED [14:00] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED14_SEED_MASK         0x00007fff
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED14_SEED_SHIFT        0
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED14_SEED_DEFAULT      0x000007ff

/***************************************************************************
 *DECFILT_LFSR_SEED15 - Decimation Filter LFSR Seed 15
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED15 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED15_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED15_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED15 :: LFSR_POLY [30:16] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED15_LFSR_POLY_MASK    0x7fff0000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED15_LFSR_POLY_SHIFT   16
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED15_LFSR_POLY_DEFAULT 0x00006000

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED15 :: reserved1 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED15_reserved1_MASK    0x00008000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED15_reserved1_SHIFT   15

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_SEED15 :: SEED [14:00] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED15_SEED_MASK         0x00007fff
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED15_SEED_SHIFT        0
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_SEED15_SEED_DEFAULT      0x000007ff

/***************************************************************************
 *DECFILT_LFSR_CHECK - Decimation Filter LFSR Check
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DECFILT_LFSR_CHECK :: FAIL [31:31] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_CHECK_FAIL_MASK          0x80000000
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_CHECK_FAIL_SHIFT         31
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_CHECK_FAIL_DEFAULT       0x00000000

/* AIF_WB_CAB_CORE :: DECFILT_LFSR_CHECK :: ERRORS [30:00] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_CHECK_ERRORS_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_CHECK_ERRORS_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_DECFILT_LFSR_CHECK_ERRORS_DEFAULT     0x00000000

/***************************************************************************
 *DECFILT_STATUS - Decimation Filter Status
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DECFILT_STATUS :: reserved0 [31:02] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_STATUS_reserved0_MASK         0xfffffffc
#define BCHP_AIF_WB_CAB_CORE_DECFILT_STATUS_reserved0_SHIFT        2

/* AIF_WB_CAB_CORE :: DECFILT_STATUS :: FIFO_UN [01:01] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_STATUS_FIFO_UN_MASK           0x00000002
#define BCHP_AIF_WB_CAB_CORE_DECFILT_STATUS_FIFO_UN_SHIFT          1

/* AIF_WB_CAB_CORE :: DECFILT_STATUS :: FIFO_OV [00:00] */
#define BCHP_AIF_WB_CAB_CORE_DECFILT_STATUS_FIFO_OV_MASK           0x00000001
#define BCHP_AIF_WB_CAB_CORE_DECFILT_STATUS_FIFO_OV_SHIFT          0

/***************************************************************************
 *TP_DECIMATION - Testport Decimation
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: TP_DECIMATION :: TESTPORT_ENABLE [31:31] */
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_TESTPORT_ENABLE_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_TESTPORT_ENABLE_SHIFT   31
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_TESTPORT_ENABLE_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: TP_DECIMATION :: reserved0 [30:23] */
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_reserved0_MASK          0x7f800000
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_reserved0_SHIFT         23

/* AIF_WB_CAB_CORE :: TP_DECIMATION :: CH_SEL [22:20] */
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_CH_SEL_MASK             0x00700000
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_CH_SEL_SHIFT            20
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_CH_SEL_DEFAULT          0x00000000

/* AIF_WB_CAB_CORE :: TP_DECIMATION :: reserved1 [19:17] */
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_reserved1_MASK          0x000e0000
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_reserved1_SHIFT         17

/* AIF_WB_CAB_CORE :: TP_DECIMATION :: FACTOR [16:08] */
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_FACTOR_MASK             0x0001ff00
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_FACTOR_SHIFT            8
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_FACTOR_DEFAULT          0x0000002f

/* AIF_WB_CAB_CORE :: TP_DECIMATION :: MARK [07:04] */
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_MARK_MASK               0x000000f0
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_MARK_SHIFT              4
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_MARK_DEFAULT            0x00000000

/* AIF_WB_CAB_CORE :: TP_DECIMATION :: reserved2 [03:02] */
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_reserved2_MASK          0x0000000c
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_reserved2_SHIFT         2

/* AIF_WB_CAB_CORE :: TP_DECIMATION :: INV_CLK [01:01] */
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_INV_CLK_MASK            0x00000002
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_INV_CLK_SHIFT           1
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_INV_CLK_DEFAULT         0x00000000

/* AIF_WB_CAB_CORE :: TP_DECIMATION :: ENABLE [00:00] */
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_ENABLE_MASK             0x00000001
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_ENABLE_SHIFT            0
#define BCHP_AIF_WB_CAB_CORE_TP_DECIMATION_ENABLE_DEFAULT          0x00000000

/***************************************************************************
 *REG_LEAP_DMA - LEAP DMA control
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_LEAP_DMA :: reserved_for_eco0 [31:14] */
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_reserved_for_eco0_MASK   0xffffc000
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_reserved_for_eco0_SHIFT  14
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_LEAP_DMA :: CLEAR_FIFO_OV [13:13] */
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_CLEAR_FIFO_OV_MASK       0x00002000
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_CLEAR_FIFO_OV_SHIFT      13
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_CLEAR_FIFO_OV_DEFAULT    0x00000000

/* AIF_WB_CAB_CORE :: REG_LEAP_DMA :: FIFO_SRST [12:12] */
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_FIFO_SRST_MASK           0x00001000
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_FIFO_SRST_SHIFT          12
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_FIFO_SRST_DEFAULT        0x00000001

/* AIF_WB_CAB_CORE :: REG_LEAP_DMA :: UPPER16_SEL [11:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_UPPER16_SEL_MASK         0x00000f00
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_UPPER16_SEL_SHIFT        8
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_UPPER16_SEL_DEFAULT      0x00000000

/* AIF_WB_CAB_CORE :: REG_LEAP_DMA :: LOWER16_SEL [07:04] */
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_LOWER16_SEL_MASK         0x000000f0
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_LOWER16_SEL_SHIFT        4
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_LOWER16_SEL_DEFAULT      0x00000000

/* AIF_WB_CAB_CORE :: REG_LEAP_DMA :: TWO_LANES_SEL [03:03] */
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_TWO_LANES_SEL_MASK       0x00000008
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_TWO_LANES_SEL_SHIFT      3
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_TWO_LANES_SEL_DEFAULT    0x00000001

/* AIF_WB_CAB_CORE :: REG_LEAP_DMA :: RAW_DATA_COMB [02:02] */
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_RAW_DATA_COMB_MASK       0x00000004
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_RAW_DATA_COMB_SHIFT      2
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_RAW_DATA_COMB_DEFAULT    0x00000001

/* AIF_WB_CAB_CORE :: REG_LEAP_DMA :: RAW_DATA_SEL [01:01] */
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_RAW_DATA_SEL_MASK        0x00000002
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_RAW_DATA_SEL_SHIFT       1
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_RAW_DATA_SEL_DEFAULT     0x00000001

/* AIF_WB_CAB_CORE :: REG_LEAP_DMA :: LEAP_OE [00:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_LEAP_OE_MASK             0x00000001
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_LEAP_OE_SHIFT            0
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_LEAP_OE_DEFAULT          0x00000000

/***************************************************************************
 *REG_LEAP_DMA_STATUS - LEAP DMA Status
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_LEAP_DMA_STATUS :: reserved0 [31:01] */
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_STATUS_reserved0_MASK    0xfffffffe
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_STATUS_reserved0_SHIFT   1

/* AIF_WB_CAB_CORE :: REG_LEAP_DMA_STATUS :: FIFO_OV [00:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_STATUS_FIFO_OV_MASK      0x00000001
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_STATUS_FIFO_OV_SHIFT     0

/***************************************************************************
 *TEC_CTRL - Timing Error Correction Control
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: TEC_CTRL :: reserved0 [31:05] */
#define BCHP_AIF_WB_CAB_CORE_TEC_CTRL_reserved0_MASK               0xffffffe0
#define BCHP_AIF_WB_CAB_CORE_TEC_CTRL_reserved0_SHIFT              5

/* AIF_WB_CAB_CORE :: TEC_CTRL :: ACC_RESET [04:04] */
#define BCHP_AIF_WB_CAB_CORE_TEC_CTRL_ACC_RESET_MASK               0x00000010
#define BCHP_AIF_WB_CAB_CORE_TEC_CTRL_ACC_RESET_SHIFT              4
#define BCHP_AIF_WB_CAB_CORE_TEC_CTRL_ACC_RESET_DEFAULT            0x00000000

/* AIF_WB_CAB_CORE :: TEC_CTRL :: MODE [03:00] */
#define BCHP_AIF_WB_CAB_CORE_TEC_CTRL_MODE_MASK                    0x0000000f
#define BCHP_AIF_WB_CAB_CORE_TEC_CTRL_MODE_SHIFT                   0
#define BCHP_AIF_WB_CAB_CORE_TEC_CTRL_MODE_DEFAULT                 0x00000000

/***************************************************************************
 *TEC_ACC_LIMIT - Timing Error Correction Accumulator Limit
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: TEC_ACC_LIMIT :: LIMIT [31:00] */
#define BCHP_AIF_WB_CAB_CORE_TEC_ACC_LIMIT_LIMIT_MASK              0xffffffff
#define BCHP_AIF_WB_CAB_CORE_TEC_ACC_LIMIT_LIMIT_SHIFT             0
#define BCHP_AIF_WB_CAB_CORE_TEC_ACC_LIMIT_LIMIT_DEFAULT           0x0fffffff

/***************************************************************************
 *TEC_STATUS - Timing Error Correction Status
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: TEC_STATUS :: reserved0 [31:02] */
#define BCHP_AIF_WB_CAB_CORE_TEC_STATUS_reserved0_MASK             0xfffffffc
#define BCHP_AIF_WB_CAB_CORE_TEC_STATUS_reserved0_SHIFT            2

/* AIF_WB_CAB_CORE :: TEC_STATUS :: ACC_SAT [01:01] */
#define BCHP_AIF_WB_CAB_CORE_TEC_STATUS_ACC_SAT_MASK               0x00000002
#define BCHP_AIF_WB_CAB_CORE_TEC_STATUS_ACC_SAT_SHIFT              1
#define BCHP_AIF_WB_CAB_CORE_TEC_STATUS_ACC_SAT_DEFAULT            0x00000000

/* AIF_WB_CAB_CORE :: TEC_STATUS :: ACC_DONE [00:00] */
#define BCHP_AIF_WB_CAB_CORE_TEC_STATUS_ACC_DONE_MASK              0x00000001
#define BCHP_AIF_WB_CAB_CORE_TEC_STATUS_ACC_DONE_SHIFT             0
#define BCHP_AIF_WB_CAB_CORE_TEC_STATUS_ACC_DONE_DEFAULT           0x00000000

/***************************************************************************
 *TEC_ACC_MSB - Timing Error Correction Accumulator MSB
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: TEC_ACC_MSB :: reserved0 [31:09] */
#define BCHP_AIF_WB_CAB_CORE_TEC_ACC_MSB_reserved0_MASK            0xfffffe00
#define BCHP_AIF_WB_CAB_CORE_TEC_ACC_MSB_reserved0_SHIFT           9

/* AIF_WB_CAB_CORE :: TEC_ACC_MSB :: ACC [08:00] */
#define BCHP_AIF_WB_CAB_CORE_TEC_ACC_MSB_ACC_MASK                  0x000001ff
#define BCHP_AIF_WB_CAB_CORE_TEC_ACC_MSB_ACC_SHIFT                 0
#define BCHP_AIF_WB_CAB_CORE_TEC_ACC_MSB_ACC_DEFAULT               0x00000000

/***************************************************************************
 *TEC_ACC_LSB - Timing Error Correction Accumulator LSB
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: TEC_ACC_LSB :: ACC [31:00] */
#define BCHP_AIF_WB_CAB_CORE_TEC_ACC_LSB_ACC_MASK                  0xffffffff
#define BCHP_AIF_WB_CAB_CORE_TEC_ACC_LSB_ACC_SHIFT                 0
#define BCHP_AIF_WB_CAB_CORE_TEC_ACC_LSB_ACC_DEFAULT               0x00000000

/***************************************************************************
 *CORE_SW_SPARE0 - Core software spare register 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORE_SW_SPARE0 :: core_sw_spare0 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORE_SW_SPARE0_core_sw_spare0_MASK    0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORE_SW_SPARE0_core_sw_spare0_SHIFT   0
#define BCHP_AIF_WB_CAB_CORE_CORE_SW_SPARE0_core_sw_spare0_DEFAULT 0x00000000

/***************************************************************************
 *CORE_SW_SPARE1 - Core software spare register 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORE_SW_SPARE1 :: core_sw_spare1 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORE_SW_SPARE1_core_sw_spare1_MASK    0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORE_SW_SPARE1_core_sw_spare1_SHIFT   0
#define BCHP_AIF_WB_CAB_CORE_CORE_SW_SPARE1_core_sw_spare1_DEFAULT 0x00000000

#endif /* #ifndef BCHP_AIF_WB_CAB_CORE_H__ */

/* End of File */
