% NOTES:
% enum slide
% difference between := and =
% link and plink pic
% filter pic
% examples of running chisel

\documentclass[xcolor=pdflatex,dvipsnames,table]{beamer}
\usepackage{epsfig,graphicx}
\usepackage{palatino}
\usepackage{fancybox}
\usepackage{relsize}
\usepackage[procnames]{listings}

\input{../style/scala.tex}
\input{../style/talk.tex}

\title{Chisel @ CS250}
\author{Jonathan Bachrach}
\date{\today}
\institute[UC Berkeley]{EECS UC Berkeley}

\begin{document}

\begin{frame}
\titlepage
\end{frame}
\addtocounter{framenumber}{-1}

% \begin{frame}[fragile]{tutorial.scala}
% \begin{scala}
% package Tutorial {
% 
% import Chisel._
% 
% object Tutorial {
%   def main(args: Array[String]): Unit = { 
%     val tut_args = args.slice(1, args.length) ++ 
%       Array("--targetDir", "../emulator", "--genHarness")
%     args(0) match {
%       case "gcd" => 
%         chiselMain(tut_args, () => new GCD())
%       ...
%     }
%   }
% }
% 
% }
% \end{scala}
% \end{frame}

\begin{frame}
\frametitle{Standard Design Methodology}
\begin{center}
\includegraphics[height=0.9\textheight]{figs/design.pdf}
\end{center}
\end{frame}

\begin{frame}
\frametitle{Design Entry}
\begin{columns}[c]
\column{0.5\textwidth}
\begin{itemize}
\item Design circuits graphically
\item Used commonly until approximately 2002
\item Schematics are intuitive
\item Labor intensive to produce (especially readable ones).
\item Requires a special editor tool
\item Unless hierarchy is carefully designed, schematics can be confusing and difficult to follow on large designs
\end{itemize}
\column{0.5\textwidth}
\begin{center}
\includegraphics[height=0.4\textheight]{figs/schematic-capture.pdf}
\end{center}
\end{columns}
\end{frame}

\begin{frame}[fragile]
\frametitle{Hardware Description Languages}
\begin{columns}[c]
\column{0.45\textwidth}
\textbf{Structural Description}: connections of components with a nearly one-to-one correspondence to schematic diagram.
\begin{scala}
Decoder(output x0,x1,x2,x3; 
        input a,b) {
  wire abar, bbar;
  inv(bbar, b);
  inv(abar, a);
  and(x0, abar, bbar);
  and(x1, abar, b   );
  and(x2, a,    bbar);
  and(x3, a,    b   );
} 
\end{scala}
\column{0.45\textwidth}
\textbf{Behavioral Description}: use high-level constructs (similar to convential programming) to describe the circuit function.
\begin{scala}
Decoder(output x0,x1,x2,x3; 
        input a,b) {
  case [a b]
    00: [x0 x1 x2 x3] = 0x1;
    01: [x0 x1 x2 x3] = 0x2;
    10: [x0 x1 x2 x3] = 0x4;
    11: [x0 x1 x2 x3] = 0x8;
  endcase;
}
\end{scala}
\end{columns}
\end{frame}

\begin{frame}

\frametitle{Verilog Issues}
\begin{itemize}
\item Originally invented for simulation
\item Many constructs don't synthesize: ex: deassign, timing constructs
\item Others lead to mysterious results: for-loops
\item Difficult to understand synthesis implications of procedural assignments (always blocks), and blocking versus non-blocking assignments
\item In common use, most users ignore much of the language and stick to a very strict style
\item Very weak meta programming support for creating circuit generators
\item Various hacks around this over the years, ex: embedded TCL scripting
\item VHDL has much the same issues
\end{itemize}

\end{frame}

\begin{frame}

\frametitle{Chisel}

\textbf{Constructing Hardware In Scala Embedded Language}
\begin{itemize}
\item Embed a hardware-description language in Scala, using Scala's extension facilities
\item Chisel is just a set of class definitions in Scala and when you write a Chisel program you are actually writing a Scala program
\item A hardware module is just a data structure in Scala
\item Clean simple set of design construction primitives for RTL design
\item Full power of Scala for writing hardware generators
\item Different output routines can generate different types of output (C, FPGA-Verilog, ASIC-Verilog) from same hardware representation
\item Can be extended above with domain specific languages (such as declarative cache coherence specifications)
\item Can be extended below with new backends (such as quantum)
\item Open source with lots of libraries
\item Only 5200 lines of code in current version!
\end{itemize}

\end{frame}

\begin{frame}
\frametitle{Chisel Workflow}
\begin{center}
\includegraphics[height=0.9\textheight]{figs/workflow.pdf}
\end{center}

\end{frame}

\begin{frame}[fragile]
\frametitle{The Scala Programming Language}

\begin{columns}[c]

\column{0.75\textwidth}

\begin{itemize}
\item Compiled to JVM
\begin{itemize}
\item Good performance
\item Great Java interoperability
\item Mature debugging, execution environments
\end{itemize}
\item Object Oriented
\begin{itemize}
\item Factory Objects, Classes
\item Traits, overloading etc
\end{itemize}
\item Functional
\begin{itemize}
\item Higher order functions
\item Anonymous functions
\item Currying etc
\end{itemize}
\item Extensible
\begin{itemize}
\item Domain Specific Languages (DSLs)
\end{itemize}
\end{itemize}

\column{0.25\textwidth}

\begin{center}
\includegraphics[height=0.4\textheight]{figs/programming-scala.pdf} \\
\includegraphics[height=0.4\textheight]{figs/programming-in-scala.pdf}
\end{center}

\end{columns}
\end{frame}

\begin{frame}[fragile]{Scala Collections}
\begin{scala}
// Array's
val tbl = new Array[Int](256)
tbl(0) = 32
val y = tbl(0)
val n = tbl.length

// ArrayBuffer's
val buf = new ArrayBuffer[Int]()
buf += 12
val z = buf(0)
val l = buf.length

// List's
val els = List(1, 2, 3)
val a :: b :: c :: Nil = els
val m = els.length
\end{scala}
\end{frame}

\begin{frame}[fragile]{Scala Iteration}
\begin{scala}
val tbl = new Array[Int](256)

// loop over all indices
for (i <- 0 until tbl.length)
  tbl(i) = i

// loop of each sequence element
for (e <- tbl)
  tbl(i) += e

// nested loop
for (i <- 0 until 16; j <- 0 until 16)
  tbl(j*16 + i) = i

// create second table with doubled elements
val tbl2 = for (i <- 0 until 16) yield tbl(i)*2
\end{scala}
\end{frame}

\begin{frame}[fragile]{Scala Functional}
\begin{scala}
// simple scaling function, e.g., x2(3) => 6
def x2 (x: Int) = 2 * x
\end{scala}

\begin{scala}
// produce list of 2 * elements, e.g., x2list(List(1, 2, 3)) => List(2, 4, 6)
def x2list (xs: List[Int]) = xs.map(x2)
\end{scala}

\begin{scala}
// simple addition function, e.g., add(1, 2) => 3
def add (x: Int, y: Int) = x + y
\end{scala}

\begin{scala}
// sum all elements using pairwise reduction, e.g., sum(List(1, 2, 3)) => 6
def sum (xs: List[Int]) = xs.foldLeft(0)(add)
\end{scala}
\end{frame}

\begin{frame}[fragile]{Scala Object Oriented}

\begin{scala}
object Blimp {
  var numBlimps = 0
  def apply(r: Double) = {
    numBlimps += 1
    new Blimp(r)
  }
}

Blimp.numBlimps
Blimp(10.0)

class Blimp(r: Double) {
  val rad = r
  println("Another Blimp")
}

class Zep(r: Double) extends Blimp(r)
\end{scala}

\end{frame}

\begin{frame}[fragile]{Scala Console}
\begin{scala}
> scala
scala> 1 + 2
=> 3
scala> def f (x: Int) = 2 * x
=> (Int) => Int
scala> f(4)
=> 8
\end{scala}
\end{frame}

% \begin{frame}[fragile]
% \frametitle{Example}
% \begin{columns}
% 
% \column{0.45\textwidth}
% 
% \begin{footnotesize}
% \begin{scala}
% class GCD extends Component {
%   val io = new Bundle {
%     val a     = UFix(INPUT, 16)
%     val b     = UFix(INPUT, 16)
%     val z     = UFix(OUTPUT, 16)
%     val valid = Bool(OUTPUT) }
%   val x = Reg(resetVal = io.a)
%   val y = Reg(resetVal = io.b)
%   when (x > y) {
%     x := x - y
%   } .otherwise {
%     y := y - x
%   }
%   io.z     := x
%   io.valid := y === UFix(0)
% }
% \end{scala}
% \end{footnotesize}
% 
% \column{0.45\textwidth}
% 
% \begin{center}
% \includegraphics[width=0.9\textwidth]{figs/gcd.pdf} 
% \end{center}
% 
% \end{columns}
% \end{frame}

\begin{frame}[fragile]
\frametitle{Chisel Example}
\begin{columns}

\column{0.40\textwidth}

\begin{footnotesize}
\begin{scala}
class Mux2 extends Component {
  val io = new Bundle{
    val sel = Bits(INPUT, 1)
    val in0 = Bits(INPUT, 1)
    val in1 = Bits(INPUT, 1)
    val out = Bits(OUTPUT, 1)
  }
  io.out := (io.sel & io.in1) | 
            (~io.sel & io.in0)
}
\end{scala}
\end{footnotesize}

\column{0.50\textwidth}

\begin{center}
\includegraphics[width=0.9\textwidth]{figs/mux2-component.pdf} 
\end{center}

\end{columns}
\end{frame}

% \begin{frame}[fragile]{Scala Console}
% \begin{FramedVerb}
% \end{FramedVerb}
% \end{frame}

\begin{frame}[fragile]{Literals}
\begin{scala}
Bits(1)       // decimal 1-bit literal from Scala Int. 
Bits("ha")    // hexadecimal 4-bit literal from string.
Bits("o12")   // octal 4-bit literal from string. 
Bits("b1010") // binary 4-bit literal from string.

Fix(5)        // signed decimal 4-bit literal from Scala Int.
Fix(-8)       // negative decimal 4-bit literal from Scala Int.
UFix(5)       // unsigned decimal 3-bit literal from Scala Int.

Bool(true)    // Bool literals from Scala literals.
Bool(false)
\end{scala}
\end{frame}
 
\begin{frame}[fragile]{Literals}
\begin{scala}
Bits("h_dead_beef") // 32-bit literal of type Bits.
Bits(1)             // decimal 1-bit literal from Scala Int.
Bits("ha", 8)       // hexadecimal 8-bit literal of type Bits.
Bits("o12", 6)      // octal 6-bit literal of type Bits.
Bits("b1010", 12)   // binary 12-bit literal of type Bits.

Fix(5, 7)           // signed decimal 7-bit literal of type Fix.
UFix(5, 8)          // unsigned decimal 8-bit literal of type UFix.
\end{scala}
\end{frame}

\begin{frame}[fragile]{Literal Node Construction}

\begin{scala}
UFix(1)
\end{scala}

\begin{center}
\includegraphics[height=0.7\textheight]{figs/ufix.pdf} 
\end{center}

\end{frame}


\begin{frame}[fragile]{Algebraic Construction}

\begin{scala}
UFix(1) + UFix(1)
\end{scala}

\begin{center}
\includegraphics[height=0.7\textheight]{figs/add.pdf} 
\end{center}

\end{frame}


\begin{frame}[fragile]{Combinational Circuits}

\begin{scala}
(sel & in1) | (~sel & in0)
\end{scala}

\begin{center}
\includegraphics[height=0.7\textheight]{figs/mux2-circuit.pdf} 
\end{center}

\end{frame}

\begin{frame}[fragile]{Fan Out}

\begin{scala}
val sel = a | b
val out = (sel & in1) | (~sel & in0)
\end{scala}

\begin{center}
\includegraphics[height=0.7\textheight]{figs/mux2-named-sel.pdf} 
\end{center}

\end{frame}

\begin{frame}[fragile]{Wires}

\begin{scala}
val sel = Bits()
val out = (sel & in1) | (~sel & in0)
sel := a | b
\end{scala}

\begin{center}
\includegraphics[width=0.9\textwidth]{figs/mux2-forward-sel.pdf} 
\end{center}

\end{frame}

\begin{frame}[fragile]{Bitwise operators}
\textbf{Valid on Bits, Fix, UFix, Bool.}
\begin{scala}
// Bitwise-NOT
val invertedX = ~x                      
// Bitwise-AND 
val hiBits    = x & Bits("h_ffff_0000") 
// Bitwise-OR
val flagsOut  = flagsIn | overflow      
// Bitwise-XOR
val flagsOut  = flagsIn ^ toggle        
\end{scala}
\end{frame}

\begin{frame}[fragile]{Bitwise reductions}
\textbf{Valid on Bits, Fix, and UFix.  Returns Bool.}
\begin{scala}
// AND-reduction 
val allSet = andR(x)  
// OR-reduction
val anySet = orR(x)   
// XOR-reduction 
val parity = xorR(x)  
\end{scala}
\noindent
where reduction applies the operation to all the bits.
\end{frame}

\begin{frame}[fragile]{Equality comparison}
\textbf{Valid on Bits, Fix, UFix, and Bool. Returns Bool.}
\begin{scala}
// Equality
val equ = x === y 
// Inequality 
val neq = x != y   
\end{scala}
\noindent
where \verb+===+ is used instead of \verb+==+ to avoid collision with Scala.
\end{frame}

\begin{frame}[fragile]{Shifts}
\textbf{Valid on Bits, Fix, and UFix.}
\begin{scala}
// Logical left shift.
val twoToTheX = Fix(1) << x   
// Right shift (logical on Bits & UFix, arithmetic on Fix).
val hiBits    = x >> UFix(16) 
\end{scala}
\noindent
where logical is a raw shift and arithmetic performs top bit sign extension.
\end{frame}

\begin{frame}[fragile]{Bitfield manipulation}
\textbf{Valid on Bits, Fix, UFix, and Bool.}
\begin{scala}
// Extract single bit, LSB has index 0.
val xLSB       = x(0)                
// Extract bit field  from end to start bit pos. 
val xTopNibble = x(15,12)            
// Replicate a bit string multiple times.
val usDebt     = Fill(3, Bits("hA")) 
// Concatenates bit fields, w/ first arg on left
val float      = Cat(sgn,exp,man)    
\end{scala}
\end{frame}

\begin{frame}[fragile]{Logical Operations}
\textbf{Valid on Bools. }
\begin{scala}
// Logical NOT. 
val sleep = !busy                     
// Logical AND.
val hit   = tagMatch && valid         
// Logical OR.
val stall = src1busy || src2busy      
// Two-input mux where sel is a Bool.  
val out   = Mux(sel, inTrue, inFalse) 
\end{scala}
\end{frame}

\begin{frame}[fragile]{Arithmetic operations}
\textbf{Valid on Nums: Fix and UFix. }
\begin{scala}
// Addition. 
val sum  = a + b  
// Subtraction.
val diff = a - b  
// Multiplication. 
val prod = a * b  
// Division.
val div  = a / b  
// Modulus
val mod  = a % b  
\end{scala}
\noindent
where \verb+Fix+ is a signed fixed-point number represented in two's complement and \verb+UFix+ is an unsigned fixed-point number. 
\end{frame}

\begin{frame}[fragile]{Arithmetic comparisons}
\textbf{Valid on Nums: Fix and UFix. Returns Bool.}
\begin{scala}
// Greater than.
val gt  = a > b   
// Greater than or equal.
val gte = a >= b  
// Less than.
val lt  = a < b   
// Less than or equal.
val lte = a <= b  
\end{scala}
\end{frame}

\begin{frame}[fragile]{Bitwidth Inference}
\begin{center}
\begin{tabular}{ll}
{\bf operation} & {\bf bit width} \\ 
\verb|z = x + y| & \verb+wz = max(wx, wy)+ \\
\verb+z = x - y+ & \verb+wz = max(wx, wy)+\\
\verb+z = x & y+ & \verb+wz = min(wx, wy)+ \\
\verb+z = x | y+ & \verb+wz = max(wx, wy)+ \\
\verb+z = Mux(c, x, y)+ & \verb+wz = max(wx, wy)+ \\
\verb+z = w * y+ & \verb!wz = wx + wy! \\
\verb+z = x << n+ & \verb!wz = wx + maxNum(n)! \\
\verb+z = x >> n+ & \verb+wz = wx - minNum(n)+ \\
\verb+z = Cat(x, y)+ & \verb!wz = wx + wy! \\
\verb+z = Fill(n, x)+ & \verb+wz = wx * maxNum(n)+ \\
% \verb+z = x < y+ & \verb+<= > >= && || != ===+ & \verb+wz = 1+ \\
\end{tabular}
\end{center}
\end{frame}

% \begin{frame}[fragile]{Node Class Hierarchy}
% 
% \begin{center}
% \includegraphics[height=0.9\textheight]{../manual/figs/node-hierarchy.pdf}
% \end{center}
% 
% \end{frame}

\begin{frame}[fragile]{Functional Abstraction}
\begin{scala}
def mux2 (sel: Bits, in0: Bits, in1: Bits) = 
  (sel & in1) | (~sel & in0)

val out = mux2(k,a,b)
\end{scala}
\begin{center}
\includegraphics[height=0.7\textheight]{figs/mux2-function.pdf} 
\end{center}
\end{frame}

\begin{frame}[fragile]{Bundles}

\begin{columns}
\column{0.55\textwidth}
\begin{scala}
class MyFloat extends Bundle {
  val sign        = Bool()
  val exponent    = UFix(width = 8)
  val significand = UFix(width = 23)
}

val x  = new MyFloat()
val xs = x.sign
\end{scala}

\column{0.35\textwidth}

\begin{center}
\includegraphics[height=0.9\textheight]{figs/myfloat.pdf} 
\end{center}

\end{columns}
\end{frame}

\begin{frame}[fragile]{Vecs}
\begin{columns}
\column{0.55\textwidth}

\begin{scala}
// Vector of 3 23-bit signed integers.
val myVec = Vec(3) { Fix(width = 23) } 
\end{scala}

\begin{itemize}
\item can be used as Scala sequences
\item can be nested into Chisel Bundles
\end{itemize}

\column{0.35\textwidth}

\begin{center}
\includegraphics[height=0.9\textheight]{figs/vec-3-fix.pdf} 
\end{center}

\end{columns}
\end{frame}

\begin{frame}[fragile]{Vec Static Element Access}
\begin{scala}
val myVec = Vec(3) { Fix(width = 23) } 

// Connect to one vector element chosen at elaboration time.
val r0    = Reg(){ Fix(width = 23) }
r0       := myVec(0)
val fix1  = myVec(1)
fix1     := data1 
myVec(2) := data2
\end{scala}

\begin{center}
\includegraphics[height=0.5\textheight]{figs/vec-3-static.pdf} 
\end{center}
\end{frame}

\begin{frame}[fragile]{Vec Dynamic Element Access}
\begin{scala}
val myVec = Vec(3) { Fix(width = 23) } 

// Connect to one vector element chosen dynamically.
val out       = myVec(addr1)
myVec(addr2) := data2
\end{scala}

\begin{center}
\includegraphics[height=0.6\textheight]{figs/vec-3-dynamic.pdf} 
\end{center}
\end{frame}

\begin{frame}[fragile]{Ports}

\begin{columns}
\column{0.55\textwidth}

\textbf{Data object with directions assigned to its members}

\begin{scala}
class FIFOIO extends Bundle {
  val bits  = Bits(INPUT, 32)
  val valid = Bool(OUTPUT)
  val ready = Bool(INPUT)
}
\end{scala}

\textbf{Direction assigned at instantiation time}

\begin{scala}
class ScaleIO extends Bundle {
  val in    = new MyFloat().asInput
  val scale = new MyFloat().asInput
  val out   = new MyFloat().asOutput
}
\end{scala}

\column{0.35\textwidth}

\begin{center}
\includegraphics[height=0.9\textheight]{figs/fifoio.pdf} 
\end{center}

\end{columns}

\end{frame}

\begin{frame}[fragile]{Component}

\begin{columns}
\column{0.45\textwidth}

\begin{itemize}
\item inherits from \verb+Component+,
\item contains an interface stored in a port field named \verb+io+, and
\item wires together subcircuits in its constructor.
\end{itemize}

\begin{scala}
class Mux2 extends Component {
  val io = new Bundle{
    val sel = Bits(INPUT, 1)
    val in0 = Bits(INPUT, 1)
    val in1 = Bits(INPUT, 1)
    val out = Bits(OUTPUT, 1)
  }
  io.out := (io.sel & io.in1) | 
            (~io.sel & io.in0)
}
\end{scala}

\column{0.45\textwidth}

\begin{center}
\includegraphics[width=0.9\textwidth]{figs/mux2-component.pdf} 
\end{center}

\end{columns}

\end{frame}

\begin{frame}{Chisel Workflow}
\begin{center}
\includegraphics[height=0.9\textheight]{figs/chisel-workflow.pdf}
\end{center}
\end{frame}



\begin{frame}[fragile]{State Elements}

\begin{scala}
Reg(in)
\end{scala}

\begin{center}
\includegraphics[width=0.9\textwidth]{figs/reg-in.pdf} 
\end{center}

\end{frame}

\begin{frame}[fragile]{Rising Edge}

\begin{scala}
def risingEdge(x: Bool) = x && !Reg(x)
\end{scala}

\begin{center}
\includegraphics[width=0.9\textwidth]{figs/rising-edge.pdf} 
\end{center}

\end{frame}

\begin{frame}[fragile]{Counter}

\begin{columns}
\column{0.6\textwidth}

\begin{scala}
def counter(max: UFix) = {
  val x = Reg(resetVal = UFix(0, max.getWidth))
  x := Mux(x == max, UFix(0), x + UFix(1))
  x
}
\end{scala}

\column{0.3\textwidth}

\begin{center}
\includegraphics[height=0.9\textheight]{figs/counter.pdf} 
\end{center}

\end{columns}

\end{frame}

\begin{frame}[fragile]{Sequential Circuits}

\begin{scala}
// Produce pulse every n cycles.
def pulse(n: UFix) = counter(n - UFix(1)) === UFix(0)
\end{scala}

\begin{scala}
// Flip internal state when input true.
def toggle(p: Bool) = {
  val x = Reg(resetVal = Bool(false))
  x := Mux(p, !x, x)
  x
}
\end{scala}

\begin{scala}
// Square wave where each half cycle has given period.
def squareWave(period: UFix) = toggle(pulse(period))
\end{scala}

\end{frame}

% \begin{frame}[fragile]{Forward Declarations using Wires}
% 
% \begin{scala}
% val pcPlus4      = UFix() 
% val branchTarget = UFix()
% val pcNext       = Mux(pcSel, branchTarget, pcPlus4)
% val pcReg        = Reg(data = pcNext, resetVal = UFix(0, 32)) 
% pcPlus4         := pcReg + UFix(4) 
% ... 
% branchTarget    := addOut
% \end{scala}
% 
% \begin{center}
% \includegraphics[height=0.5\textheight]{figs/forward.pdf} 
% \end{center}
% 
% \end{frame}

\begin{frame}[fragile]{Conditional Updates}

\begin{columns}
\column{0.45\textwidth}

\begin{scala}
val r = Reg() { UFix(16) }
when (c === UFix(0) ) {
  r := r + UFix(1)
}
\end{scala}

\column{0.45\textwidth}

\begin{center}
\includegraphics[width=0.9\textwidth]{figs/conditional-increment.pdf} 
\end{center}

\end{columns}
\end{frame}

\begin{frame}[fragile]{Conditional Updates Priority}

\begin{scala}
when (c1) { r := Bits(1) }
when (c2) { r := Bits(2) }
\end{scala}

\textbf{Conditional Update Order:}

\begin{center}
\begin{tabular}{|c|c|c|l|}
\hline
\code{c1} & \code{c2}  &  \code{r} & \\
\hline
0 &  0 & r &  \code{r} unchanged \\
0 &  1 & 2 & \\
1 &  0 & 1 & \\
1 &  1 & 2& \code{c2} takes precedence over \code{c1} \\
\hline
\end{tabular}
\end{center}

\end{frame}

\begin{frame}[fragile]{Conditional Update Synthesized Hardware}

\begin{center}
\includegraphics[height=2in]{figs/conditional-updates.pdf}
\end{center}

\begin{itemize}
\item Each \code{when} statement adds another level of data mux and ORs
  the predicate into the enable chain and
\item the compiler effectively adds
  the termination values to the end of the chain automatically.
\end{itemize}

\end{frame}

\begin{frame}[fragile]{Targetting Multiple Registers}

\begin{scala}
r := Fix(3) 
s := Fix(3)
when (c1) { r := Fix(1); s := Fix(1) }
when (c2) { r := Fix(2) }
\end{scala}

leads to \code{r} and \code{s} being updated according to the
following truth table:

{\footnotesize
\begin{center}
\begin{tabular}{|c|c|c|c|l|}
\hline
\code{c1} & \code{c2}  & \code{r} & \code{s} & \\
\hline 
0 &  0 & 3 & 3 & \\
0 &  1 & 2 & 3 & \\ 
1 &  0 & 1 & 1 & \code{r} updated in \code{c2} block, \code{s} updated using default \\
1 &  1 & 2 & 1 & \\
\hline
\end{tabular}
\end{center}
}


\end{frame}

\begin{frame}[fragile]{Conditional Update Nesting}

\begin{scala}
when (a) { when (b) { body } }
\end{scala}

which is the same as:

\begin{scala}
when (a && b) { body }
\end{scala}

\end{frame}

\begin{frame}[fragile]{Conditional Update Chaining}

\begin{scala}
when (c1) { u1 }
.elsewhen (c2) { u2 }
.otherwise { ud }
\end{scala}

which is the same as:

\begin{scala}
when (c1) { u1 }
when (!c1 && c2) { u2 }
when (!(c1 || c2)) { ud }
\end{scala}

\end{frame}

\begin{frame}[fragile]{Switch Statement}

\begin{scala}
switch(idx) {
  is(v1) { u1 }
  is(v2) { u2 }
}
\end{scala}

which is the same as:

\begin{scala}
when (idx === v1) { u1 }
when (idx === v2) { u2 }
\end{scala}

\end{frame}

% \begin{frame}[fragile]{Enums}
% \begin{scala}
% val s_even :: s_odd :: Nil = Enum(2){ UFix() }
% \end{scala}
% \end{frame}


\begin{frame}[fragile]{Finite State Machines}

\begin{columns}
\column{0.65\textwidth}

\begin{scala}
class Parity extends Component {
  val io = new Bundle {
    val in  = Bool(INPUT)
    val out = Bool(OUTPUT) }
  val s_even :: s_odd :: Nil = Enum(2){ UFix() }
  val state  = Reg(resetVal = s_even)
  when (io.in) {
    when (state === s_even) { state := s_odd  }
    .otherwise              { state := s_even }
  }
  io.out := (state === s_odd)
}
\end{scala}

\column{0.25\textwidth}

\begin{center}
\includegraphics[height=0.9\textheight]{figs/parity.pdf} 
\end{center}

\end{columns}
\end{frame}

\begin{frame}[fragile]{ROM}

\begin{scala}
val i = Array(UFix(1), UFix(2), UFix(4), UFix(8))
val m = ROM(i){ UFix(width = 32) }
val r = m(counter(UFix(3)))
\end{scala}

\begin{center}
\includegraphics[height=0.7\textheight]{figs/rom.pdf} 
\end{center}

\end{frame}

\begin{frame}[fragile]{Mul Lookup Table Problem}
\begin{scala}
class Mul extends Component {
  val io = new Bundle {
    val x   = UFix(INPUT, 4)
    val y   = UFix(INPUT, 4)
    val z   = UFix(OUTPUT, 8) }

  val muls = new Array[UFix](256)
  for (x <- 0 until 16; y <- 0 until 16) 
    muls((x << 4) | y) = x * y

  val tbl = ROM(muls){ UFix(8) }

  io.z := tbl((io.x << 4) | io.y)
}
\end{scala}

\end{frame}

\begin{frame}[fragile]{Memories}

\begin{scala}
val regs = Mem(32){ Bits(width = 32) }
when (wrEn) {
  regs(wrAddr) := wrData
}
val iDat = regs(iAddr)
val mDat = regs(mAddr)
\end{scala}

\begin{center}
\includegraphics[height=0.6\textheight]{figs/mem.pdf} 
\end{center}

\end{frame}

\begin{frame}[fragile]{Port Classes, Subclasses, and Nesting}

\begin{columns}
\column{0.55\textwidth}

\begin{scala}
class LinkIO extends Bundle { 
  val data  = Bits(OUTPUT, 16) 
  val valid = Bool(OUTPUT)
}
\end{scala}

\column{0.35\textwidth}

\begin{center}
\includegraphics[height=0.9\textheight]{figs/link-io.pdf} 
\end{center}

\end{columns}
\end{frame}

\begin{frame}[fragile]{Bundle Subclassing}

\begin{columns}
\column{0.55\textwidth}

We can then extend \verb+SimpleLink+ by adding parity bits using
bundle inheritance:

\begin{scala}
class PLinkIO extends LinkIO { 
  val parity = Bits(OUTPUT, 5) 
}
\end{scala}

\noindent
In general, users can organize their interfaces into hierarchies using inheritance in order to promote reuse.  

\column{0.35\textwidth}

\begin{center}
\includegraphics[height=0.9\textheight]{figs/plink-io.pdf} 
\end{center}

\end{columns}

\end{frame}

\begin{frame}[fragile]{Filter IO}

\begin{columns}
\column{0.55\textwidth}

From there we can define a filter interface by nesting two
\verb+LinkIO+s into a new \verb+FilterIO+ bundle:

\begin{scala}
class FilterIO extends Bundle { 
  val in  = new LinkIO().flip
  val out = new LinkIO()
}
\end{scala}

\noindent
where \verb+flip+ recursively changes the ``gender'' of a bundle,
changing input to output and output to input.

\column{0.35\textwidth}

\begin{center}
\includegraphics[height=0.9\textheight]{figs/filter-io.pdf} 
\end{center}

\end{columns}
\end{frame}

\begin{frame}[fragile]{Filter}

We can now define a filter by defining a filter class extending component:

\begin{columns}
\column{0.45\textwidth}

\begin{scala}
class Filter extends Component { 
  val io  = new FilterIO()
  io.out.valid := io.in.valid
  io.out.data  := io.in.data
}
\end{scala}

\column{0.45\textwidth}

\begin{center}
\includegraphics[width=0.9\textwidth]{figs/pass-through-filter.pdf} 
\end{center}
\end{columns}

\noindent 
where the \verb+io+ field contains \verb+FilterIO+. 

\end{frame}

\begin{frame}[fragile]{Bulk Connections}
We can now compose two filters into a filter block as follows:

\begin{columns}
\column{0.40\textwidth}

\begin{scala}
class Block extends Component { 
  val io = new FilterIO()
  val f1 = new Filter()
  val f2 = new Filter()

  f1.io.in  <> io.in
  f1.io.out <> f2.io.in
  f2.io.out <> io.out
}
\end{scala}

\column{0.50\textwidth}

\begin{center}
\includegraphics[width=0.9\textwidth]{figs/block.pdf} 
\end{center}

\end{columns}

\noindent
where \verb+<>+ bulk connects interfaces.
\begin{itemize}
\item Bulk connections connect leaf ports of the same name to each other.
\item After all connections are made and the circuit is being elaborated,
Chisel warns users if ports have other than exactly one connection to them.
\end{itemize}

\end{frame}

\begin{frame}[fragile]{Router Interface}

{\lstset{basicstyle={\scriptsize\ttfamily}}
\begin{scala}
class ReadCmd extends Bundle {
  val addr = UFix(width = 32)
}

class WriteCmd extends ReadCmd {
  val data = UFix(width = 32)
}

class Packet extends Bundle {
  val header = UFix(width = 8)
  val body   = Bits(width = 64)
}

class RouterIO(n: Int) extends Bundle {
  override def clone = new RouterIO(n).asInstanceOf[this.type]
  val reads   = new DeqIO(){ new ReadCmd() }
  val replies = new EnqIO(){ UFix(width = 8) }
  val writes  = new DeqIO(){ new WriteCmd() }
  val in      = new DeqIO(){ new Packet() }
  val outs    = Vec(n){ new EnqIO(){ new Packet() } }
}
\end{scala}
}

\end{frame}


\begin{frame}
\begin{columns}

\column{0.65\textwidth}

\frametitle{Resources}
\begin{itemize}
\item Scala books
\item \url{chisel.eecs.berkeley.edu}
\item Chisel writings
\begin{itemize}
\item Chisel tutorial
\item Chisel manual
\item Chisel DAC-2012 paper
\end{itemize}
\item Chisel examples on github
\begin{itemize}
\item Sodor Processors
\item Floating Point Unit
\item Rocket Processor
\item Hwacha Vector Unit
\end{itemize}
\end{itemize}

\column{0.25\textwidth}

\begin{center}
\includegraphics[height=0.4\textheight]{figs/programming-scala.pdf} \\
\includegraphics[height=0.4\textheight]{figs/programming-in-scala.pdf}
\end{center}

\end{columns}

\end{frame}

\begin{frame}
\frametitle{Advanced Topics}
\begin{itemize}
\item Library Interfaces and Data Structures
\item Polymorphism and Parameterization
\item Higher-order Functions
\item Layering Domain Specific Languages on Top
\end{itemize}
\end{frame}

\end{document}
