0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Sanaullah/Desktop/Xilinx Project/D_latch_asynchronous_reset/D_latch_asynchronous_reset.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Sanaullah/Desktop/Xilinx Project/D_latch_asynchronous_reset/D_latch_asynchronous_reset.srcs/sim_1/new/testbench.v,1570464785,verilog,,,,testbench,,,,,,,,
C:/Users/Sanaullah/Desktop/Xilinx Project/D_latch_asynchronous_reset/D_latch_asynchronous_reset.srcs/sources_1/new/D_latch_A_reset.v,1570464535,verilog,,C:/Users/Sanaullah/Desktop/Xilinx Project/D_latch_asynchronous_reset/D_latch_asynchronous_reset.srcs/sim_1/new/testbench.v,,D_latch_A_reset,,,,,,,,
