===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 20.9457 seconds

  ----Wall Time----  ----Name----
    4.0445 ( 19.3%)  FIR Parser
    8.7510 ( 41.8%)  'firrtl.circuit' Pipeline
    1.3263 (  6.3%)    'firrtl.module' Pipeline
    1.3263 (  6.3%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0993 (  0.5%)    InferWidths
    0.7677 (  3.7%)    LowerFIRRTLTypes
    5.5708 ( 26.6%)    'firrtl.module' Pipeline
    0.8544 (  4.1%)      ExpandWhens
    4.7164 ( 22.5%)      SimpleCanonicalizer
    0.9323 (  4.5%)    IMConstProp
    0.0345 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    0.0544 (  0.3%)    'firrtl.module' Pipeline
    0.0544 (  0.3%)      CheckWidths
    2.1800 ( 10.4%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    3.4593 ( 16.5%)  'hw.module' Pipeline
    0.0814 (  0.4%)    HWCleanup
    0.9622 (  4.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.4157 ( 11.5%)    SimpleCanonicalizer
    0.2876 (  1.4%)  HWLegalizeNames
    0.7424 (  3.5%)  'hw.module' Pipeline
    0.7424 (  3.5%)    PrettifyVerilog
    1.4790 (  7.1%)  Output
    0.0019 (  0.0%)  Rest
   20.9457 (100.0%)  Total

{
  totalTime: 20.974,
  maxMemory: 557776896
}
