# finite-state-machine-vhdl
This is an example of implementing a finite state-machine on VHDL. For correct simulating use ModelSim-Altera. 
