
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354502500                       # Number of ticks simulated
final_tick                               2261606311500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              142622631                       # Simulator instruction rate (inst/s)
host_op_rate                                142618242                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              428861211                       # Simulator tick rate (ticks/s)
host_mem_usage                                 752172                       # Number of bytes of host memory used
host_seconds                                     0.83                       # Real time elapsed on the host
sim_insts                                   117886918                       # Number of instructions simulated
sim_ops                                     117886918                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       128832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       224704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        36800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        87040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       110976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       626624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1214976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       128832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        36800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       110976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        276608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       669376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          669376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         9791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10459                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10459                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    363416337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    633857307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    103807448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    245527182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    313047158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1767615179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3427270612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    363416337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    103807448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    313047158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        780270943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1888212354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1888212354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1888212354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    363416337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    633857307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    103807448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    245527182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    313047158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1767615179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5315482966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138909000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151168500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61926500     75.49%     75.49% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.51%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5023                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.412082                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64930                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5023                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.926538                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.587422                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.824660                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048022                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921533                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969555                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130010                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130010                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30554                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30554                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25703                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25703                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          594                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56257                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56257                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56257                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56257                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2871                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2871                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2131                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2131                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           17                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5002                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5002                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5002                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5002                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33425                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33425                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27834                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27834                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61259                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61259                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61259                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61259                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085894                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085894                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.076561                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076561                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.081653                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081653                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.081653                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081653                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3110                       # number of writebacks
system.cpu0.dcache.writebacks::total             3110                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2482                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971958                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338050                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2482                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.200645                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.613780                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.358178                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051980                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947965                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334531                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334531                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163541                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163541                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163541                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163541                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163541                       # number of overall hits
system.cpu0.icache.overall_hits::total         163541                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2483                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2483                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2483                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2483                       # number of overall misses
system.cpu0.icache.overall_misses::total         2483                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166024                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166024                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166024                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166024                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166024                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166024                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014956                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014956                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014956                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014956                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014956                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014956                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2482                       # number of writebacks
system.cpu0.icache.writebacks::total             2482                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351552000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357338000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.44%      5.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1018576000     93.80%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2120                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.275933                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49028                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2120                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.126415                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.309084                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   369.966850                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170526                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722592                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893117                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78639                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78639                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22217                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12770                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12770                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34987                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34987                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34987                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34987                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1573                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          679                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          679                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2252                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2252                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2252                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2252                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050487                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050487                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          958                       # number of writebacks
system.cpu1.dcache.writebacks::total              958                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.804045                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.359536                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.444509                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375702                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623915                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357074500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357239000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          274.193159                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   273.043733                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149426                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.533289                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.535534                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          266                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          266                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.519531                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551023500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560456500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509931500     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12732                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.817573                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             158362                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12732                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.438109                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.625737                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.191836                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.335207                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621468                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956675                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355443                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355443                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76035                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76035                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79956                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79956                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155991                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155991                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155991                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155991                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5824                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5824                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6919                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6919                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           19                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12743                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12743                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12743                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12743                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079643                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079643                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075521                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075521                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075521                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075521                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8079                       # number of writebacks
system.cpu3.dcache.writebacks::total             8079                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871183                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.371902                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.499281                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401117                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598631                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     20801                       # number of replacements
system.l2.tags.tagsinuse                  4006.464980                       # Cycle average of tags in use
system.l2.tags.total_refs                       18749                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20801                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.901351                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1793.290150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        46.990056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       120.137982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.111335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         5.175033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         9.459372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        15.481565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         5.358239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         6.638509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   410.782102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   269.509917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    48.433024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    91.338985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   510.936545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   671.822167                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.437815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.011472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.029331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.001263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.002309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.003780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.001308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.100289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.065798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.011824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.022300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.124740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.164019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978141                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4043                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          879                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1464                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1671                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987061                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    440078                       # Number of tag accesses
system.l2.tags.data_accesses                   440078                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12148                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12148                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5431                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5431                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           88                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          554                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   795                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          470                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          694                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         2537                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3701                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1047                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          702                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2377                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4126                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          470                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1200                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          694                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          790                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2537                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2931                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8622                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          470                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1200                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          694                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          790                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2537                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2931                       # number of overall hits
system.l2.overall_hits::total                    8622                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 20                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1901                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          550                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6317                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8768                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2013                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          575                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1734                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4322                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1610                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          810                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         3476                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5896                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2013                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3511                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          575                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1360                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1734                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9793                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18986                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2013                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3511                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          575                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1360                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1734                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9793                       # number of overall misses
system.l2.overall_misses::total                 18986                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12148                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12148                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               23                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2054                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9563                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2483                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2657                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10022                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2483                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4711                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2150                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12724                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27608                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2483                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4711                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2150                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12724                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27608                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.869565                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.925511                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.862069                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.919371                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.916867                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.810713                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.453113                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.405994                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.538701                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.605947                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.535714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.593883                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.588306                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.810713                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.745277                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.453113                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.632558                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.405994                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.769648                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.687699                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.810713                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.745277                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.453113                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.632558                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.405994                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.769648                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.687699                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10459                       # number of writebacks
system.l2.writebacks::total                     10459                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              10218                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10459                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7142                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              127                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             58                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              28                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8806                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8766                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10218                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        55822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        55842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  55842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1884352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1884432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1884432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             36820                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   36820    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               36820                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33923                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8141                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28427                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4583                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62350                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12724                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301643                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             165912                       # Number of instructions committed
system.switch_cpus0.committedOps               165912                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160105                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17152                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160105                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220794                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112882                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62614                       # number of memory refs
system.switch_cpus0.num_load_insts              34127                       # Number of load instructions
system.switch_cpus0.num_store_insts             28487                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      230969.266966                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70673.733034                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234296                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765704                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22550                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2862      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95884     57.75%     59.48% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35087     21.13%     80.72% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28767     17.33%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166024                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522805545                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655319700.014375                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867485844.985625                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191803                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808197                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522805431                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520451547.459925                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2353883.540076                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523212624                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644185758.643142                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2879026865.356859                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636500                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363500                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56238                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        25983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6900                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4702                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3311                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1391                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18552                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                10                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12148                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5431                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5991                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             128                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            187                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9603                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9603                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8023                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10529                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       275008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       522000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       205656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1338016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2927056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           20801                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            77049                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.305546                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.745534                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  63010     81.78%     81.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8017     10.41%     92.18% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2795      3.63%     95.81% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2973      3.86%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    254      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              77049                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000709                       # Number of seconds simulated
sim_ticks                                   708959000                       # Number of ticks simulated
final_tick                               2262671724500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               73906762                       # Simulator instruction rate (inst/s)
host_op_rate                                 73905589                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              436448902                       # Simulator tick rate (ticks/s)
host_mem_usage                                 756268                       # Number of bytes of host memory used
host_seconds                                     1.62                       # Real time elapsed on the host
sim_insts                                   120049069                       # Number of instructions simulated
sim_ops                                     120049069                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       118784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       217600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       299712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       386816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        11200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        18560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1057152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       118784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       299712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        11200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        432256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1842944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1842944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         4683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         6044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         28796                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28796                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      3610928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      2347103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    167547065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    306928892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    422749411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    545611241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     15797811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     26179229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide          361093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1491132774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      3610928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    167547065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    422749411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     15797811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        609705216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2599507165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2599507165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2599507165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      3610928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      2347103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    167547065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    306928892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    422749411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    545611241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     15797811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     26179229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         361093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4090639938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       548                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     233     42.52%     42.52% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     78     14.23%     56.75% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.18%     56.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    236     43.07%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 548                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      233     42.75%     42.75% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      78     14.31%     57.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.18%     57.25% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     233     42.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  545                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               875525000     95.61%     95.61% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5850000      0.64%     96.25% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.02%     96.27% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               34184000      3.73%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           915723500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.987288                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.994526                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  392     83.58%     83.58% # number of callpals executed
system.cpu0.kern.callpal::rti                      77     16.42%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   469                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               79                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               38                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          443.181240                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                222                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.842105                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   443.181240                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.865588                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.865588                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          391                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            63475                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           63475                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        19580                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          19580                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        11011                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         11011                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          542                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          542                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          460                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          460                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        30591                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           30591                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        30591                       # number of overall hits
system.cpu0.dcache.overall_hits::total          30591                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           58                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           29                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            9                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           11                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data           87                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total            87                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data           87                       # number of overall misses
system.cpu0.dcache.overall_misses::total           87                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        19638                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        19638                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        11040                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        11040                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          471                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          471                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        30678                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        30678                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        30678                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        30678                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.002953                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.002953                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.002627                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002627                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.016334                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.016334                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.023355                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023355                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.002836                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.002836                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.002836                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.002836                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           16                       # number of writebacks
system.cpu0.dcache.writebacks::total               16                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               79                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               5072                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               79                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            64.202532                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          376                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           208963                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          208963                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       104363                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         104363                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       104363                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          104363                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       104363                       # number of overall hits
system.cpu0.icache.overall_hits::total         104363                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           79                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           79                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           79                       # number of overall misses
system.cpu0.icache.overall_misses::total           79                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       104442                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       104442                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       104442                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       104442                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       104442                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       104442                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000756                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000756                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000756                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000756                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000756                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000756                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks           79                       # number of writebacks
system.cpu0.icache.writebacks::total               79                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       568                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               178079000     93.54%     93.54% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.09%     93.63% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               12135000      6.37%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           190378500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   12      3.27%      3.54% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.27%      3.81% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  325     88.56%     92.37% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.27%     92.64% # number of callpals executed
system.cpu1.kern.callpal::rti                      18      4.90%     97.55% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.45%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   367                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               29                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 18                      
system.cpu1.kern.mode_good::user                   17                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.620690                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.500000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.750000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          63039500     62.32%     62.32% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            38109000     37.68%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             4962                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          500.300653                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              69762                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4962                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.059250                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   500.300653                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.977150                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.977150                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           153609                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          153609                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        37911                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          37911                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        30230                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         30230                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          518                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          518                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          592                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          592                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        68141                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           68141                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        68141                       # number of overall hits
system.cpu1.dcache.overall_hits::total          68141                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2811                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2811                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2134                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2134                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           94                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           94                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           19                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         4945                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          4945                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         4945                       # number of overall misses
system.cpu1.dcache.overall_misses::total         4945                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        40722                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        40722                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        32364                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        32364                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        73086                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        73086                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        73086                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        73086                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.069029                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.069029                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.065937                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.065937                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.153595                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.153595                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.031097                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.031097                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.067660                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.067660                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.067660                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.067660                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3088                       # number of writebacks
system.cpu1.dcache.writebacks::total             3088                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2493                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.986091                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             374223                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2493                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           150.109507                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.097714                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.888376                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000191                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999782                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           407080                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          407080                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       199799                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         199799                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       199799                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          199799                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       199799                       # number of overall hits
system.cpu1.icache.overall_hits::total         199799                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2494                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2494                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2494                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2494                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2494                       # number of overall misses
system.cpu1.icache.overall_misses::total         2494                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       202293                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       202293                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       202293                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       202293                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       202293                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       202293                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.012329                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012329                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.012329                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012329                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.012329                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012329                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2493                       # number of writebacks
system.cpu1.icache.writebacks::total             2493                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      65                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      4457                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1005     39.24%     39.24% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.70%     39.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.04%     39.98% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1537     60.02%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2561                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1004     49.56%     49.56% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.89%     50.44% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.05%     50.49% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1003     49.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2026                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               738306500     80.61%     80.61% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1287000      0.14%     80.75% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.01%     80.77% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              176165500     19.23%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           915871000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999005                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.652570                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.791097                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         4     25.00%     25.00% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      6.25%     31.25% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     25.00%     56.25% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      6.25%     62.50% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      6.25%     68.75% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      6.25%     75.00% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      6.25%     81.25% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      6.25%     87.50% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      6.25%     93.75% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      6.25%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    16                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.13%      0.13% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  163      5.29%      5.42% # number of callpals executed
system.cpu2.kern.callpal::tbi                       6      0.19%      5.62% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2349     76.27%     81.88% # number of callpals executed
system.cpu2.kern.callpal::rdps                     89      2.89%     84.77% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.03%     84.81% # number of callpals executed
system.cpu2.kern.callpal::rti                     193      6.27%     91.07% # number of callpals executed
system.cpu2.kern.callpal::callsys                  31      1.01%     92.08% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.06%     92.14% # number of callpals executed
system.cpu2.kern.callpal::rdunique                241      7.82%     99.97% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  3080                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              355                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                173                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                172                      
system.cpu2.kern.mode_good::user                  173                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.484507                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.653409                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1635323500     96.51%     96.51% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            59054500      3.49%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     163                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            14905                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          486.490996                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             301394                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            14905                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            20.221000                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    34.856372                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   451.634624                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.068079                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.882099                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.950178                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          394                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           682608                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          682608                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       190187                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         190187                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       119551                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        119551                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         4095                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4095                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         4500                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4500                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       309738                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          309738                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       309738                       # number of overall hits
system.cpu2.dcache.overall_hits::total         309738                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10202                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10202                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         4620                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4620                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          492                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          492                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           47                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        14822                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         14822                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        14822                       # number of overall misses
system.cpu2.dcache.overall_misses::total        14822                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       200389                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       200389                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       124171                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       124171                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         4587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         4547                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4547                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       324560                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       324560                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       324560                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       324560                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.050911                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.050911                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037207                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037207                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.107260                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.107260                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.010336                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.010336                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.045668                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.045668                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.045668                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.045668                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8108                       # number of writebacks
system.cpu2.dcache.writebacks::total             8108                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            24210                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1068057                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24210                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            44.116357                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    68.792684                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   443.207316                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.134361                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.865639                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          369                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2177494                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2177494                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1052432                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1052432                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1052432                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1052432                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1052432                       # number of overall hits
system.cpu2.icache.overall_hits::total        1052432                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        24210                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24210                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        24210                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24210                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        24210                       # number of overall misses
system.cpu2.icache.overall_misses::total        24210                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1076642                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1076642                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1076642                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1076642                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1076642                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1076642                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.022487                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.022487                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.022487                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.022487                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.022487                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.022487                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        24210                       # number of writebacks
system.cpu2.icache.writebacks::total            24210                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        63                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      22     40.74%     40.74% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      5.56%     46.30% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     29     53.70%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  54                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       22     47.83%     47.83% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      6.52%     54.35% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      21     45.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   46                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               393138000     98.99%     98.99% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.09%     99.08% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                3659000      0.92%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           397148500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.724138                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.851852                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      5.17%      5.17% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   50     86.21%     91.38% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      5.17%     96.55% # number of callpals executed
system.cpu3.kern.callpal::rti                       2      3.45%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    58                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                5                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              516                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          418.340794                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               3362                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              516                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.515504                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   418.340794                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.817072                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.817072                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            13979                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           13979                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3007                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3007                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         2934                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          2934                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           34                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           35                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           35                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         5941                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            5941                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         5941                       # number of overall hits
system.cpu3.dcache.overall_hits::total           5941                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          389                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          389                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          249                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          249                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           18                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           15                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          638                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           638                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          638                       # number of overall misses
system.cpu3.dcache.overall_misses::total          638                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         3396                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3396                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3183                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3183                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         6579                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         6579                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         6579                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         6579                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.114547                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.114547                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.078228                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.078228                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.346154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.346154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.300000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.300000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.096975                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.096975                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.096975                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.096975                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          290                       # number of writebacks
system.cpu3.dcache.writebacks::total              290                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              901                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              58268                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              901                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            64.670366                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          496                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            38213                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           38213                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        17755                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          17755                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        17755                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           17755                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        17755                       # number of overall hits
system.cpu3.icache.overall_hits::total          17755                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst          901                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          901                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst          901                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           901                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst          901                       # number of overall misses
system.cpu3.icache.overall_misses::total          901                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        18656                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        18656                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        18656                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        18656                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        18656                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        18656                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.048295                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.048295                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.048295                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.048295                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.048295                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.048295                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks          901                       # number of writebacks
system.cpu3.icache.writebacks::total              901                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 166                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1368064                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        168                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  700                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 700                       # Transaction distribution
system.iobus.trans_dist::WriteReq               22007                       # Transaction distribution
system.iobus.trans_dist::WriteResp              22007                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          622                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2562                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        42852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        42852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   45414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          857                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          390                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2917                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1368464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1368464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1371381                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                21426                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21426                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               192834                       # Number of tag accesses
system.iocache.tags.data_accesses              192834                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           50                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               50                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        21376                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        21376                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           50                       # number of demand (read+write) misses
system.iocache.demand_misses::total                50                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           50                       # number of overall misses
system.iocache.overall_misses::total               50                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           50                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             50                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        21376                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        21376                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           50                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              50                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           50                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             50                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           21376                       # number of writebacks
system.iocache.writebacks::total                21376                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18548                       # number of replacements
system.l2.tags.tagsinuse                  3994.776475                       # Cycle average of tags in use
system.l2.tags.total_refs                       23374                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18548                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.260190                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1419.160884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.274439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         2.265277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.083367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         3.289134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         4.436753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         1.252197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data                3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     6.071115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     4.776370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   382.306440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   270.507059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1188.761550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   583.234596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    86.408741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    36.948553                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.346475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.001166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.093337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.066042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.290225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.142391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.021096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.009021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975287                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4023                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1396                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2504                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.982178                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    667929                       # Number of tag accesses
system.l2.tags.data_accesses                   667929                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11502                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11502                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        15908                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            15908                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          175                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1250                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           22                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1447                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst           39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          638                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        19527                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          726                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              20930                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           18                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1066                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         7472                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          219                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8775                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst           39                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           18                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          638                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1241                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        19527                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         8722                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          726                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          241                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31152                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst           39                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           18                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          638                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1241                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        19527                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         8722                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          726                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          241                       # number of overall hits
system.l2.overall_hits::total                   31152                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 40                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1885                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         3236                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5301                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1856                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         4683                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          175                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6754                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           18                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1516                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         2823                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4476                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1856                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3401                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         4683                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         6059                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          175                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          291                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16531                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           26                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1856                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3401                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         4683                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         6059                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          175                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          291                       # number of overall misses
system.l2.overall_misses::total                 16531                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        11502                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11502                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        15908                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        15908                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               48                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2060                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         4486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst           79                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2494                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        24210                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst          901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          27684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           36                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        10295                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          338                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           79                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2494                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4642                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        24210                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        14781                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst          901                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          532                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47683                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           79                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2494                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4642                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        24210                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        14781                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst          901                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          532                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47683                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.681818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833333                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.915049                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.721355                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.886598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.785566                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.506329                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.744186                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.193432                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.194229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.243968                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.587142                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.274211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.352071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.337786                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.506329                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.590909                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.744186                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.732658                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.193432                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.409918                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.194229                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.546992                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.346685                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.506329                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.590909                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.744186                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.732658                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.193432                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.409918                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.194229                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.546992                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.346685                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7420                       # number of writebacks
system.l2.writebacks::total                      7420                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 650                       # Transaction distribution
system.membus.trans_dist::ReadResp              11930                       # Transaction distribution
system.membus.trans_dist::WriteReq                631                       # Transaction distribution
system.membus.trans_dist::WriteResp               631                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28796                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7435                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              211                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             90                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              73                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5366                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5284                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11280                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         21376                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        21376                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        64234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        64234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        48333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        50895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 115129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1371264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1371264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2917                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1531776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1534693                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2905957                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             75879                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   75879    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               75879                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               20500                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              11899                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               32399                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              11285                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          11285                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1831795                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             104442                       # Number of instructions committed
system.switch_cpus0.committedOps               104442                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       100375                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               9645                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         7055                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              100375                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       127428                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        77616                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                32556                       # number of memory refs
system.switch_cpus0.num_load_insts              20656                       # Number of load instructions
system.switch_cpus0.num_store_insts             11900                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1696869.938612                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      134925.061388                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.073657                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.926343                       # Percentage of idle cycles
system.switch_cpus0.Branches                    18030                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          471      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            66719     63.88%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              78      0.07%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           22373     21.42%     85.83% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          11900     11.39%     97.22% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          2901      2.78%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            104442                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               41226                       # DTB read hits
system.switch_cpus1.dtb.read_misses                86                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           15414                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              32957                       # DTB write hits
system.switch_cpus1.dtb.write_misses               14                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           9101                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               74183                       # DTB hits
system.switch_cpus1.dtb.data_misses               100                       # DTB misses
system.switch_cpus1.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           24515                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              79847                       # ITB hits
system.switch_cpus1.itb.fetch_misses               93                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          79940                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  380311                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             202186                       # Number of instructions committed
system.switch_cpus1.committedOps               202186                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       195346                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           276                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               5205                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        20974                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              195346                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  276                       # number of float instructions
system.switch_cpus1.num_int_register_reads       268893                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       139172                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          149                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                74436                       # number of memory refs
system.switch_cpus1.num_load_insts              41420                       # Number of load instructions
system.switch_cpus1.num_store_insts             33016                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      326027.718720                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      54283.281280                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.142734                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.857266                       # Percentage of idle cycles
system.switch_cpus1.Branches                    27778                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         3630      1.79%      1.79% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           119622     59.13%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             157      0.08%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             31      0.02%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           42380     20.95%     81.97% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          33296     16.46%     98.43% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          3177      1.57%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            202293                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              203540                       # DTB read hits
system.switch_cpus2.dtb.read_misses               724                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           19217                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             128718                       # DTB write hits
system.switch_cpus2.dtb.write_misses              152                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          12628                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              332258                       # DTB hits
system.switch_cpus2.dtb.data_misses               876                       # DTB misses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           31845                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             155274                       # ITB hits
system.switch_cpus2.itb.fetch_misses              461                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         155735                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1831882                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            1075745                       # Number of instructions committed
system.switch_cpus2.committedOps              1075745                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      1034699                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          4516                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              35669                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       109798                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             1034699                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 4516                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1409327                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       780677                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         2416                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         2052                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               335265                       # number of memory refs
system.switch_cpus2.num_load_insts             205891                       # Number of load instructions
system.switch_cpus2.num_store_insts            129374                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      440390.577736                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1391491.422264                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.759597                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.240403                       # Percentage of idle cycles
system.switch_cpus2.Branches                   156515                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        17415      1.62%      1.62% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           687055     63.81%     65.43% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            2416      0.22%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            673      0.06%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             11      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              6      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          214184     19.89%     85.61% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         129815     12.06%     97.67% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         25066      2.33%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           1076642                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                3435                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              23                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3239                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                6674                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              23                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                799                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses            799                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  794302                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              18653                       # Number of instructions committed
system.switch_cpus3.committedOps                18653                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        18066                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                804                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         1865                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               18066                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        24950                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        12523                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 6705                       # number of memory refs
system.switch_cpus3.num_load_insts               3455                       # Number of load instructions
system.switch_cpus3.num_store_insts              3250                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      783853.915850                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      10448.084150                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.013154                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.986846                       # Percentage of idle cycles
system.switch_cpus3.Branches                     2875                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          209      1.12%      1.12% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            11299     60.56%     61.69% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              38      0.20%     61.89% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.06%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            3550     19.03%     80.98% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3255     17.45%     98.42% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           294      1.58%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             18656                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        96985                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        42509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        21753                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5012                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3603                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1409                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                650                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             42407                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               631                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              631                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11502                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        15908                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5134                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             202                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            92                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            294                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6830                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6830                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         27684                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14073                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        14457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        61911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        43516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                132868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         8256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side         7702                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       280704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       517072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2412864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1493979                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        88064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        58084                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4866725                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           61400                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           159666                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.364924                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.779948                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 122836     76.93%     76.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23763     14.88%     91.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   4955      3.10%     94.92% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   7855      4.92%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    257      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             159666                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.174725                       # Number of seconds simulated
sim_ticks                                174725201500                       # Number of ticks simulated
final_tick                               2437396926000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 870213                       # Simulator instruction rate (inst/s)
host_op_rate                                   870213                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              106774387                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757292                       # Number of bytes of host memory used
host_seconds                                  1636.40                       # Real time elapsed on the host
sim_insts                                  1424012509                       # Number of instructions simulated
sim_ops                                    1424012509                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       138432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       511296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       100480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       476480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       132864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       579840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        83072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       401920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2424384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       138432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       100480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       132864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        83072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        454848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1669440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1669440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         7989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         7445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         2076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         9060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         6280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               37881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         26085                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26085                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       792284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      2926287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       575074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      2727025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst       760417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      3318583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       475444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      2300298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13875411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       792284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       575074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst       760417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       475444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2603219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         9554661                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9554661                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         9554661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       792284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      2926287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       575074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      2727025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst       760417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      3318583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       475444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      2300298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             23430072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      17                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     12874                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1331     29.15%     29.15% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     88      1.93%     31.08% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    179      3.92%     35.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     17      0.37%     35.37% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2951     64.63%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4566                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1331     45.38%     45.38% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      88      3.00%     48.38% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     179      6.10%     54.48% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      17      0.58%     55.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1318     44.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2933                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            173637861000     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6540500      0.00%     99.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                8771000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                2551500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              197047500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        173852771500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.446628                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.642357                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    7      0.06%      0.06% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   13      0.10%      0.16% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 3808     30.70%     30.86% # number of callpals executed
system.cpu0.kern.callpal::rdps                    360      2.90%     33.76% # number of callpals executed
system.cpu0.kern.callpal::rti                     476      3.84%     37.60% # number of callpals executed
system.cpu0.kern.callpal::callsys                 173      1.39%     39.00% # number of callpals executed
system.cpu0.kern.callpal::rdunique               7567     61.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 12404                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              487                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                360                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                360                      
system.cpu0.kern.mode_good::user                  360                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.739220                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.850059                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        1242184000      0.76%      0.76% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        162717243500     99.24%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      13                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements           983089                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          508.427212                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           75177121                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           983089                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            76.470310                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   508.427212                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.993022                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.993022                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        160177645                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       160177645                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     63268144                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       63268144                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15250907                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15250907                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        31196                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        31196                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        30997                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        30997                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     78519051                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        78519051                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     78519051                       # number of overall hits
system.cpu0.dcache.overall_hits::total       78519051                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       489683                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       489683                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       516463                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       516463                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1432                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1432                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1445                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1445                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      1006146                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1006146                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      1006146                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1006146                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     63757827                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     63757827                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15767370                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15767370                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        32628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        32628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        32442                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        32442                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     79525197                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     79525197                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     79525197                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     79525197                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007680                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007680                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.032755                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032755                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.043889                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.043889                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.044541                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044541                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012652                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012652                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012652                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012652                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       591349                       # number of writebacks
system.cpu0.dcache.writebacks::total           591349                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            95534                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          280882442                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            95534                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2940.130655                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        652155488                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       652155488                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    325934443                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      325934443                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    325934443                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       325934443                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    325934443                       # number of overall hits
system.cpu0.icache.overall_hits::total      325934443                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        95534                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        95534                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        95534                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         95534                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        95534                       # number of overall misses
system.cpu0.icache.overall_misses::total        95534                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    326029977                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    326029977                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    326029977                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    326029977                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    326029977                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    326029977                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000293                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000293                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000293                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000293                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000293                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000293                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        95534                       # number of writebacks
system.cpu0.icache.writebacks::total            95534                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      27                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     11327                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     856     26.87%     26.87% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    179      5.62%     32.49% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     20      0.63%     33.11% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2131     66.89%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3186                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      856     45.15%     45.15% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     179      9.44%     54.59% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      20      1.05%     55.64% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     841     44.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1896                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            175116763000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                8771000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2959000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              115378000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        175243871000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.394650                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.595104                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    4      0.04%      0.04% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   21      0.19%      0.23% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2762     25.17%     25.40% # number of callpals executed
system.cpu1.kern.callpal::rdps                    362      3.30%     28.70% # number of callpals executed
system.cpu1.kern.callpal::rti                     225      2.05%     30.75% # number of callpals executed
system.cpu1.kern.callpal::callsys                  11      0.10%     30.85% # number of callpals executed
system.cpu1.kern.callpal::rdunique               7589     69.15%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 10974                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              212                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                197                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 33                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                202                      
system.cpu1.kern.mode_good::user                  197                      
system.cpu1.kern.mode_good::idle                    5                      
system.cpu1.kern.mode_switch_good::kernel     0.952830                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.151515                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.914027                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         152939000      0.09%      0.09% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        162765439500     92.83%     92.92% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         12414722500      7.08%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      21                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements           959046                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          509.945485                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           69789022                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           959046                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            72.769212                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   509.945485                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.995987                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995987                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           77                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        160072758                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       160072758                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     63257571                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       63257571                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     15261639                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15261639                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        30359                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30359                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        30559                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        30559                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     78519210                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        78519210                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     78519210                       # number of overall hits
system.cpu1.dcache.overall_hits::total       78519210                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       473104                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       473104                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       498393                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       498393                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          723                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          723                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          515                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          515                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       971497                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        971497                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       971497                       # number of overall misses
system.cpu1.dcache.overall_misses::total       971497                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     63730675                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     63730675                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     15760032                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15760032                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        31082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        31082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        31074                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        31074                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     79490707                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     79490707                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     79490707                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     79490707                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007423                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007423                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.031624                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.031624                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.023261                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.023261                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.016573                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.016573                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012222                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012222                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012222                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012222                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       575320                       # number of writebacks
system.cpu1.dcache.writebacks::total           575320                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            88849                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          240888199                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            88849                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2711.208894                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          292                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          174                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        651840591                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       651840591                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    325787022                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      325787022                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    325787022                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       325787022                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    325787022                       # number of overall hits
system.cpu1.icache.overall_hits::total      325787022                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        88849                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        88849                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        88849                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         88849                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        88849                       # number of overall misses
system.cpu1.icache.overall_misses::total        88849                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    325875871                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    325875871                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    325875871                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    325875871                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    325875871                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    325875871                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000273                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000273                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000273                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000273                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000273                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000273                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        88849                       # number of writebacks
system.cpu1.icache.writebacks::total            88849                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      17                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     12167                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1088     29.11%     29.11% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.03%     29.13% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    179      4.79%     33.92% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     15      0.40%     34.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2455     65.68%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                3738                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1088     46.00%     46.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.04%     46.05% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     179      7.57%     53.62% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      15      0.63%     54.25% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1082     45.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2365                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            173686956000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                  71500      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                8771000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                2008000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              154642000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        173852448500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.440733                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.632691                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      6.25%      6.25% # number of syscalls executed
system.cpu2.kern.syscall::71                        6     37.50%     43.75% # number of syscalls executed
system.cpu2.kern.syscall::73                        3     18.75%     62.50% # number of syscalls executed
system.cpu2.kern.syscall::74                        6     37.50%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    16                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   34      0.29%      0.29% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   41      0.35%      0.64% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3235     27.74%     28.39% # number of callpals executed
system.cpu2.kern.callpal::rdps                    366      3.14%     31.52% # number of callpals executed
system.cpu2.kern.callpal::rti                     312      2.68%     34.20% # number of callpals executed
system.cpu2.kern.callpal::callsys                 102      0.87%     35.07% # number of callpals executed
system.cpu2.kern.callpal::rdunique               7571     64.93%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 11661                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              354                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                288                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                289                      
system.cpu2.kern.mode_good::user                  288                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.816384                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.898754                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         251345500      0.15%      0.15% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        162750031000     99.85%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      41                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          1103769                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          508.049199                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           71649994                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1103769                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            64.913939                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   508.049199                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.992284                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.992284                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          422                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        160264731                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       160264731                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     63256386                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       63256386                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     15137567                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      15137567                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        30186                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        30186                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        31082                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        31082                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     78393953                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        78393953                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     78393953                       # number of overall hits
system.cpu2.dcache.overall_hits::total       78393953                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       500212                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       500212                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       617691                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       617691                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1666                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1666                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          759                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          759                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      1117903                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1117903                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      1117903                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1117903                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     63756598                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     63756598                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     15755258                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     15755258                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        31852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        31852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        31841                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        31841                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     79511856                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     79511856                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     79511856                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     79511856                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007846                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007846                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.039205                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.039205                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.052304                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.052304                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.023837                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.023837                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.014060                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.014060                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.014060                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.014060                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       726372                       # number of writebacks
system.cpu2.dcache.writebacks::total           726372                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            90894                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          274253759                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            90894                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3017.292220                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          464                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        652116408                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       652116408                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    325921863                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      325921863                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    325921863                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       325921863                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    325921863                       # number of overall hits
system.cpu2.icache.overall_hits::total      325921863                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        90894                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        90894                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        90894                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         90894                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        90894                       # number of overall misses
system.cpu2.icache.overall_misses::total        90894                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    326012757                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    326012757                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    326012757                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    326012757                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    326012757                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    326012757                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000279                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000279                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000279                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000279                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000279                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000279                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        90894                       # number of writebacks
system.cpu2.icache.writebacks::total            90894                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      28                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     11387                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     893     27.20%     27.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    179      5.45%     32.65% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     24      0.73%     33.38% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2187     66.62%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                3283                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      893     45.03%     45.03% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     179      9.03%     54.06% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      24      1.21%     55.27% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     887     44.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 1983                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            175114839000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                8771000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2929000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              117057000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        175243596000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.405578                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.604021                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1     50.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::17                        1     50.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     2                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   17      0.15%      0.15% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   23      0.21%      0.36% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2874     25.95%     26.31% # number of callpals executed
system.cpu3.kern.callpal::rdps                    368      3.32%     29.63% # number of callpals executed
system.cpu3.kern.callpal::rti                     215      1.94%     31.58% # number of callpals executed
system.cpu3.kern.callpal::callsys                   5      0.05%     31.62% # number of callpals executed
system.cpu3.kern.callpal::rdunique               7573     68.38%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 11075                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              238                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                187                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                187                      
system.cpu3.kern.mode_good::user                  187                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.785714                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.880000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       12860524500      7.32%      7.32% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        162847037000     92.68%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      23                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          1138354                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          503.817665                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           73445410                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1138354                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            64.518955                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   503.817665                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.984019                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.984019                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          107                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        160265537                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       160265537                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     63229423                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       63229423                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     15123290                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      15123290                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        29236                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        29236                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        30640                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        30640                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     78352713                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        78352713                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     78352713                       # number of overall hits
system.cpu3.dcache.overall_hits::total       78352713                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       508755                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       508755                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       637272                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       637272                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         1864                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1864                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          446                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          446                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      1146027                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1146027                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      1146027                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1146027                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     63738178                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     63738178                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     15760562                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     15760562                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        31100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        31100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        31086                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        31086                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     79498740                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     79498740                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     79498740                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     79498740                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007982                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007982                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.040435                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.040435                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.059936                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.059936                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014347                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014347                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.014416                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.014416                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.014416                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.014416                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       792455                       # number of writebacks
system.cpu3.dcache.writebacks::total           792455                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            88986                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          221786835                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            88986                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2492.378970                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          233                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        652179748                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       652179748                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    325956395                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      325956395                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    325956395                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       325956395                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    325956395                       # number of overall hits
system.cpu3.icache.overall_hits::total      325956395                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        88986                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        88986                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        88986                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         88986                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        88986                       # number of overall misses
system.cpu3.icache.overall_misses::total        88986                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    326045381                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    326045381                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    326045381                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    326045381                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    326045381                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    326045381                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000273                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000273                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000273                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000273                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000273                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000273                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks        88986                       # number of writebacks
system.cpu3.icache.writebacks::total            88986                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   3                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    24576                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  543                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 543                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1594                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1594                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          698                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          898                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3504                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4274                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          958                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          449                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8874                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    33458                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  385                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  385                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 3465                       # Number of tag accesses
system.iocache.tags.data_accesses                3465                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            1                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                1                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          384                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          384                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 1                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            1                       # number of overall misses
system.iocache.overall_misses::total                1                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            1                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              1                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          384                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          384                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               1                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              1                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             384                       # number of writebacks
system.iocache.writebacks::total                  384                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     43991                       # number of replacements
system.l2.tags.tagsinuse                  3419.537122                       # Cycle average of tags in use
system.l2.tags.total_refs                     2778255                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43991                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     63.155077                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2192.445696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         1.932918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.073113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.369415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         1.233808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.011326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.544055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   165.284476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   392.329651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   109.659822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   111.376268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   143.797981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   112.148963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   100.738875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    86.590754                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.535265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.040353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.095784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.026772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.027191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.035107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.027380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.024594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.021140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.834848                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3856                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          228                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          532                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2809                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  63808168                       # Number of tag accesses
system.l2.tags.data_accesses                 63808168                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2685496                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2685496                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        89482                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            89482                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          227                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          113                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          262                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          253                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  855                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 16                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       495723                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       485551                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       601796                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       626604                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2209674                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        93371                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst        87279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        88818                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst        87688                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             357156                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       475596                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       464721                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       491360                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       503937                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1935614                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        93371                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       971319                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        87279                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       950272                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        88818                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1093156                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        87688                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      1130541                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4502444                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        93371                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       971319                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        87279                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       950272                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        88818                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1093156                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        87688                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      1130541                       # number of overall hits
system.l2.overall_hits::total                 4502444                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         4117                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         2042                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         1919                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         1371                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               9449                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           36                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              124                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         5887                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         5712                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         7499                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5353                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               24451                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2163                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1570                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         2076                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1298                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7107                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         2196                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1826                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         1781                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         1056                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6859                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2163                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8083                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1570                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7538                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         2076                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9280                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1298                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         6409                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38417                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2163                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8083                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1570                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7538                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         2076                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9280                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1298                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         6409                       # number of overall misses
system.l2.overall_misses::total                 38417                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      2685496                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2685496                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        89482                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        89482                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         4344                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         2155                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         2181                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         1624                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10304                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            140                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       501610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       491263                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       609295                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       631957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2234125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        95534                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst        88849                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        90894                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst        88986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         364263                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       477792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       466547                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       493141                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       504993                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1942473                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        95534                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       979402                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        88849                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       957810                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        90894                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      1102436                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        88986                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      1136950                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4540861                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        95534                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       979402                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        88849                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       957810                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        90894                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      1102436                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        88986                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      1136950                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4540861                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.947744                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.947564                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.879872                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.844212                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.917023                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.885714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.906250                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.837209                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.885714                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.011736                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.011627                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.012308                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.008471                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.010944                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.022641                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.017670                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.022840                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.014587                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.019511                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.004596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.003914                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.003612                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.002091                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003531                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.022641                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.008253                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.017670                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.007870                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.022840                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.008418                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.014587                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.005637                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.008460                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.022641                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.008253                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.017670                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.007870                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.022840                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.008418                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.014587                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.005637                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.008460                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                25701                       # number of writebacks
system.l2.writebacks::total                     25701                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 542                       # Transaction distribution
system.membus.trans_dist::ReadResp              14509                       # Transaction distribution
system.membus.trans_dist::WriteReq               1210                       # Transaction distribution
system.membus.trans_dist::WriteResp              1210                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26085                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9570                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            25478                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3149                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           10109                       # Transaction distribution
system.membus.trans_dist::ReadExReq             33812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23915                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13967                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           384                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          384                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         1155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         1155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       159665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       163169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 164324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        24640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        24640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         8874                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4069248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4078122                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4102762                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            114197                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  114197    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              114197                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            63783141                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        63655789                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           15800605                       # DTB write hits
system.switch_cpus0.dtb.write_misses               45                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       15707787                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            79583746                       # DTB hits
system.switch_cpus0.dtb.data_misses               135                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        79363576                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          325499171                       # ITB hits
system.switch_cpus0.itb.fetch_misses               53                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      325499224                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               347705213                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          326029842                       # Number of instructions committed
system.switch_cpus0.committedOps            326029842                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    240131607                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     104588406                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            5502810                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     22919553                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           240131607                       # number of integer instructions
system.switch_cpus0.num_fp_insts            104588406                       # number of float instructions
system.switch_cpus0.num_int_register_reads    425387665                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    166620720                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    127620340                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     89272259                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             79591968                       # number of memory refs
system.switch_cpus0.num_load_insts           63791077                       # Number of load instructions
system.switch_cpus0.num_store_insts          15800891                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      23303425.254418                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      324401787.745582                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.932979                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.067021                       # Percentage of idle cycles
system.switch_cpus0.Branches                 31856522                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     22939018      7.04%      7.04% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        159884989     49.04%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          632374      0.19%     56.27% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     56.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       33683787     10.33%     66.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        4199172      1.29%     67.89% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        3436305      1.05%     68.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      21081992      6.47%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         509504      0.16%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt          1260      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        63827434     19.58%     95.14% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       15801280      4.85%     99.99% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         32862      0.01%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         326029977                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            63754019                       # DTB read hits
system.switch_cpus1.dtb.read_misses                74                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        63681349                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           15791268                       # DTB write hits
system.switch_cpus1.dtb.write_misses               41                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       15735630                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            79545287                       # DTB hits
system.switch_cpus1.dtb.data_misses               115                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        79416979                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          325573601                       # ITB hits
system.switch_cpus1.itb.fetch_misses               39                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      325573640                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               350488039                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          325875756                       # Number of instructions committed
system.switch_cpus1.committedOps            325875756                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    239991372                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     104582279                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            5484140                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     22928824                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           239991372                       # number of integer instructions
system.switch_cpus1.num_fp_insts            104582279                       # number of float instructions
system.switch_cpus1.num_int_register_reads    425204612                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    166488203                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    127616147                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     89268069                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs             79553406                       # number of memory refs
system.switch_cpus1.num_load_insts           63761831                       # Number of load instructions
system.switch_cpus1.num_store_insts          15791575                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      23644521.696565                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      326843517.303435                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.932538                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.067462                       # Percentage of idle cycles
system.switch_cpus1.Branches                 31845051                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     22936249      7.04%      7.04% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        159790156     49.03%     56.07% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          631532      0.19%     56.27% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     56.27% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       33681550     10.34%     66.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        4199172      1.29%     67.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        3434945      1.05%     68.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      21081992      6.47%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv         509054      0.16%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt          1260      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        63793745     19.58%     95.15% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       15791603      4.85%     99.99% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         24613      0.01%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         325875871                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            63780569                       # DTB read hits
system.switch_cpus2.dtb.read_misses               160                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        63677218                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           15787294                       # DTB write hits
system.switch_cpus2.dtb.write_misses               56                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       15705807                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            79567863                       # DTB hits
system.switch_cpus2.dtb.data_misses               216                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        79383025                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          325550033                       # ITB hits
system.switch_cpus2.itb.fetch_misses               99                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      325550132                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               347704839                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          326012541                       # Number of instructions committed
system.switch_cpus2.committedOps            326012541                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    240101372                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     104604580                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            5493137                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     22923060                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           240101372                       # number of integer instructions
system.switch_cpus2.num_fp_insts            104604580                       # number of float instructions
system.switch_cpus2.num_int_register_reads    425363955                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    166597451                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    127631153                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     89283203                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             79576313                       # number of memory refs
system.switch_cpus2.num_load_insts           63788616                       # Number of load instructions
system.switch_cpus2.num_store_insts          15787697                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      23320487.504163                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      324384351.495837                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.932930                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.067070                       # Percentage of idle cycles
system.switch_cpus2.Branches                 31851086                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     22948923      7.04%      7.04% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        159869030     49.04%     56.08% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          634096      0.19%     56.27% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     56.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       33688379     10.33%     66.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp        4199165      1.29%     67.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        3439543      1.06%     68.95% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      21081962      6.47%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         510177      0.16%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt          1260      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        63823134     19.58%     95.15% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       15787814      4.84%     99.99% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         29274      0.01%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         326012757                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            63761564                       # DTB read hits
system.switch_cpus3.dtb.read_misses                55                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        63686398                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           15791812                       # DTB write hits
system.switch_cpus3.dtb.write_misses               25                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       15739243                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            79553376                       # DTB hits
system.switch_cpus3.dtb.data_misses                80                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        79425641                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          325737351                       # ITB hits
system.switch_cpus3.itb.fetch_misses               38                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      325737389                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               350487776                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          326045301                       # Number of instructions committed
system.switch_cpus3.committedOps            326045301                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    240162098                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses     104579261                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            5484936                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     22965048                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           240162098                       # number of integer instructions
system.switch_cpus3.num_fp_insts            104579261                       # number of float instructions
system.switch_cpus3.num_int_register_reads    425433964                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    166622878                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads    127614321                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     89266137                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             79561454                       # number of memory refs
system.switch_cpus3.num_load_insts           63769337                       # Number of load instructions
system.switch_cpus3.num_store_insts          15792117                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      23474492.755340                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      327013283.244660                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.933023                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.066977                       # Percentage of idle cycles
system.switch_cpus3.Branches                 31882496                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     22934790      7.03%      7.03% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        159954185     49.06%     56.09% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          631272      0.19%     56.29% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     56.29% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       33680784     10.33%     66.62% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp        4199179      1.29%     67.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        3434409      1.05%     68.96% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      21082022      6.47%     75.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv         508913      0.16%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt          1260      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        63801846     19.57%     95.15% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       15792187      4.84%     99.99% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         24534      0.01%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         326045381                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      9163207                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3791191                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      2238734                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10522                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         6179                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         4343                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                542                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2342244                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1210                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1210                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2685496                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        89482                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          363559                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           25797                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3165                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          28962                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2244022                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2244022                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        364263                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1977439                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       216505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2723094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       199823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2614667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       205817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3053359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       195863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3162285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12371413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      7742144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    101665159                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      7102336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     98712152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7355072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    117762143                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6840128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    123914668                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              471093802                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           44761                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          9209720                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.561195                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.939665                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6305672     68.47%     68.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1305110     14.17%     82.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 935579     10.16%     92.80% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 661251      7.18%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   2108      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9209720                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000534                       # Number of seconds simulated
sim_ticks                                   534316000                       # Number of ticks simulated
final_tick                               2437931242000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              209346832                       # Simulator instruction rate (inst/s)
host_op_rate                                209344389                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               78428495                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757292                       # Number of bytes of host memory used
host_seconds                                     6.81                       # Real time elapsed on the host
sim_insts                                  1426196125                       # Number of instructions simulated
sim_ops                                    1426196125                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       194304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       328704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        33344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data        88576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       126784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       610688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1387328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       194304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       126784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        357376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       540096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          540096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data           31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         5136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst          521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         1384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         9542                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8439                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8439                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      5509848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      3713159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    363649975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    615186519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     62405019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    165774560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    237282806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1142934144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2596456030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      5509848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    363649975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     62405019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    237282806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        668847648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1010817569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1010817569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1010817569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      5509848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      3713159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    363649975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    615186519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     62405019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    165774560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    237282806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1142934144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3607273598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      5691                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2434     42.78%     42.78% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    811     14.25%     57.03% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.02%     57.05% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.02%     57.07% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2443     42.93%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                5690                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2434     42.84%     42.84% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     811     14.28%     57.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.02%     57.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.02%     57.16% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2434     42.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5681                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               997702000     70.92%     70.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               60825000      4.32%     75.25% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.00%     75.25% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     75.26% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              348030000     24.74%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1406770500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.996316                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.998418                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 4066     83.35%     83.35% # number of callpals executed
system.cpu0.kern.callpal::rdps                      1      0.02%     83.37% # number of callpals executed
system.cpu0.kern.callpal::rti                     811     16.63%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4878                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              813                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               38                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          453.935566                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3772827                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              480                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          7860.056250                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   453.935566                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.886593                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.886593                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          358                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           646470                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          646470                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       199340                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         199340                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       113713                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        113713                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         4907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         4815                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4815                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       313053                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          313053                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       313053                       # number of overall hits
system.cpu0.dcache.overall_hits::total         313053                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          146                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          146                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          137                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          137                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           26                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           59                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           59                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          283                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           283                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          283                       # number of overall misses
system.cpu0.dcache.overall_misses::total          283                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       199486                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       199486                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       113850                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       113850                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         4933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         4874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       313336                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       313336                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       313336                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       313336                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.000732                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000732                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.001203                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001203                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.005271                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.005271                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.012105                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.012105                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.000903                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000903                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.000903                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000903                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           19                       # number of writebacks
system.cpu0.dcache.writebacks::total               19                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               83                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           46271163                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              595                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         77766.660504                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2131733                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2131733                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1065742                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1065742                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1065742                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1065742                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1065742                       # number of overall hits
system.cpu0.icache.overall_hits::total        1065742                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           83                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           83                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           83                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            83                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           83                       # number of overall misses
system.cpu0.icache.overall_misses::total           83                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1065825                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1065825                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1065825                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1065825                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1065825                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1065825                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000078                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000078                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks           83                       # number of writebacks
system.cpu0.icache.writebacks::total               83                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1995                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     509     45.98%     45.98% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.09%     46.07% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.09%     46.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    596     53.84%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1107                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      509     49.95%     49.95% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.10%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.10%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     508     49.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1019                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               295392500     89.55%     89.55% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     89.56% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%     89.61% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               34270500     10.39%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           329876500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.852349                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.920506                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      4.00%      4.00% # number of syscalls executed
system.cpu1.kern.syscall::3                         1      4.00%      8.00% # number of syscalls executed
system.cpu1.kern.syscall::4                        20     80.00%     88.00% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      4.00%     92.00% # number of syscalls executed
system.cpu1.kern.syscall::54                        1      4.00%     96.00% # number of syscalls executed
system.cpu1.kern.syscall::71                        1      4.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    25                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.07%      0.07% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   21      1.47%      1.54% # number of callpals executed
system.cpu1.kern.callpal::tbi                       3      0.21%      1.75% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1049     73.56%     75.32% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.14%     75.46% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.07%     75.53% # number of callpals executed
system.cpu1.kern.callpal::rti                      56      3.93%     79.45% # number of callpals executed
system.cpu1.kern.callpal::callsys                  34      2.38%     81.84% # number of callpals executed
system.cpu1.kern.callpal::imb                       6      0.42%     82.26% # number of callpals executed
system.cpu1.kern.callpal::rdunique                253     17.74%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1426                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               76                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 54                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 55                      
system.cpu1.kern.mode_good::user                   54                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.723684                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.500000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.833333                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         164698500     62.47%     62.47% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            98941000     37.53%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      21                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             8177                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          477.661031                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8961188                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             8578                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          1044.671019                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   477.661031                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.932932                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.932932                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           340299                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          340299                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        96764                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          96764                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        57731                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         57731                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1327                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1327                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1473                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1473                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       154495                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          154495                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       154495                       # number of overall hits
system.cpu1.dcache.overall_hits::total         154495                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         5575                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         5575                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2723                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2723                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          267                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          267                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           94                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           94                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8298                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8298                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8298                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8298                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       102339                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       102339                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        60454                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        60454                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1567                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1567                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       162793                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       162793                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       162793                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       162793                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.054476                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.054476                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.045043                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.045043                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.167503                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.167503                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.059987                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.059987                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.050973                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.050973                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.050973                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.050973                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4199                       # number of writebacks
system.cpu1.dcache.writebacks::total             4199                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7155                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.911055                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           85480909                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7667                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         11149.199035                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.911055                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999826                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999826                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1061726                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1061726                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       520123                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         520123                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       520123                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          520123                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       520123                       # number of overall hits
system.cpu1.icache.overall_hits::total         520123                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         7160                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7160                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         7160                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7160                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         7160                       # number of overall misses
system.cpu1.icache.overall_misses::total         7160                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       527283                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       527283                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       527283                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       527283                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       527283                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       527283                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.013579                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013579                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.013579                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013579                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.013579                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013579                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         7155                       # number of writebacks
system.cpu1.icache.writebacks::total             7155                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                       799                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                      96     45.50%     45.50% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.47%     45.97% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      3      1.42%     47.39% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    111     52.61%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 211                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                       96     49.23%     49.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.51%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       3      1.54%     51.28% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                      95     48.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  195                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1196363500     99.48%     99.48% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.00%     99.48% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 351500      0.03%     99.51% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5900000      0.49%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1202664000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.855856                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.924171                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     3                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   58     20.28%     20.63% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      1.75%     22.38% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  138     48.25%     70.63% # number of callpals executed
system.cpu2.kern.callpal::rdps                      3      1.05%     71.68% # number of callpals executed
system.cpu2.kern.callpal::rti                      70     24.48%     96.15% # number of callpals executed
system.cpu2.kern.callpal::callsys                   9      3.15%     99.30% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.70%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   286                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 67                      
system.cpu2.kern.mode_good::user                   67                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       12021486000     99.93%     99.93% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user             8186500      0.07%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements             2018                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          465.859332                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            6869351                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2477                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          2773.254340                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   465.859332                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.909882                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.909882                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            78895                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           78895                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        22407                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          22407                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        12818                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         12818                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          434                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          434                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          457                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          457                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data        35225                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           35225                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data        35225                       # number of overall hits
system.cpu2.dcache.overall_hits::total          35225                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1526                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1526                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          653                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          653                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data           41                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           18                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2179                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2179                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2179                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2179                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        23933                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        23933                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        13471                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        13471                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data        37404                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        37404                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data        37404                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        37404                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.063761                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.063761                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.048475                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.048475                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.086316                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.086316                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.037895                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.037895                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.058256                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.058256                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.058256                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.058256                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          951                       # number of writebacks
system.cpu2.dcache.writebacks::total              951                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             1251                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           51837767                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1763                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         29403.157686                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           274059                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          274059                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       135153                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         135153                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       135153                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          135153                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       135153                       # number of overall hits
system.cpu2.icache.overall_hits::total         135153                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         1251                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1251                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         1251                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1251                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         1251                       # number of overall misses
system.cpu2.icache.overall_misses::total         1251                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       136404                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       136404                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       136404                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       136404                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       136404                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       136404                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.009171                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.009171                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.009171                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.009171                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.009171                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.009171                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         1251                       # number of writebacks
system.cpu2.icache.writebacks::total             1251                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1237                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     256     48.95%     48.95% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.19%     49.14% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.19%     49.33% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    265     50.67%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 523                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      254     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     253     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  509                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               523129000     97.89%     97.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     97.90% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     97.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               11107500      2.08%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           534397500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992188                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.954717                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.973231                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.50%      0.50% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   54      8.99%      9.48% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.17%      9.65% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  420     69.88%     79.53% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.50%     80.03% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     80.20% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     16.81%     97.00% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.50%     99.50% # number of callpals executed
system.cpu3.kern.callpal::imb                       3      0.50%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   601                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              154                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.623377                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.768924                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         460098500     85.90%     85.90% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75501500     14.10%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      54                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12748                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          495.872557                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5138277                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            13260                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           387.502036                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   495.872557                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.968501                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.968501                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          455                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           358248                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          358248                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76930                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76930                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        80444                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         80444                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1159                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1159                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1269                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1269                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       157374                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          157374                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       157374                       # number of overall hits
system.cpu3.dcache.overall_hits::total         157374                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5821                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5821                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6918                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6918                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          141                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          141                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           25                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12739                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12739                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12739                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12739                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        82751                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        82751                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87362                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87362                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1294                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1294                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       170113                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       170113                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       170113                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       170113                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.070344                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.070344                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079188                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079188                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.108462                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.108462                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.019320                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.019320                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.074886                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.074886                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.074886                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.074886                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8227                       # number of writebacks
system.cpu3.dcache.writebacks::total             8227                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4553                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999015                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          104629873                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5065                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         20657.428036                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.999015                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999998                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           915105                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          915105                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       450720                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         450720                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       450720                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          450720                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       450720                       # number of overall hits
system.cpu3.icache.overall_hits::total         450720                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4555                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4555                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4555                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4555                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4555                       # number of overall misses
system.cpu3.icache.overall_misses::total         4555                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       455275                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       455275                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       455275                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       455275                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       455275                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       455275                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.010005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.010005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.010005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.010005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.010005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.010005                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4553                       # number of writebacks
system.cpu3.icache.writebacks::total             4553                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 4868                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4868                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3259                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3259                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1650                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         6486                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8118                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        16254                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   16254                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         8920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4059                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        19579                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    19579                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     24361                       # number of replacements
system.l2.tags.tagsinuse                  4009.799864                       # Cycle average of tags in use
system.l2.tags.total_refs                     2682193                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     28341                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     94.640027                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1595.045330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.974881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.490186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    64.196014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   111.287827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   596.951045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   623.156287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   193.820490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   142.780763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   276.137813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   404.959228                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.389415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.015673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.027170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.145740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.152138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.047319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.034859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.067416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.098867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978955                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3980                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          951                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2831                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.971680                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    572084                       # Number of tag accesses
system.l2.tags.data_accesses                   572084                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        13396                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13396                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         9798                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             9798                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           90                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   99                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          790                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          889                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1747                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst           37                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         4124                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst          730                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         2573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7464                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         2145                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data          657                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2290                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5109                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst           37                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           17                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         4124                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2935                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst          730                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          725                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2573                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3179                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14320                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst           37                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           17                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         4124                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2935                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst          730                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          725                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2573                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3179                       # number of overall hits
system.l2.overall_hits::total                   14320                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           96                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                147                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               26                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1711                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data          550                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5975                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8248                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3036                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst          521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1981                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5584                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           19                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         3428                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data          835                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         3569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7851                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         3036                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5139                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          521                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1385                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1981                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9544                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21683                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           31                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         3036                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5139                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          521                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1385                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1981                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9544                       # number of overall misses
system.l2.overall_misses::total                 21683                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        13396                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13396                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         9798                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         9798                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           97                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              246                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2501                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6864                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9995                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst           83                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         7160                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         1251                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4554                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          13048                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           36                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         5573                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         1492                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5859                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12960                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           83                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         7160                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         8074                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         1251                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         2110                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4554                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12723                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36003                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           83                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         7160                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         8074                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         1251                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         2110                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4554                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12723                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36003                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.989691                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.274194                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.615385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.597561                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.684126                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.889968                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.870484                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.825213                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.554217                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.424022                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.416467                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.435002                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.427958                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.527778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.615109                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.559651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.609148                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.605787                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.554217                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.645833                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.424022                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.636487                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.416467                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.656398                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.435002                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.750138                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.602255                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.554217                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.645833                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.424022                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.636487                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.416467                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.656398                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.435002                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.750138                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.602255                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8439                       # number of writebacks
system.l2.writebacks::total                      8439                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4868                       # Transaction distribution
system.membus.trans_dist::ReadResp              18303                       # Transaction distribution
system.membus.trans_dist::WriteReq               3259                       # Transaction distribution
system.membus.trans_dist::WriteResp              3259                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8439                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10140                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              285                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            194                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             179                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8300                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8242                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13435                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        16254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        62649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        78903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  78903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        19579                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1927424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1947003                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1947003                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             48920                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   48920    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               48920                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              207665                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             122780                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              330445                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             117002                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         117002                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 2813839                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            1065825                       # Number of instructions committed
system.switch_cpus0.committedOps              1065825                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      1025098                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              99134                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        68647                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             1025098                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1304054                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       794668                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               332069                       # number of memory refs
system.switch_cpus0.num_load_insts             209287                       # Number of load instructions
system.switch_cpus0.num_store_insts            122782                       # Number of store instructions
system.switch_cpus0.num_idle_cycles       7393.808062                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2806445.191938                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.997372                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.002628                       # Percentage of idle cycles
system.switch_cpus0.Branches                   181607                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         4877      0.46%      0.46% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           681653     63.96%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             818      0.08%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          225618     21.17%     85.66% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         122784     11.52%     97.18% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         30075      2.82%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1065825                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              103477                       # DTB read hits
system.switch_cpus1.dtb.read_misses               263                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           42005                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              62015                       # DTB write hits
system.switch_cpus1.dtb.write_misses               29                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          24126                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              165492                       # DTB hits
system.switch_cpus1.dtb.data_misses               292                       # DTB misses
system.switch_cpus1.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           66131                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             209780                       # ITB hits
system.switch_cpus1.itb.fetch_misses              263                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         210043                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  659485                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             526979                       # Number of instructions committed
system.switch_cpus1.committedOps               526979                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       508637                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          1211                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              13180                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        75720                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              508637                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 1211                       # number of float instructions
system.switch_cpus1.num_int_register_reads       680733                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       366052                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          857                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          611                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               166318                       # number of memory refs
system.switch_cpus1.num_load_insts             104196                       # Number of load instructions
system.switch_cpus1.num_store_insts             62122                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      333921.088687                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      325563.911313                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.493664                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.506336                       # Percentage of idle cycles
system.switch_cpus1.Branches                    93716                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         8873      1.68%      1.68% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           337997     64.10%     65.78% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            1030      0.20%     65.98% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.98% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            208      0.04%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp             33      0.01%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt             66      0.01%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             1      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv             15      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          106882     20.27%     86.31% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          62409     11.84%     98.15% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          9769      1.85%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            527283                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits               23862                       # DTB read hits
system.switch_cpus2.dtb.read_misses               326                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              13842                       # DTB write hits
system.switch_cpus2.dtb.write_misses               38                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus2.dtb.data_hits               37704                       # DTB hits
system.switch_cpus2.dtb.data_misses               364                       # DTB misses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              23348                       # ITB hits
system.switch_cpus2.itb.fetch_misses              125                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          23473                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 2405331                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts             136019                       # Number of instructions committed
system.switch_cpus2.committedOps               136019                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       130685                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus2.num_func_calls               2723                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts        16096                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              130685                       # number of integer instructions
system.switch_cpus2.num_fp_insts                  296                       # number of float instructions
system.switch_cpus2.num_int_register_reads       173430                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes        99504                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                38813                       # number of memory refs
system.switch_cpus2.num_load_insts              24746                       # Number of load instructions
system.switch_cpus2.num_store_insts             14067                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      2098031.368797                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      307299.631203                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.127758                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.872242                       # Percentage of idle cycles
system.switch_cpus2.Branches                    19858                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         2822      2.07%      2.07% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu            87166     63.90%     65.97% # Class of executed instruction
system.switch_cpus2.op_class::IntMult              83      0.06%     66.03% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd             24      0.02%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              3      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::MemRead           25798     18.91%     84.97% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite          14077     10.32%     95.29% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess          6431      4.71%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            136404                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               83578                       # DTB read hits
system.switch_cpus3.dtb.read_misses               371                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88595                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              172173                       # DTB hits
system.switch_cpus3.dtb.data_misses               477                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             162171                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162323                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1068634                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             454793                       # Number of instructions committed
system.switch_cpus3.committedOps               454793                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       437612                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3685                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8721                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        47252                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              437612                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3685                       # number of float instructions
system.switch_cpus3.num_int_register_reads       629518                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       297540                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2400                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2386                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               173295                       # number of memory refs
system.switch_cpus3.num_load_insts              84422                       # Number of load instructions
system.switch_cpus3.num_store_insts             88873                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      613208.146501                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      455425.853499                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.426176                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.573824                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58911                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9782      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           258762     56.84%     58.99% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             533      0.12%     59.10% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.10% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1174      0.26%     59.36% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.36% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.36% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.36% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           86740     19.05%     78.46% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88941     19.54%     98.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9116      2.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            455275                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        73242                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        33662                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         7878                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           7933                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         6552                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1381                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               4868                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             31460                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3259                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3259                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13396                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         9798                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7708                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             378                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           196                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            574                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10053                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10053                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         13049                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13543                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        16989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        24814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         3072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         6146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                121594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         6848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        32474                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       841920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       805785                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       116544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       200864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       496896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1347944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3849275                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           24361                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           105730                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.270576                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.679250                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  87156     82.43%     82.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12298     11.63%     94.06% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2683      2.54%     96.60% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3428      3.24%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    165      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             105730                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
