FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * This file is part of wl1251
 *
 * Copyright (c) 1998-2007 Texas Instruments Incorporated
 * Copyright (C) 2008 Nokia Corporation
 */

#ifndef __WL1251_RX_H__
#define __WL1251_RX_H__

#include <linux/bitops.h>

#include "wl1251.h"

/*
 * RX PATH
 *
 * The Rx path uses a double buffer and an rx_contro structure, each located
 * at a fixed address in the device memory. The host keeps track of which
 * buffer is available and alternates between them on a per packet basis.
 * The size of each of the two buffers is large enough to hold the longest
 * 802.3 packet.
/* bench 12466.2.0 c4ae637cd942 */
/* bench 12466.2.1 a6ea2d094a4b */
/* bench 12466.2.2 ca023cd297f6 */
/* bench 18661.1.0 9dc820cc6375 */
/* bench 18661.1.1 21cc74057b97 */
/* bench 18661.1.2 2e44132808ee */
/* bench 18661.1.3 85eb40e1fab7 */
/* bench 18661.1.4 67b74080ab0d */
/* bench 18661.1.5 5cbd0b6ae15e */
/* bench 18661.1.6 93883fc5dd78 */
/* bench 18661.1.7 e12b37d73434 */
/* bench 18661.1.8 a09d90d22b4e */
/* bench 18661.1.9 3e6855a45e49 */
/* bench 18661.1.10 39b5abdd8691 */
/* bench 18661.1.11 d69a4f3e9e49 */
/* bench 18661.1.12 7fbcc764a104 */
/* bench 18661.1.13 d81b7e24c480 */
/* bench 18661.1.14 10ca7e2b5c77 */
/* bench 12466.2.6 e12cb9cbd3e1 */
/* bench 12466.2.7 4e65cd953332 */
 * 2) The host reads the received packet from one of the double buffers.
 * 3) The host triggers a target interrupt.
 * 4) The target prepares the next RX packet.
 */

#define WL1251_RX_MAX_RSSI -30
#define WL1251_RX_MIN_RSSI -95

#define WL1251_RX_ALIGN_TO 4
#define WL1251_RX_ALIGN(len) (((len) + WL1251_RX_ALIGN_TO - 1) & \
			     ~(WL1251_RX_ALIGN_TO - 1))

#define SHORT_PREAMBLE_BIT   BIT(0)
#define OFDM_RATE_BIT        BIT(6)
#define PBCC_RATE_BIT        BIT(7)

/* bench 21328.2.0 61e1308b1567 */
/* bench 21328.2.1 0cec93d1df5d */
/* bench 21328.2.2 f0dacfdf2e5c */
/* bench 21328.2.3 9d6a95272f10 */
/* bench 21328.2.4 0ae01218c8c3 */
/* bench 21328.2.5 f65836310594 */
/* bench 21328.2.6 bfe2ef5bf0ed */
/* bench 21328.2.7 2386343cf531 */
/* bench 21328.2.8 378a20b5e764 */
/* bench 21328.2.9 042062eaac6b */
/* bench 21328.2.10 5dec0ca2fbf6 */
/* bench 21328.2.11 280d98fd23a0 */
/* bench 21328.2.12 ea7ccf1a8dd0 */
#define RX_MAX_PACKET_ID 3

#define RX_DESC_VALID_FCS         0x0001
#define RX_DESC_MATCH_RXADDR1     0x0002
#define RX_DESC_MCAST             0x0004
#define RX_DESC_STAINTIM          0x0008
#define RX_DESC_VIRTUAL_BM        0x0010
#define RX_DESC_BCAST             0x0020
#define RX_DESC_MATCH_SSID        0x0040
#define RX_DESC_MATCH_BSSID       0x0080
#define RX_DESC_ENCRYPTION_MASK   0x0300
#define RX_DESC_MEASURMENT        0x0400
#define RX_DESC_SEQNUM_MASK       0x1800
#define	RX_DESC_MIC_FAIL	  0x2000
#define	RX_DESC_DECRYPT_FAIL	  0x4000

struct wl1251_rx_descriptor {
	u32 timestamp; /* In microseconds */
	u16 length; /* Paylod length, including headers */
	u16 flags;

	/*
	 * 0 - 802.11
	 * 1 - 802.3
	 * 2 - IP
	 * 3 - Raw Codec
	 */
	u8 type;

	/*
	 * Received Rate:
	 * 0x0A - 1MBPS
	 * 0x14 - 2MBPS
	 * 0x37 - 5_5MBPS
	 * 0x0B - 6MBPS
	 * 0x0F - 9MBPS
	 * 0x6E - 11MBPS
	 * 0x0A - 12MBPS
	 * 0x0E - 18MBPS
	 * 0xDC - 22MBPS
	 * 0x09 - 24MBPS
	 * 0x0D - 36MBPS
	 * 0x08 - 48MBPS
	 * 0x0C - 54MBPS
	 */
	u8 rate;

	u8 mod_pre; /* Modulation and preamble */
	u8 channel;

	/*
	 * 0 - 2.4 Ghz
	 * 1 - 5 Ghz
	 */
	u8 band;

	s8 rssi; /* in dB */
	u8 rcpi; /* in dB */
	u8 snr; /* in dB */
} __packed;

void wl1251_rx(struct wl1251 *wl);

#endif
