git clone --depth 1 --no-tags https://github.com/adisrini/fpga-logo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74183774
git clone --depth 1 --no-tags https://github.com/tronophono/Gforce_Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74497197
git clone --depth 1 --no-tags https://github.com/mahtabfarrokh/16bit_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74984475
git clone --depth 1 --no-tags https://github.com/alec-ng/face-rec-home-security.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77756631
git clone --depth 1 --no-tags https://github.com/huihui-v/Multiple-cycled-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76002614
git clone --depth 1 --no-tags https://github.com/BookGin/ntucafall2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74560741
git clone --depth 1 --no-tags https://github.com/ptracton/vscale_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74646121
git clone --depth 1 --no-tags https://github.com/mahdienan/Spongent.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77923266
git clone --depth 1 --no-tags https://github.com/henryeherman/ddaca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75805863
git clone --depth 1 --no-tags https://github.com/ghuangatlbl/BIDS-common-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77727490
git clone --depth 1 --no-tags https://github.com/hgiefers/zcsl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74589326
git clone --depth 1 --no-tags https://github.com/kmd178/Digital_Systems_lab3_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74275910
git clone --depth 1 --no-tags https://github.com/hmenn/MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75019303
git clone --depth 1 --no-tags https://github.com/eltsai/A-Simple-Electronic-Piano-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75187435
git clone --depth 1 --no-tags https://github.com/mugundhan1/xillybus_adc_capture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77122918
git clone --depth 1 --no-tags https://github.com/ninfeion/BB8051.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76447465
git clone --depth 1 --no-tags https://github.com/erikgroving/delta-sigma-modulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78773174
git clone --depth 1 --no-tags https://github.com/zhelnio/sdram_de10lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78660800
git clone --depth 1 --no-tags https://github.com/DhatriPatel/Box-Muller-Transform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78024333
git clone --depth 1 --no-tags https://github.com/degv364/sd_host.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76089985
git clone --depth 1 --no-tags https://github.com/Ashoth/FPGA-Racing-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78910884
git clone --depth 1 --no-tags https://github.com/aliyazdi75/Logic_Traffic_Light_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78677670
git clone --depth 1 --no-tags https://github.com/yen-shi/2016-fall-CA-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74594061
git clone --depth 1 --no-tags https://github.com/AloriumTechnology/ESC-Tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75655392
git clone --depth 1 --no-tags https://github.com/afalkengren/CORDIC_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75508797
git clone --depth 1 --no-tags https://github.com/harrybraviner/mojo_hack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79951855
git clone --depth 1 --no-tags https://github.com/tom01h/vscale-chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76467554
git clone --depth 1 --no-tags https://github.com/mandius314/wallacetreemultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76826790
git clone --depth 1 --no-tags https://github.com/ece287/Simon-Says.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76695655
git clone --depth 1 --no-tags https://github.com/mahtabfarrokh/Traffic_Light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79364478
git clone --depth 1 --no-tags https://github.com/veeYceeY/stereo_vision_core_bad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79650770
git clone --depth 1 --no-tags https://github.com/boyarincevAlex/AXI4-Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76052131
git clone --depth 1 --no-tags https://github.com/i-v-s/fpgaflow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77616861
git clone --depth 1 --no-tags https://github.com/loserking/Integrated-Circuit-Design-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77976520
git clone --depth 1 --no-tags https://github.com/tom01h/FunctionalUnit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78114639
git clone --depth 1 --no-tags https://github.com/Tangdx/tinycpu20170102.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78023823
git clone --depth 1 --no-tags https://github.com/naveenvignesh/ethernetMAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79197809
git clone --depth 1 --no-tags https://github.com/varahram/adi_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76281595
git clone --depth 1 --no-tags https://github.com/rajith123/RISCV_IoT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75703577
git clone --depth 1 --no-tags https://github.com/userAZ/FIR_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77878793
git clone --depth 1 --no-tags https://github.com/mulvenna/eece479.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78160561
git clone --depth 1 --no-tags https://github.com/fishden1333/Verilog_Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76572915
git clone --depth 1 --no-tags https://github.com/alexdrouillard/Piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79758928
git clone --depth 1 --no-tags https://github.com/altdillon/de1-soc-vga-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78240415
git clone --depth 1 --no-tags https://github.com/Alchus/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79090962
git clone --depth 1 --no-tags https://github.com/GSejas/Aproximate-Arithmetic-Operators.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75858884
git clone --depth 1 --no-tags https://github.com/yiwenlu66/adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74599593
git clone --depth 1 --no-tags https://github.com/Zizhen/ECE-385-final-project-bomberman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76525171
git clone --depth 1 --no-tags https://github.com/Jaxc/IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77052969
git clone --depth 1 --no-tags https://github.com/xmh645214784/pong_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76660810
git clone --depth 1 --no-tags https://github.com/MihailoIsakov/layer_multiplex_nn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77395673
git clone --depth 1 --no-tags https://github.com/bittervivek/TrafficLight_VivadoSDK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77315297
git clone --depth 1 --no-tags https://github.com/alphan24/fpga-sin-wave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77347748
git clone --depth 1 --no-tags https://github.com/IElgohary/SmartTraffic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76739840
git clone --depth 1 --no-tags https://github.com/patripi/FPGA-Disenos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76552868
git clone --depth 1 --no-tags https://github.com/GilbertZhang/Numberful_mojo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74950184
git clone --depth 1 --no-tags https://github.com/fangbq/SFDD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78185340
git clone --depth 1 --no-tags https://github.com/czhcharles/BattleCity.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75569496
git clone --depth 1 --no-tags https://github.com/yakjunlun/Quoridor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76250860
git clone --depth 1 --no-tags https://github.com/mriosrivas/verilog_basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80039510
git clone --depth 1 --no-tags https://github.com/secworks/verilogtest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78823969
git clone --depth 1 --no-tags https://github.com/Dima1610/melexis_labs_svaha_dmytro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79059503
git clone --depth 1 --no-tags https://github.com/drom/pew.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78394548
git clone --depth 1 --no-tags https://github.com/castleberrysam/Spartan6-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79254036
git clone --depth 1 --no-tags https://github.com/shantanu5092/Network-on-Chip-NOC-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75576334
git clone --depth 1 --no-tags https://github.com/SamuelBonnell/Space-Invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75558410
git clone --depth 1 --no-tags https://github.com/swoolbean/MatrixMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75669147
git clone --depth 1 --no-tags https://github.com/invalidopc0de/NXP-Cup-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75456760
git clone --depth 1 --no-tags https://github.com/loserking/Computer-aided-Vlsi-System-Design-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77977604
git clone --depth 1 --no-tags https://github.com/sbhutada/vcs_matlab_cosim_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77109042
git clone --depth 1 --no-tags https://github.com/nfs950512/NMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74789526
git clone --depth 1 --no-tags https://github.com/diantaowang/Phoenix-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79556448
git clone --depth 1 --no-tags https://github.com/musico964/Fpga_4_Fiber.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76590471
git clone --depth 1 --no-tags https://github.com/Sarafim/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75210887
git clone --depth 1 --no-tags https://github.com/IsTaylor/stalnaker-PLL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74517284
git clone --depth 1 --no-tags https://github.com/dwar7091/Verilog-code-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78958386
git clone --depth 1 --no-tags https://github.com/wincle626/iDEA-softcore-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78107317
git clone --depth 1 --no-tags https://github.com/alanzjl/8-bit-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79453588
git clone --depth 1 --no-tags https://github.com/jennifercai/Eat-Squares.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79476974
git clone --depth 1 --no-tags https://github.com/130B848/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76953817
git clone --depth 1 --no-tags https://github.com/oblivioncth/Pong-DE0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80058201
git clone --depth 1 --no-tags https://github.com/danx12/mips-cpu-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74939727
git clone --depth 1 --no-tags https://github.com/HMKRL/DE0CV-VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77927049
git clone --depth 1 --no-tags https://github.com/zhexxian/SUTD-Computational-Structures.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77322625
git clone --depth 1 --no-tags https://github.com/kirIn0305/fpga_tizen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78769045
git clone --depth 1 --no-tags https://github.com/Blingtron/guess_the_number_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75566912
git clone --depth 1 --no-tags https://github.com/shantanu5092/Cyclic-Redundancy-Check-block-CRC-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75571278
git clone --depth 1 --no-tags https://github.com/ktkr/Lamaze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76265912
git clone --depth 1 --no-tags https://github.com/shantanu5092/Box-Muller-Tansform-Floating-Point-Random-number-distribution-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75573753
git clone --depth 1 --no-tags https://github.com/guillaumerose/verilog-playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76659273
git clone --depth 1 --no-tags https://github.com/X-czh/FlappyBird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76512886
git clone --depth 1 --no-tags https://github.com/phanrahan/ice40.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77856805
git clone --depth 1 --no-tags https://github.com/oskimura/MyCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78331658
git clone --depth 1 --no-tags https://github.com/alozta/VendingMachine-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74912985
git clone --depth 1 --no-tags https://github.com/NelsonTovar32/ELSBike.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75141106
git clone --depth 1 --no-tags https://github.com/meshlet/ARSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79370671
git clone --depth 1 --no-tags https://github.com/rxs0640/Vivado_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76906652
git clone --depth 1 --no-tags https://github.com/ElaineJ/TIMEDOUT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75833773
git clone --depth 1 --no-tags https://github.com/wind0136/hdl51.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74983235
git clone --depth 1 --no-tags https://github.com/ef-end-y/UT88_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75095741
