[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/CmdLineOverride/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 36
LIB: work
FILE: ${SURELOG_DIR}/tests/CmdLineOverride/dut.sv
n<> u<35> t<Top_level_rule> c<1> l<1:1> el<8:1>
  n<> u<1> t<Null_rule> p<35> s<34> l<1:1>
  n<> u<34> t<Source_text> p<35> c<26> l<1:1> el<6:10>
    n<> u<26> t<Description> p<34> c<25> s<33> l<1:1> el<3:10>
      n<> u<25> t<Module_declaration> p<26> c<5> l<1:1> el<3:10>
        n<> u<5> t<Module_ansi_header> p<25> c<2> s<23> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<foo> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:11> el<1:11>
        n<> u<23> t<Non_port_module_item> p<25> c<22> s<24> l<2:3> el<2:25>
          n<> u<22> t<Module_or_generate_item> p<23> c<21> l<2:3> el<2:25>
            n<> u<21> t<Module_common_item> p<22> c<20> l<2:3> el<2:25>
              n<> u<20> t<Module_or_generate_item_declaration> p<21> c<19> l<2:3> el<2:25>
                n<> u<19> t<Package_or_generate_item_declaration> p<20> c<18> l<2:3> el<2:25>
                  n<> u<18> t<Parameter_declaration> p<19> c<8> l<2:3> el<2:24>
                    n<> u<8> t<Data_type_or_implicit> p<18> c<7> s<17> l<2:13> el<2:16>
                      n<> u<7> t<Data_type> p<8> c<6> l<2:13> el<2:16>
                        n<> u<6> t<IntegerAtomType_Int> p<7> l<2:13> el<2:16>
                    n<> u<17> t<Param_assignment_list> p<18> c<16> l<2:17> el<2:24>
                      n<> u<16> t<Param_assignment> p<17> c<9> l<2:17> el<2:24>
                        n<bar> u<9> t<STRING_CONST> p<16> s<15> l<2:17> el<2:20>
                        n<> u<15> t<Constant_param_expression> p<16> c<14> l<2:23> el<2:24>
                          n<> u<14> t<Constant_mintypmax_expression> p<15> c<13> l<2:23> el<2:24>
                            n<> u<13> t<Constant_expression> p<14> c<12> l<2:23> el<2:24>
                              n<> u<12> t<Constant_primary> p<13> c<11> l<2:23> el<2:24>
                                n<> u<11> t<Primary_literal> p<12> c<10> l<2:23> el<2:24>
                                  n<0> u<10> t<INT_CONST> p<11> l<2:23> el<2:24>
        n<> u<24> t<ENDMODULE> p<25> l<3:1> el<3:10>
    n<> u<33> t<Description> p<34> c<32> l<5:1> el<6:10>
      n<> u<32> t<Module_declaration> p<33> c<30> l<5:1> el<6:10>
        n<> u<30> t<Module_ansi_header> p<32> c<27> s<31> l<5:1> el<5:12>
          n<module> u<27> t<Module_keyword> p<30> s<28> l<5:1> el<5:7>
          n<baz> u<28> t<STRING_CONST> p<30> s<29> l<5:8> el<5:11>
          n<> u<29> t<Package_import_declaration_list> p<30> l<5:11> el<5:11>
        n<> u<31> t<ENDMODULE> p<32> l<6:1> el<6:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/CmdLineOverride/dut.sv:1:1: No timescale set for "foo".
[WRN:PA0205] ${SURELOG_DIR}/tests/CmdLineOverride/dut.sv:5:1: No timescale set for "baz".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/CmdLineOverride/dut.sv:5:1: Compile module "work@baz".
[INF:CP0303] ${SURELOG_DIR}/tests/CmdLineOverride/dut.sv:1:1: Compile module "work@foo".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               1
Design                                                 1
Identifier                                             2
IntTypespec                                            1
Module                                                 2
ParamAssign                                            1
Parameter                                              1
RefTypespec                                            1
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/CmdLineOverride/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/CmdLineOverride/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@baz (work@baz), file:${SURELOG_DIR}/tests/CmdLineOverride/dut.sv, line:5:1, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@baz)
    |vpiName:work@baz
  |vpiDefName:work@baz
|vpiAllModules:
\_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/CmdLineOverride/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@foo)
    |vpiName:work@foo
  |vpiParameter:
  \_Parameter: (work@foo.bar), line:2:17, endln:2:24
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/CmdLineOverride/dut.sv, line:1:1, endln:3:10
    |UINT:0
    |vpiTypespec:
    \_RefTypespec: (work@foo.bar), line:2:13, endln:2:16
      |vpiParent:
      \_Parameter: (work@foo.bar), line:2:17, endln:2:24
      |vpiFullName:work@foo.bar
      |vpiActual:
      \_IntTypespec: 
    |vpiSigned:1
    |vpiName:bar
    |vpiFullName:work@foo.bar
  |vpiParamAssign:
  \_ParamAssign: , line:2:17, endln:2:24
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/CmdLineOverride/dut.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_Constant: , line:2:23, endln:2:24
      |vpiParent:
      \_ParamAssign: , line:2:17, endln:2:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@foo.bar), line:2:17, endln:2:24
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/CmdLineOverride/dut.sv, line:1:1, endln:3:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiDefName:work@foo
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
