// Seed: 1990901026
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  logic id_3;
  logic id_4 = id_2, id_5;
  genvar id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd27
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  input wire _id_1;
  for (id_6 = id_6; -1; id_2[id_1+:-1] = 1) begin : LABEL_0
    assign id_6 = {id_6, & -1, 1} ? id_5 > "" : -1;
  end
  xor primCall (id_4, id_2, id_6, id_3);
  module_0 modCall_1 (
      id_6,
      id_5
  );
endmodule
