

================================================================
== Vitis HLS Report for 'dct_Pipeline_DCT_Inner_Loop'
================================================================
* Date:           Wed Mar  8 20:37:38 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.079 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DCT_Inner_Loop  |       11|       11|         5|          1|          1|     8|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = alloca i32 1"   --->   Operation 8 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 9 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln24_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln24"   --->   Operation 10 'read' 'zext_ln24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln21_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln21"   --->   Operation 11 'read' 'zext_ln21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %n"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %tmp"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n_2 = load i4 %n" [dct.cpp:20]   --->   Operation 15 'load' 'n_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "%icmp_ln20 = icmp_eq  i4 %n_2, i4 8" [dct.cpp:20]   --->   Operation 16 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%add_ln20 = add i4 %n_2, i4 1" [dct.cpp:20]   --->   Operation 17 'add' 'add_ln20' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc.i.i.split, void %for.inc13.i.i.exitStub" [dct.cpp:20]   --->   Operation 18 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i4 %n_2" [dct.cpp:21]   --->   Operation 19 'zext' 'zext_ln21_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.82ns)   --->   "%add_ln21 = add i6 %zext_ln21_read, i6 %zext_ln21_3" [dct.cpp:21]   --->   Operation 20 'add' 'add_ln21' <Predicate = (!icmp_ln20)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i6 %add_ln21" [dct.cpp:21]   --->   Operation 21 'zext' 'zext_ln21_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%dct_coeff_table_addr = getelementptr i15 %dct_coeff_table, i64 0, i64 %zext_ln21_4" [dct.cpp:21]   --->   Operation 22 'getelementptr' 'dct_coeff_table_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.82ns)   --->   "%add_ln22 = add i6 %zext_ln24_read, i6 %zext_ln21_3" [dct.cpp:22]   --->   Operation 23 'add' 'add_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i6 %add_ln22" [dct.cpp:22]   --->   Operation 24 'zext' 'zext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_2d_in_addr = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln22" [dct.cpp:22]   --->   Operation 25 'getelementptr' 'buf_2d_in_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%coeff = load i6 %dct_coeff_table_addr" [dct.cpp:21]   --->   Operation 26 'load' 'coeff' <Predicate = (!icmp_ln20)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%buf_2d_in_load = load i6 %buf_2d_in_addr" [dct.cpp:22]   --->   Operation 27 'load' 'buf_2d_in_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 %add_ln20, i4 %n" [dct.cpp:20]   --->   Operation 28 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 29 [1/2] (2.32ns)   --->   "%coeff = load i6 %dct_coeff_table_addr" [dct.cpp:21]   --->   Operation 29 'load' 'coeff' <Predicate = (!icmp_ln20)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i15 %coeff" [dct.cpp:21]   --->   Operation 30 'sext' 'sext_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (3.25ns)   --->   "%buf_2d_in_load = load i6 %buf_2d_in_addr" [dct.cpp:22]   --->   Operation 31 'load' 'buf_2d_in_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i16 %buf_2d_in_load" [dct.cpp:22]   --->   Operation 32 'sext' 'sext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 33 [3/3] (1.05ns) (grouped into DSP with root node tmp_4)   --->   "%mul_ln22 = mul i31 %sext_ln22, i31 %sext_ln21" [dct.cpp:22]   --->   Operation 33 'mul' 'mul_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 34 [2/3] (1.05ns) (grouped into DSP with root node tmp_4)   --->   "%mul_ln22 = mul i31 %sext_ln22, i31 %sext_ln21" [dct.cpp:22]   --->   Operation 34 'mul' 'mul_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3 = load i32 %tmp" [dct.cpp:20]   --->   Operation 35 'load' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i32 %tmp_3" [dct.cpp:20]   --->   Operation 36 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/3] (0.00ns) (grouped into DSP with root node tmp_4)   --->   "%mul_ln22 = mul i31 %sext_ln22, i31 %sext_ln21" [dct.cpp:22]   --->   Operation 38 'mul' 'mul_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into DSP with root node tmp_4)   --->   "%sext_ln22_1 = sext i31 %mul_ln22" [dct.cpp:22]   --->   Operation 39 'sext' 'sext_ln22_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (2.10ns) (root node of the DSP)   --->   "%tmp_4 = add i32 %sext_ln22_1, i32 %tmp_3" [dct.cpp:22]   --->   Operation 40 'add' 'tmp_4' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %tmp_out, i29 %trunc_ln20" [dct.cpp:20]   --->   Operation 46 'write' 'write_ln20' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.68>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/Richard/Desktop/Course/AAHLS/labs/labA/ug871-design-files-ch6/dct_prj/solution2/directives.tcl:7]   --->   Operation 41 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [dct.cpp:9]   --->   Operation 42 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/2] (2.10ns) (root node of the DSP)   --->   "%tmp_4 = add i32 %sext_ln22_1, i32 %tmp_3" [dct.cpp:22]   --->   Operation 43 'add' 'tmp_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln20 = store i32 %tmp_4, i32 %tmp" [dct.cpp:20]   --->   Operation 44 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc.i.i" [dct.cpp:20]   --->   Operation 45 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.08ns
The critical path consists of the following:
	'alloca' operation ('n') [7]  (0 ns)
	'load' operation ('n', dct.cpp:20) on local variable 'n' [15]  (0 ns)
	'add' operation ('add_ln22', dct.cpp:22) [26]  (1.83 ns)
	'getelementptr' operation ('buf_2d_in_addr', dct.cpp:22) [28]  (0 ns)
	'load' operation ('buf_2d_in_load', dct.cpp:22) on array 'buf_2d_in' [33]  (3.25 ns)

 <State 2>: 4.3ns
The critical path consists of the following:
	'load' operation ('buf_2d_in_load', dct.cpp:22) on array 'buf_2d_in' [33]  (3.25 ns)
	'mul' operation of DSP[37] ('mul_ln22', dct.cpp:22) [35]  (1.05 ns)

 <State 3>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[37] ('mul_ln22', dct.cpp:22) [35]  (1.05 ns)

 <State 4>: 2.1ns
The critical path consists of the following:
	'load' operation ('tmp', dct.cpp:20) on local variable 'tmp' [14]  (0 ns)
	'add' operation of DSP[37] ('tmp', dct.cpp:22) [37]  (2.1 ns)

 <State 5>: 3.69ns
The critical path consists of the following:
	'add' operation of DSP[37] ('tmp', dct.cpp:22) [37]  (2.1 ns)
	'store' operation ('store_ln20', dct.cpp:20) of variable 'tmp', dct.cpp:22 on local variable 'tmp' [39]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
