Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Thu Dec  8 13:15:33 2022
| Host         : pcetu-189 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_bd_wrapper_timing_summary_routed.rpt -pb HDMI_bd_wrapper_timing_summary_routed.pb -rpx HDMI_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1080 register/latch pins with no clock driven by root clock pin: hdmi_in_clk_p (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg1/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg10/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg11/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg12/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg13/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg14/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg15/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg2/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg3/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg4/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg5/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg6/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg7/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg8/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg9/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg0/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg1/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg10/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg11/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg12/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg13/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg14/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg15/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg2/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg3/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg4/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg5/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg6/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg7/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg8/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg9/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg10/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg11/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg13/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg15/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg4/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg5/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg6/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg7/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg8/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg9/Q_reg/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2574 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.142        0.000                      0                  541        0.122        0.000                      0                  541        0.264        0.000                       0                   243  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
CLK                             {0.000 4.000}        8.000           125.000         
  clk_out1_HDMI_bd_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clkfbout_HDMI_bd_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_HDMI_bd_clk_wiz_0_0        0.142        0.000                      0                  482        0.122        0.000                      0                  482        0.264        0.000                       0                   239  
  clkfbout_HDMI_bd_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out1_HDMI_bd_clk_wiz_0_0  clk_out1_HDMI_bd_clk_wiz_0_0        1.633        0.000                      0                   59        0.380        0.000                      0                   59  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_bd_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/FSM_sequential_etat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 1.836ns (38.175%)  route 2.973ns (61.825%))
  Logic Levels:           6  (LDPE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 2.931 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.771    -2.429    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/clk
    SLICE_X100Y71        FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDCE (Prop_fdce_C_Q)         0.518    -1.911 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/Q
                         net (fo=5, routed)           0.762    -1.150    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/out_countNbr[2]
    SLICE_X100Y71        LUT6 (Prop_lut6_I5_O)        0.124    -1.026 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_3__1/O
                         net (fo=2, routed)           0.421    -0.604    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_3__1_n_0
    SLICE_X99Y70         LUT2 (Prop_lut2_I0_O)        0.124    -0.480 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_2__1/O
                         net (fo=1, routed)           0.528     0.048    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/Q_reg_0
    SLICE_X99Y71         LDPE (SetClr_ldpe_PRE_Q)     0.698     0.746 r  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/CMP_reg/Q
                         net (fo=17, routed)          0.779     1.525    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/out_cmpNbr
    SLICE_X97Y72         LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/reset_countNbr_i_2/O
                         net (fo=2, routed)           0.161     1.810    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/reset_countNbr_i_2_n_0
    SLICE_X97Y72         LUT4 (Prop_lut4_I3_O)        0.124     1.934 f  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/FSM_sequential_etat[2]_i_2/O
                         net (fo=3, routed)           0.322     2.256    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/etat0
    SLICE_X94Y72         LUT5 (Prop_lut5_I4_O)        0.124     2.380 r  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/FSM_sequential_etat[2]_i_1/O
                         net (fo=1, routed)           0.000     2.380    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits_n_5
    SLICE_X94Y72         FDRE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/FSM_sequential_etat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.594     2.931    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X94Y72         FDRE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/FSM_sequential_etat_reg[2]/C
                         clock pessimism             -0.423     2.508    
                         clock uncertainty           -0.065     2.443    
    SLICE_X94Y72         FDRE (Setup_fdre_C_D)        0.079     2.522    HDMI_bd_i/MessageSend_0/U0/messageUART/FSM_sequential_etat_reg[2]
  -------------------------------------------------------------------
                         required time                          2.522    
                         arrival time                          -2.380    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/en_countNbr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.712ns (35.983%)  route 3.046ns (64.017%))
  Logic Levels:           5  (LDPE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 2.930 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.771    -2.429    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/clk
    SLICE_X100Y71        FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDCE (Prop_fdce_C_Q)         0.518    -1.911 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/Q
                         net (fo=5, routed)           0.762    -1.150    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/out_countNbr[2]
    SLICE_X100Y71        LUT6 (Prop_lut6_I5_O)        0.124    -1.026 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_3__1/O
                         net (fo=2, routed)           0.421    -0.604    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_3__1_n_0
    SLICE_X99Y70         LUT2 (Prop_lut2_I0_O)        0.124    -0.480 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_2__1/O
                         net (fo=1, routed)           0.528     0.048    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/Q_reg_0
    SLICE_X99Y71         LDPE (SetClr_ldpe_PRE_Q)     0.698     0.746 r  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/CMP_reg/Q
                         net (fo=17, routed)          0.774     1.520    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/out_cmpNbr
    SLICE_X97Y72         LUT4 (Prop_lut4_I0_O)        0.124     1.644 r  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/reset_countFull2_i_2/O
                         net (fo=2, routed)           0.561     2.205    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/en_countNbr_reg_0
    SLICE_X95Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.329 r  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/en_countNbr_i_1/O
                         net (fo=1, routed)           0.000     2.329    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits_n_2
    SLICE_X95Y73         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/en_countNbr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.593     2.930    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X95Y73         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/en_countNbr_reg/C
                         clock pessimism             -0.423     2.507    
                         clock uncertainty           -0.065     2.442    
    SLICE_X95Y73         FDCE (Setup_fdce_C_D)        0.032     2.474    HDMI_bd_i/MessageSend_0/U0/messageUART/en_countNbr_reg
  -------------------------------------------------------------------
                         required time                          2.474    
                         arrival time                          -2.329    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/FSM_sequential_etat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.836ns (38.255%)  route 2.963ns (61.745%))
  Logic Levels:           6  (LDPE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 2.931 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.771    -2.429    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/clk
    SLICE_X100Y71        FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDCE (Prop_fdce_C_Q)         0.518    -1.911 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/Q
                         net (fo=5, routed)           0.762    -1.150    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/out_countNbr[2]
    SLICE_X100Y71        LUT6 (Prop_lut6_I5_O)        0.124    -1.026 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_3__1/O
                         net (fo=2, routed)           0.421    -0.604    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_3__1_n_0
    SLICE_X99Y70         LUT2 (Prop_lut2_I0_O)        0.124    -0.480 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_2__1/O
                         net (fo=1, routed)           0.528     0.048    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/Q_reg_0
    SLICE_X99Y71         LDPE (SetClr_ldpe_PRE_Q)     0.698     0.746 r  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/CMP_reg/Q
                         net (fo=17, routed)          0.779     1.525    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/out_cmpNbr
    SLICE_X97Y72         LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/reset_countNbr_i_2/O
                         net (fo=2, routed)           0.161     1.810    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/reset_countNbr_i_2_n_0
    SLICE_X97Y72         LUT4 (Prop_lut4_I3_O)        0.124     1.934 f  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/FSM_sequential_etat[2]_i_2/O
                         net (fo=3, routed)           0.312     2.246    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/etat0
    SLICE_X94Y72         LUT5 (Prop_lut5_I4_O)        0.124     2.370 r  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/FSM_sequential_etat[0]_i_1/O
                         net (fo=1, routed)           0.000     2.370    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits_n_7
    SLICE_X94Y72         FDRE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/FSM_sequential_etat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.594     2.931    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X94Y72         FDRE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/FSM_sequential_etat_reg[0]/C
                         clock pessimism             -0.423     2.508    
                         clock uncertainty           -0.065     2.443    
    SLICE_X94Y72         FDRE (Setup_fdre_C_D)        0.079     2.522    HDMI_bd_i/MessageSend_0/U0/messageUART/FSM_sequential_etat_reg[0]
  -------------------------------------------------------------------
                         required time                          2.522    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/FSM_sequential_etat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.836ns (38.247%)  route 2.964ns (61.753%))
  Logic Levels:           6  (LDPE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 2.931 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.771    -2.429    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/clk
    SLICE_X100Y71        FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDCE (Prop_fdce_C_Q)         0.518    -1.911 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/Q
                         net (fo=5, routed)           0.762    -1.150    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/out_countNbr[2]
    SLICE_X100Y71        LUT6 (Prop_lut6_I5_O)        0.124    -1.026 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_3__1/O
                         net (fo=2, routed)           0.421    -0.604    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_3__1_n_0
    SLICE_X99Y70         LUT2 (Prop_lut2_I0_O)        0.124    -0.480 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_2__1/O
                         net (fo=1, routed)           0.528     0.048    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/Q_reg_0
    SLICE_X99Y71         LDPE (SetClr_ldpe_PRE_Q)     0.698     0.746 r  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/CMP_reg/Q
                         net (fo=17, routed)          0.779     1.525    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/out_cmpNbr
    SLICE_X97Y72         LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/reset_countNbr_i_2/O
                         net (fo=2, routed)           0.161     1.810    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/reset_countNbr_i_2_n_0
    SLICE_X97Y72         LUT4 (Prop_lut4_I3_O)        0.124     1.934 f  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/FSM_sequential_etat[2]_i_2/O
                         net (fo=3, routed)           0.313     2.247    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/etat0
    SLICE_X94Y72         LUT5 (Prop_lut5_I4_O)        0.124     2.371 r  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/FSM_sequential_etat[1]_i_1/O
                         net (fo=1, routed)           0.000     2.371    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits_n_6
    SLICE_X94Y72         FDRE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/FSM_sequential_etat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.594     2.931    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X94Y72         FDRE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/FSM_sequential_etat_reg[1]/C
                         clock pessimism             -0.423     2.508    
                         clock uncertainty           -0.065     2.443    
    SLICE_X94Y72         FDRE (Setup_fdre_C_D)        0.081     2.524    HDMI_bd_i/MessageSend_0/U0/messageUART/FSM_sequential_etat_reg[1]
  -------------------------------------------------------------------
                         required time                          2.524    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg5/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/TX_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.774ns (37.762%)  route 2.924ns (62.238%))
  Logic Levels:           6  (LDPE=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 2.933 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.767    -2.433    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg5/clk
    SLICE_X95Y72         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg5/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDCE (Prop_fdce_C_Q)         0.456    -1.977 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg5/Q_reg/Q
                         net (fo=3, routed)           0.964    -1.013    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg1/out_countFull[4]
    SLICE_X99Y74         LUT6 (Prop_lut6_I5_O)        0.124    -0.889 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg1/CMP_reg_i_5/O
                         net (fo=1, routed)           0.283    -0.606    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg10/Q_reg_0
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.124    -0.482 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg10/CMP_reg_i_3/O
                         net (fo=2, routed)           0.164    -0.318    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg15/Q_reg_1
    SLICE_X101Y74        LUT5 (Prop_lut5_I2_O)        0.124    -0.194 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg15/CMP_reg_i_2/O
                         net (fo=1, routed)           0.331     0.137    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle/Q_reg_0
    SLICE_X99Y74         LDPE (SetClr_ldpe_PRE_Q)     0.698     0.835 r  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle/CMP_reg/Q
                         net (fo=17, routed)          0.775     1.610    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle/out_cmpFull
    SLICE_X97Y71         LUT2 (Prop_lut2_I0_O)        0.124     1.734 f  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle/TX_i_4/O
                         net (fo=1, routed)           0.407     2.141    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[7].registreN/FSM_sequential_etat_reg[1]
    SLICE_X97Y71         LUT6 (Prop_lut6_I3_O)        0.124     2.265 r  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[7].registreN/TX_i_1/O
                         net (fo=1, routed)           0.000     2.265    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut_n_0
    SLICE_X97Y71         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.596     2.933    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X97Y71         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/TX_reg/C
                         clock pessimism             -0.386     2.547    
                         clock uncertainty           -0.065     2.482    
    SLICE_X97Y71         FDPE (Setup_fdpe_C_D)        0.031     2.513    HDMI_bd_i/MessageSend_0/U0/messageUART/TX_reg
  -------------------------------------------------------------------
                         required time                          2.513    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/en_countFull_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 1.712ns (36.521%)  route 2.976ns (63.479%))
  Logic Levels:           5  (LDPE=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 2.931 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.771    -2.429    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/clk
    SLICE_X100Y71        FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDCE (Prop_fdce_C_Q)         0.518    -1.911 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/Q
                         net (fo=5, routed)           0.762    -1.150    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/out_countNbr[2]
    SLICE_X100Y71        LUT6 (Prop_lut6_I5_O)        0.124    -1.026 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_3__1/O
                         net (fo=2, routed)           0.421    -0.604    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_3__1_n_0
    SLICE_X99Y70         LUT2 (Prop_lut2_I0_O)        0.124    -0.480 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_2__1/O
                         net (fo=1, routed)           0.528     0.048    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/Q_reg_0
    SLICE_X99Y71         LDPE (SetClr_ldpe_PRE_Q)     0.698     0.746 r  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/CMP_reg/Q
                         net (fo=17, routed)          0.845     1.591    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle2/out_cmpNbr
    SLICE_X95Y72         LUT6 (Prop_lut6_I2_O)        0.124     1.715 f  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle2/en_countFull_i_2/O
                         net (fo=1, routed)           0.420     2.135    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle2/en_countFull_0
    SLICE_X96Y72         LUT3 (Prop_lut3_I0_O)        0.124     2.259 f  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle2/en_countFull_i_1/O
                         net (fo=1, routed)           0.000     2.259    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle2_n_3
    SLICE_X96Y72         FDCE                                         f  HDMI_bd_i/MessageSend_0/U0/messageUART/en_countFull_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.594     2.931    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y72         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/en_countFull_reg/C
                         clock pessimism             -0.423     2.508    
                         clock uncertainty           -0.065     2.443    
    SLICE_X96Y72         FDCE (Setup_fdce_C_D)        0.081     2.524    HDMI_bd_i/MessageSend_0/U0/messageUART/en_countFull_reg
  -------------------------------------------------------------------
                         required time                          2.524    
                         arrival time                          -2.259    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg5/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 1.774ns (37.575%)  route 2.947ns (62.425%))
  Logic Levels:           6  (LDPE=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 2.931 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.767    -2.433    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg5/clk
    SLICE_X95Y72         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg5/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDCE (Prop_fdce_C_Q)         0.456    -1.977 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg5/Q_reg/Q
                         net (fo=3, routed)           0.964    -1.013    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg1/out_countFull[4]
    SLICE_X99Y74         LUT6 (Prop_lut6_I5_O)        0.124    -0.889 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg1/CMP_reg_i_5/O
                         net (fo=1, routed)           0.283    -0.606    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg10/Q_reg_0
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.124    -0.482 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg10/CMP_reg_i_3/O
                         net (fo=2, routed)           0.164    -0.318    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg15/Q_reg_1
    SLICE_X101Y74        LUT5 (Prop_lut5_I2_O)        0.124    -0.194 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg15/CMP_reg_i_2/O
                         net (fo=1, routed)           0.331     0.137    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle/Q_reg_0
    SLICE_X99Y74         LDPE (SetClr_ldpe_PRE_Q)     0.698     0.835 r  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle/CMP_reg/Q
                         net (fo=17, routed)          0.780     1.615    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle/out_cmpFull
    SLICE_X98Y72         LUT6 (Prop_lut6_I2_O)        0.124     1.739 f  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle/reset_countFull_i_2/O
                         net (fo=1, routed)           0.425     2.164    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle/reset_countFull_1
    SLICE_X96Y72         LUT3 (Prop_lut3_I0_O)        0.124     2.288 f  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle/reset_countFull_i_1/O
                         net (fo=1, routed)           0.000     2.288    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle_n_7
    SLICE_X96Y72         FDPE                                         f  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.594     2.931    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y72         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/C
                         clock pessimism             -0.386     2.545    
                         clock uncertainty           -0.065     2.480    
    SLICE_X96Y72         FDPE (Setup_fdpe_C_D)        0.077     2.557    HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg
  -------------------------------------------------------------------
                         required time                          2.557    
                         arrival time                          -2.288    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.712ns (36.693%)  route 2.954ns (63.307%))
  Logic Levels:           5  (LDPE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 2.931 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.771    -2.429    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/clk
    SLICE_X100Y71        FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDCE (Prop_fdce_C_Q)         0.518    -1.911 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/Q
                         net (fo=5, routed)           0.762    -1.150    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/out_countNbr[2]
    SLICE_X100Y71        LUT6 (Prop_lut6_I5_O)        0.124    -1.026 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_3__1/O
                         net (fo=2, routed)           0.421    -0.604    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_3__1_n_0
    SLICE_X99Y70         LUT2 (Prop_lut2_I0_O)        0.124    -0.480 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_2__1/O
                         net (fo=1, routed)           0.528     0.048    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/Q_reg_0
    SLICE_X99Y71         LDPE (SetClr_ldpe_PRE_Q)     0.698     0.746 r  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/CMP_reg/Q
                         net (fo=17, routed)          0.671     1.417    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle/out_cmpNbr
    SLICE_X99Y74         LUT5 (Prop_lut5_I3_O)        0.124     1.541 r  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle/reset_regDec_i_2/O
                         net (fo=1, routed)           0.572     2.112    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle/reset_regDec
    SLICE_X96Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.236 r  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle/reset_regDec_i_1/O
                         net (fo=1, routed)           0.000     2.236    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle_n_2
    SLICE_X96Y72         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.594     2.931    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y72         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/C
                         clock pessimism             -0.423     2.508    
                         clock uncertainty           -0.065     2.443    
    SLICE_X96Y72         FDPE (Setup_fdpe_C_D)        0.079     2.522    HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg
  -------------------------------------------------------------------
                         required time                          2.522    
                         arrival time                          -2.236    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countNbr_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.712ns (36.905%)  route 2.927ns (63.095%))
  Logic Levels:           5  (LDPE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 2.931 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.771    -2.429    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/clk
    SLICE_X100Y71        FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDCE (Prop_fdce_C_Q)         0.518    -1.911 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg12/Q_reg/Q
                         net (fo=5, routed)           0.762    -1.150    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/out_countNbr[2]
    SLICE_X100Y71        LUT6 (Prop_lut6_I5_O)        0.124    -1.026 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_3__1/O
                         net (fo=2, routed)           0.421    -0.604    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_3__1_n_0
    SLICE_X99Y70         LUT2 (Prop_lut2_I0_O)        0.124    -0.480 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/CMP_reg_i_2__1/O
                         net (fo=1, routed)           0.528     0.048    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/Q_reg_0
    SLICE_X99Y71         LDPE (SetClr_ldpe_PRE_Q)     0.698     0.746 r  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/CMP_reg/Q
                         net (fo=17, routed)          0.779     1.525    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/out_cmpNbr
    SLICE_X97Y72         LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/reset_countNbr_i_2/O
                         net (fo=2, routed)           0.437     2.086    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/reset_countNbr_i_2_n_0
    SLICE_X96Y72         LUT6 (Prop_lut6_I0_O)        0.124     2.210 f  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits/reset_countNbr_i_1/O
                         net (fo=1, routed)           0.000     2.210    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_nbrbits_n_1
    SLICE_X96Y72         FDPE                                         f  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countNbr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.594     2.931    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y72         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countNbr_reg/C
                         clock pessimism             -0.423     2.508    
                         clock uncertainty           -0.065     2.443    
    SLICE_X96Y72         FDPE (Setup_fdpe_C_D)        0.079     2.522    HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countNbr_reg
  -------------------------------------------------------------------
                         required time                          2.522    
                         arrival time                          -2.210    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg5/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/en_countFull2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.774ns (38.647%)  route 2.816ns (61.353%))
  Logic Levels:           6  (LDPE=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 2.930 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.767    -2.433    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg5/clk
    SLICE_X95Y72         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg5/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDCE (Prop_fdce_C_Q)         0.456    -1.977 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg5/Q_reg/Q
                         net (fo=3, routed)           0.964    -1.013    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg1/out_countFull[4]
    SLICE_X99Y74         LUT6 (Prop_lut6_I5_O)        0.124    -0.889 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg1/CMP_reg_i_5/O
                         net (fo=1, routed)           0.283    -0.606    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg10/Q_reg_0
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.124    -0.482 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg10/CMP_reg_i_3/O
                         net (fo=2, routed)           0.164    -0.318    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg15/Q_reg_1
    SLICE_X101Y74        LUT5 (Prop_lut5_I2_O)        0.124    -0.194 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg15/CMP_reg_i_2/O
                         net (fo=1, routed)           0.331     0.137    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle/Q_reg_0
    SLICE_X99Y74         LDPE (SetClr_ldpe_PRE_Q)     0.698     0.835 r  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle/CMP_reg/Q
                         net (fo=17, routed)          0.778     1.613    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle/out_cmpFull
    SLICE_X98Y72         LUT6 (Prop_lut6_I1_O)        0.124     1.737 f  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle/en_countFull2_i_3/O
                         net (fo=1, routed)           0.296     2.033    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle2/FSM_sequential_etat_reg[1]
    SLICE_X99Y73         LUT3 (Prop_lut3_I1_O)        0.124     2.157 r  HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle2/en_countFull2_i_1/O
                         net (fo=1, routed)           0.000     2.157    HDMI_bd_i/MessageSend_0/U0/messageUART/cmp_fullcycle2_n_5
    SLICE_X99Y73         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/en_countFull2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.593     2.930    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X99Y73         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/en_countFull2_reg/C
                         clock pessimism             -0.423     2.507    
                         clock uncertainty           -0.065     2.442    
    SLICE_X99Y73         FDCE (Setup_fdce_C_D)        0.032     2.474    HDMI_bd_i/MessageSend_0/U0/messageUART/en_countFull2_reg
  -------------------------------------------------------------------
                         required time                          2.474    
                         arrival time                          -2.157    
  -------------------------------------------------------------------
                         slack                                  0.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.596    -0.560    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X105Y73        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73        FDPE (Prop_fdpe_C_Q)         0.141    -0.419 r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.363    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X105Y73        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.864    -0.330    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X105Y73        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.560    
    SLICE_X105Y73        FDPE (Hold_fdpe_C_D)         0.075    -0.485    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.626    -0.530    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y71        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDPE (Prop_fdpe_C_Q)         0.141    -0.389 r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.333    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y71        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.896    -0.298    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y71        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.530    
    SLICE_X113Y71        FDPE (Hold_fdpe_C_D)         0.075    -0.455    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.631    -0.525    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y66        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.328    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y66        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.901    -0.293    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y66        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.525    
    SLICE_X113Y66        FDRE (Hold_fdre_C_D)         0.075    -0.450    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.630    -0.526    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X107Y66        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.329    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X107Y66        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.898    -0.296    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X107Y66        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.526    
    SLICE_X107Y66        FDPE (Hold_fdpe_C_D)         0.075    -0.451    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.596    -0.560    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X104Y73        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDPE (Prop_fdpe_C_Q)         0.164    -0.396 r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.340    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X104Y73        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.864    -0.330    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X104Y73        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.560    
    SLICE_X104Y73        FDPE (Hold_fdpe_C_D)         0.060    -0.500    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.635    -0.521    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X113Y58        FDSE                                         r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDSE (Prop_fdse_C_Q)         0.141    -0.380 r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/Q
                         net (fo=6, routed)           0.122    -0.258    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg__0[0]
    SLICE_X112Y58        LUT6 (Prop_lut6_I3_O)        0.045    -0.213 r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X112Y58        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.907    -0.287    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X112Y58        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism             -0.220    -0.508    
    SLICE_X112Y58        FDRE (Hold_fdre_C_D)         0.120    -0.388    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/registre1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[1].registreN/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.598    -0.558    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/registre1/clk
    SLICE_X94Y70         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/registre1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y70         FDCE (Prop_fdce_C_Q)         0.148    -0.410 r  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/registre1/q_reg/Q
                         net (fo=1, routed)           0.057    -0.352    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/registre1/reg_out_int_0
    SLICE_X94Y70         LUT2 (Prop_lut2_I1_O)        0.098    -0.254 r  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/registre1/q_i_1/O
                         net (fo=1, routed)           0.000    -0.254    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[1].registreN/mux_out_int_1
    SLICE_X94Y70         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[1].registreN/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.866    -0.328    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[1].registreN/clk
    SLICE_X94Y70         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[1].registreN/q_reg/C
                         clock pessimism             -0.229    -0.558    
    SLICE_X94Y70         FDCE (Hold_fdce_C_D)         0.121    -0.437    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[1].registreN/q_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg13/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg14/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.828%)  route 0.136ns (42.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.596    -0.560    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg13/clk
    SLICE_X101Y73        FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg13/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y73        FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg13/Q_reg/Q
                         net (fo=5, routed)           0.136    -0.283    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg13/Q_reg_0[0]
    SLICE_X100Y73        LUT5 (Prop_lut5_I0_O)        0.045    -0.238 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg13/Q_i_1__28/O
                         net (fo=1, routed)           0.000    -0.238    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg14/S14
    SLICE_X100Y73        FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg14/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.863    -0.331    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg14/clk
    SLICE_X100Y73        FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg14/Q_reg/C
                         clock pessimism             -0.215    -0.547    
    SLICE_X100Y73        FDCE (Hold_fdce_C_D)         0.121    -0.426    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg14/Q_reg
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg6/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg9/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.518%)  route 0.137ns (42.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.596    -0.560    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg6/clk
    SLICE_X101Y73        FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg6/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y73        FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg6/Q_reg/Q
                         net (fo=7, routed)           0.137    -0.281    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg8/Q_reg_1[0]
    SLICE_X100Y73        LUT5 (Prop_lut5_I1_O)        0.045    -0.236 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg8/Q_i_1__23/O
                         net (fo=1, routed)           0.000    -0.236    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg9/S9
    SLICE_X100Y73        FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg9/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.863    -0.331    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg9/clk
    SLICE_X100Y73        FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg9/Q_reg/C
                         clock pessimism             -0.215    -0.547    
    SLICE_X100Y73        FDCE (Hold_fdce_C_D)         0.121    -0.426    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg9/Q_reg
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg5/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.459%)  route 0.138ns (42.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.598    -0.558    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg2/clk
    SLICE_X101Y72        FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y72        FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg2/Q_reg/Q
                         net (fo=6, routed)           0.138    -0.279    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg4/Q_reg_0[2]
    SLICE_X100Y72        LUT6 (Prop_lut6_I1_O)        0.045    -0.234 r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg4/Q_i_1__19/O
                         net (fo=1, routed)           0.000    -0.234    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg5/S5
    SLICE_X100Y72        FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg5/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.865    -0.329    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg5/clk
    SLICE_X100Y72        FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg5/Q_reg/C
                         clock pessimism             -0.215    -0.545    
    SLICE_X100Y72        FDCE (Hold_fdce_C_D)         0.121    -0.424    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg5/Q_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HDMI_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X94Y72     HDMI_bd_i/MessageSend_0/U0/messageUART/FSM_sequential_etat_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X94Y72     HDMI_bd_i/MessageSend_0/U0/messageUART/FSM_sequential_etat_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X94Y72     HDMI_bd_i/MessageSend_0/U0/messageUART/FSM_sequential_etat_reg[2]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X97Y71     HDMI_bd_i/MessageSend_0/U0/messageUART/TX_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X105Y68    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X103Y75    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X105Y73    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y72     HDMI_bd_i/MessageSend_0/U0/messageUART/FSM_sequential_etat_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y72     HDMI_bd_i/MessageSend_0/U0/messageUART/FSM_sequential_etat_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y72     HDMI_bd_i/MessageSend_0/U0/messageUART/FSM_sequential_etat_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y72     HDMI_bd_i/MessageSend_0/U0/messageUART/FSM_sequential_etat_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y72     HDMI_bd_i/MessageSend_0/U0/messageUART/FSM_sequential_etat_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y72     HDMI_bd_i/MessageSend_0/U0/messageUART/FSM_sequential_etat_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y68    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X103Y75    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X105Y73    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X105Y73    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X97Y71     HDMI_bd_i/MessageSend_0/U0/messageUART/TX_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X97Y71     HDMI_bd_i/MessageSend_0/U0/messageUART/TX_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y68    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X105Y73    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X105Y73    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X95Y71     HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg8/Q_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X95Y71     HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg8/Q_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X104Y73    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X104Y73    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X96Y71     HDMI_bd_i/MessageSend_0/U0/messageUART/en_regDec_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HDMI_bd_clk_wiz_0_0
  To Clock:  clkfbout_HDMI_bd_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HDMI_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  HDMI_bd_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_HDMI_bd_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg10/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.668ns (24.584%)  route 2.049ns (75.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 2.928 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.767    -2.433    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y72         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDPE (Prop_fdpe_C_Q)         0.518    -1.915 r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/Q
                         net (fo=2, routed)           0.790    -1.125    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/reset_countFull
    SLICE_X94Y72         LUT1 (Prop_lut1_I0_O)        0.150    -0.975 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/Q_i_2__5/O
                         net (fo=16, routed)          1.259     0.284    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg10/reset_countFull_reg
    SLICE_X98Y74         FDCE                                         f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg10/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.591     2.928    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg10/clk
    SLICE_X98Y74         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg10/Q_reg/C
                         clock pessimism             -0.423     2.505    
                         clock uncertainty           -0.065     2.440    
    SLICE_X98Y74         FDCE (Recov_fdce_C_CLR)     -0.523     1.917    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg10/Q_reg
  -------------------------------------------------------------------
                         required time                          1.917    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg14/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.668ns (24.584%)  route 2.049ns (75.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 2.928 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.767    -2.433    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y72         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDPE (Prop_fdpe_C_Q)         0.518    -1.915 r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/Q
                         net (fo=2, routed)           0.790    -1.125    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/reset_countFull
    SLICE_X94Y72         LUT1 (Prop_lut1_I0_O)        0.150    -0.975 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/Q_i_2__5/O
                         net (fo=16, routed)          1.259     0.284    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg14/reset_countFull_reg
    SLICE_X98Y74         FDCE                                         f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg14/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.591     2.928    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg14/clk
    SLICE_X98Y74         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg14/Q_reg/C
                         clock pessimism             -0.423     2.505    
                         clock uncertainty           -0.065     2.440    
    SLICE_X98Y74         FDCE (Recov_fdce_C_CLR)     -0.523     1.917    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg14/Q_reg
  -------------------------------------------------------------------
                         required time                          1.917    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg15/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.668ns (24.584%)  route 2.049ns (75.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 2.928 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.767    -2.433    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y72         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDPE (Prop_fdpe_C_Q)         0.518    -1.915 r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/Q
                         net (fo=2, routed)           0.790    -1.125    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/reset_countFull
    SLICE_X94Y72         LUT1 (Prop_lut1_I0_O)        0.150    -0.975 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/Q_i_2__5/O
                         net (fo=16, routed)          1.259     0.284    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg15/reset_countFull_reg
    SLICE_X98Y74         FDCE                                         f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg15/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.591     2.928    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg15/clk
    SLICE_X98Y74         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg15/Q_reg/C
                         clock pessimism             -0.423     2.505    
                         clock uncertainty           -0.065     2.440    
    SLICE_X98Y74         FDCE (Recov_fdce_C_CLR)     -0.523     1.917    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg15/Q_reg
  -------------------------------------------------------------------
                         required time                          1.917    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg9/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.668ns (24.584%)  route 2.049ns (75.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 2.928 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.767    -2.433    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y72         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDPE (Prop_fdpe_C_Q)         0.518    -1.915 r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/Q
                         net (fo=2, routed)           0.790    -1.125    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/reset_countFull
    SLICE_X94Y72         LUT1 (Prop_lut1_I0_O)        0.150    -0.975 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/Q_i_2__5/O
                         net (fo=16, routed)          1.259     0.284    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg9/reset_countFull_reg
    SLICE_X98Y74         FDCE                                         f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg9/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.591     2.928    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg9/clk
    SLICE_X98Y74         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg9/Q_reg/C
                         clock pessimism             -0.423     2.505    
                         clock uncertainty           -0.065     2.440    
    SLICE_X98Y74         FDCE (Recov_fdce_C_CLR)     -0.523     1.917    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg9/Q_reg
  -------------------------------------------------------------------
                         required time                          1.917    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg6/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.668ns (27.517%)  route 1.760ns (72.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 2.928 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.767    -2.433    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y72         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDPE (Prop_fdpe_C_Q)         0.518    -1.915 r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/Q
                         net (fo=2, routed)           0.790    -1.125    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/reset_countFull
    SLICE_X94Y72         LUT1 (Prop_lut1_I0_O)        0.150    -0.975 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/Q_i_2__5/O
                         net (fo=16, routed)          0.969    -0.006    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg6/reset_countFull_reg
    SLICE_X97Y74         FDCE                                         f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg6/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.591     2.928    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg6/clk
    SLICE_X97Y74         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg6/Q_reg/C
                         clock pessimism             -0.386     2.542    
                         clock uncertainty           -0.065     2.477    
    SLICE_X97Y74         FDCE (Recov_fdce_C_CLR)     -0.609     1.868    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg6/Q_reg
  -------------------------------------------------------------------
                         required time                          1.868    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg3/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.642ns (24.345%)  route 1.995ns (75.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 2.930 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.770    -2.430    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y71         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y71         FDPE (Prop_fdpe_C_Q)         0.518    -1.912 r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull2_reg/Q
                         net (fo=2, routed)           1.053    -0.859    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg0/reset_countFull2
    SLICE_X100Y74        LUT1 (Prop_lut1_I0_O)        0.124    -0.735 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg0/Q_i_2__7/O
                         net (fo=16, routed)          0.942     0.207    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg3/reset_countFull2_reg
    SLICE_X98Y73         FDCE                                         f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg3/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.593     2.930    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg3/clk
    SLICE_X98Y73         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg3/Q_reg/C
                         clock pessimism             -0.423     2.507    
                         clock uncertainty           -0.065     2.442    
    SLICE_X98Y73         FDCE (Recov_fdce_C_CLR)     -0.319     2.123    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg3/Q_reg
  -------------------------------------------------------------------
                         required time                          2.123    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg8/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.642ns (24.345%)  route 1.995ns (75.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 2.930 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.770    -2.430    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y71         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y71         FDPE (Prop_fdpe_C_Q)         0.518    -1.912 r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull2_reg/Q
                         net (fo=2, routed)           1.053    -0.859    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg0/reset_countFull2
    SLICE_X100Y74        LUT1 (Prop_lut1_I0_O)        0.124    -0.735 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg0/Q_i_2__7/O
                         net (fo=16, routed)          0.942     0.207    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg8/reset_countFull2_reg
    SLICE_X98Y73         FDCE                                         f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg8/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.593     2.930    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg8/clk
    SLICE_X98Y73         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg8/Q_reg/C
                         clock pessimism             -0.423     2.507    
                         clock uncertainty           -0.065     2.442    
    SLICE_X98Y73         FDCE (Recov_fdce_C_CLR)     -0.319     2.123    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg8/Q_reg
  -------------------------------------------------------------------
                         required time                          2.123    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.668ns (29.181%)  route 1.621ns (70.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 2.930 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.767    -2.433    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y72         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDPE (Prop_fdpe_C_Q)         0.518    -1.915 r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/Q
                         net (fo=2, routed)           0.790    -1.125    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/reset_countFull
    SLICE_X94Y72         LUT1 (Prop_lut1_I0_O)        0.150    -0.975 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/Q_i_2__5/O
                         net (fo=16, routed)          0.831    -0.144    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/Q_reg_0
    SLICE_X97Y73         FDCE                                         f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.593     2.930    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/clk
    SLICE_X97Y73         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/Q_reg/C
                         clock pessimism             -0.386     2.544    
                         clock uncertainty           -0.065     2.479    
    SLICE_X97Y73         FDCE (Recov_fdce_C_CLR)     -0.609     1.870    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/Q_reg
  -------------------------------------------------------------------
                         required time                          1.870    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg1/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.668ns (29.181%)  route 1.621ns (70.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 2.930 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.767    -2.433    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y72         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDPE (Prop_fdpe_C_Q)         0.518    -1.915 r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/Q
                         net (fo=2, routed)           0.790    -1.125    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/reset_countFull
    SLICE_X94Y72         LUT1 (Prop_lut1_I0_O)        0.150    -0.975 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/Q_i_2__5/O
                         net (fo=16, routed)          0.831    -0.144    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg1/reset_countFull_reg
    SLICE_X97Y73         FDCE                                         f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.593     2.930    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg1/clk
    SLICE_X97Y73         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg1/Q_reg/C
                         clock pessimism             -0.386     2.544    
                         clock uncertainty           -0.065     2.479    
    SLICE_X97Y73         FDCE (Recov_fdce_C_CLR)     -0.609     1.870    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg1/Q_reg
  -------------------------------------------------------------------
                         required time                          1.870    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg11/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.668ns (29.335%)  route 1.609ns (70.665%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 2.928 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.767    -2.433    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y72         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDPE (Prop_fdpe_C_Q)         0.518    -1.915 r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_countFull_reg/Q
                         net (fo=2, routed)           0.790    -1.125    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/reset_countFull
    SLICE_X94Y72         LUT1 (Prop_lut1_I0_O)        0.150    -0.975 f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/Q_i_2__5/O
                         net (fo=16, routed)          0.819    -0.156    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg11/reset_countFull_reg
    SLICE_X100Y74        FDCE                                         f  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg11/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         1.591     2.928    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg11/clk
    SLICE_X100Y74        FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg11/Q_reg/C
                         clock pessimism             -0.423     2.505    
                         clock uncertainty           -0.065     2.440    
    SLICE_X100Y74        FDCE (Recov_fdce_C_CLR)     -0.523     1.917    HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg11/Q_reg
  -------------------------------------------------------------------
                         required time                          1.917    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  2.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.630    -0.526    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X107Y66        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDPE (Prop_fdpe_C_Q)         0.128    -0.398 f  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.278    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X107Y67        FDCE                                         f  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.897    -0.297    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X107Y67        FDCE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.215    -0.513    
    SLICE_X107Y67        FDCE (Remov_fdce_C_CLR)     -0.146    -0.659    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[5].registreN/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.142%)  route 0.184ns (52.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.597    -0.559    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y72         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDPE (Prop_fdpe_C_Q)         0.164    -0.395 f  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/Q
                         net (fo=9, routed)           0.184    -0.211    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[5].registreN/reset
    SLICE_X94Y71         FDCE                                         f  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[5].registreN/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.865    -0.329    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[5].registreN/clk
    SLICE_X94Y71         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[5].registreN/q_reg/C
                         clock pessimism             -0.215    -0.545    
    SLICE_X94Y71         FDCE (Remov_fdce_C_CLR)     -0.067    -0.612    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[5].registreN/q_reg
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[6].registreN/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.142%)  route 0.184ns (52.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.597    -0.559    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y72         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDPE (Prop_fdpe_C_Q)         0.164    -0.395 f  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/Q
                         net (fo=9, routed)           0.184    -0.211    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[6].registreN/reset
    SLICE_X94Y71         FDCE                                         f  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[6].registreN/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.865    -0.329    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[6].registreN/clk
    SLICE_X94Y71         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[6].registreN/q_reg/C
                         clock pessimism             -0.215    -0.545    
    SLICE_X94Y71         FDCE (Remov_fdce_C_CLR)     -0.067    -0.612    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[6].registreN/q_reg
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[7].registreN/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.142%)  route 0.184ns (52.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.597    -0.559    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y72         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDPE (Prop_fdpe_C_Q)         0.164    -0.395 f  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/Q
                         net (fo=9, routed)           0.184    -0.211    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[7].registreN/reset
    SLICE_X94Y71         FDCE                                         f  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[7].registreN/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.865    -0.329    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[7].registreN/clk
    SLICE_X94Y71         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[7].registreN/q_reg/C
                         clock pessimism             -0.215    -0.545    
    SLICE_X94Y71         FDCE (Remov_fdce_C_CLR)     -0.067    -0.612    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[7].registreN/q_reg
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[1].registreN/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.801%)  route 0.238ns (59.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.597    -0.559    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y72         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDPE (Prop_fdpe_C_Q)         0.164    -0.395 f  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/Q
                         net (fo=9, routed)           0.238    -0.157    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[1].registreN/reset
    SLICE_X94Y70         FDCE                                         f  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[1].registreN/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.866    -0.328    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[1].registreN/clk
    SLICE_X94Y70         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[1].registreN/q_reg/C
                         clock pessimism             -0.215    -0.544    
    SLICE_X94Y70         FDCE (Remov_fdce_C_CLR)     -0.067    -0.611    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[1].registreN/q_reg
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[2].registreN/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.801%)  route 0.238ns (59.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.597    -0.559    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y72         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDPE (Prop_fdpe_C_Q)         0.164    -0.395 f  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/Q
                         net (fo=9, routed)           0.238    -0.157    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[2].registreN/reset
    SLICE_X94Y70         FDCE                                         f  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[2].registreN/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.866    -0.328    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[2].registreN/clk
    SLICE_X94Y70         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[2].registreN/q_reg/C
                         clock pessimism             -0.215    -0.544    
    SLICE_X94Y70         FDCE (Remov_fdce_C_CLR)     -0.067    -0.611    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[2].registreN/q_reg
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[3].registreN/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.801%)  route 0.238ns (59.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.597    -0.559    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y72         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDPE (Prop_fdpe_C_Q)         0.164    -0.395 f  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/Q
                         net (fo=9, routed)           0.238    -0.157    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[3].registreN/reset
    SLICE_X94Y70         FDCE                                         f  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[3].registreN/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.866    -0.328    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[3].registreN/clk
    SLICE_X94Y70         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[3].registreN/q_reg/C
                         clock pessimism             -0.215    -0.544    
    SLICE_X94Y70         FDCE (Remov_fdce_C_CLR)     -0.067    -0.611    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[3].registreN/q_reg
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[4].registreN/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.801%)  route 0.238ns (59.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.597    -0.559    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y72         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDPE (Prop_fdpe_C_Q)         0.164    -0.395 f  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/Q
                         net (fo=9, routed)           0.238    -0.157    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[4].registreN/reset
    SLICE_X94Y70         FDCE                                         f  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[4].registreN/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.866    -0.328    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[4].registreN/clk
    SLICE_X94Y70         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[4].registreN/q_reg/C
                         clock pessimism             -0.215    -0.544    
    SLICE_X94Y70         FDCE (Remov_fdce_C_CLR)     -0.067    -0.611    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/reg_dec_parametrisable[4].registreN/q_reg
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/registre1/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.801%)  route 0.238ns (59.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.597    -0.559    HDMI_bd_i/MessageSend_0/U0/messageUART/clk
    SLICE_X96Y72         FDPE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDPE (Prop_fdpe_C_Q)         0.164    -0.395 f  HDMI_bd_i/MessageSend_0/U0/messageUART/reset_regDec_reg/Q
                         net (fo=9, routed)           0.238    -0.157    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/registre1/reset
    SLICE_X94Y70         FDCE                                         f  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/registre1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.866    -0.328    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/registre1/clk
    SLICE_X94Y70         FDCE                                         r  HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/registre1/q_reg/C
                         clock pessimism             -0.215    -0.544    
    SLICE_X94Y70         FDCE (Remov_fdce_C_CLR)     -0.067    -0.611    HDMI_bd_i/MessageSend_0/U0/messageUART/regOut/registre1/q_reg
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.259%)  route 0.198ns (60.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.626    -0.530    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y71        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.203    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y69        FDPE                                         f  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  HDMI_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    HDMI_bd_i/clk_wiz_0/inst/clk_in1_HDMI_bd_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=237, routed)         0.898    -0.296    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y69        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.514    
    SLICE_X113Y69        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.663    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.459    





