[SYSTEM]
BUS=AXI
NAME=mi250
VERSION=v1_00_a
ADDRESS=6:2
DEFAULT_DATA=X"00000000"
RESET=CoreReset
BYTE_ENABLE=TRUE
LYR_IPCORE_STYLE=TRUE

[MEMORY_MAP]

"00000"=CORE_ID, core id
"00001"=CORE_RST, core reset
"00010"=ADCCTRL, ADC control register
"00011"=PLLCTRL, PLL control register
"00100"=SPIREG, SPI register
"00101"=SPICTRL, SPI Control Register
"00110"=SPIDATA0, SPI Data 0 Register
"00111"=SPIDATA1, Spi Data 1 Register
"01000"=SPIDATA2, Spi Data 2 Register
"01001"=SPIDATA3, Spi Data 3 Register
"01010"=SPIDATA4, Spi Data 4 Register
"01011"=SPIDATA5, Spi Data 5 Register
"01100"=SPICS, Spi Chip Select Register
"01101"=SPIDIV, Spi Clock Div Register
"01110"=ADCCTRL12, ADC Channel A-B control
"01111"=ADCCTRL34, ADC Channel C-D control
"10000"=ADCCTRL56, ADC Channel E-F control
"10001"=ADCCTRL78, ADC Channel G-H control
"10010"=MONCTRL, Voltage/temp monitor control
"10011"=CLKFREQ, Test clock frequencies
"10100"=ADC1234FREQ, ADC 1234 clock frequencies
"10101"=ADC5678FREQ, ADC 5678 clock frequencies


[CORE_ID]
31:0=coreId,R,C,X"C2500201", core id 16 MSB bits core version 16 LSB bits

[CORE_RST]
31:4=rsvd,R,C,"0000000000000000000000000000",Reserved
3=clock_master,R,I,'0', Indicates if the MI250 is a clock master module and it is the master of its own sampling clock
2:1=FmcConnector,R,I,"00",Fmc connector used by this MI250 instance
0=CoreResetPulse,P,O,'0', Core global reset Pulse

[ADCCTRL]
31:8=AdcRsvd,R,C,"000000000000000000000000",Reserved
7:6=TestMode,RW,O,"00",Test mode
5=ChArmed,RW,O,'0',Channel armed
4:2=Rsvd,R,C,"000",Reserved
1=TriggerToFpga,R,I,'0',Trigger to FPGA
0=AdcSpiReset,RW,O,'0',Shared ADC SPI reset

[PLLCTRL]
31:4=PllRsvd,R,C,"0000000000000000000000000000",Reserved
3=VcoPwrEn,RW,O,'0',VCO Power Supply Enable
2=PllRefEn,RW,O,'0',PLL Reference Clock Enable
1=PllFunction,RW,O,'1',Pll Function
0=PllStatus,R,I,'0',PLL Status

[SPIREG]
31:15=SpiRsvd1,R,C,"00000000000000000",Reserved
14=SpiAck2,R,I,'0', SPI Acknowledge
13=SpiGnt2,R,I,'0', SPI Grant
12=SpiReq2,RW,O,'0', SPI Request
11=SpiBusy,R,I,'0', SPI busy
10=SpiUpdaterBusy,R,I,'0', SPI updater busy
9:0=SpiRsvd2,R,C,"0000000000", Reserved 1

[SPICTRL]
31:0=SPI0,R,C,iv32_Spi2PlbData_p, SPI Control Register

[SPIDATA0]
31:0=SPI1,R,C,iv32_Spi2PlbData_p, SPI Data 0 Register

[SPIDATA1]
31:0=SPI2,R,C,iv32_Spi2PlbData_p, SPI Data 1 Register

[SPIDATA2]
31:0=SPI3,R,C,iv32_Spi2PlbData_p, SPI Data 2 Register

[SPIDATA3]
31:0=SPI4,R,C,iv32_Spi2PlbData_p, SPI Data 3 Register

[SPIDATA4]
31:0=SPI5,R,C,iv32_Spi2PlbData_p, SPI Data 4 Register

[SPIDATA5]
31:0=SPI6,R,C,iv32_Spi2PlbData_p, SPI Data 5 Register

[SPICS]
31:0=SPI7,R,C,iv32_Spi2PlbData_p, SPI Chip Select Register

[SPIDIV]
31:0=SPI8,R,C,iv32_Spi2PlbData_p, SPI Clock Div Register

[ADCCTRL12]
31:24=Adc12Rsvd,R,C,"00000000",Reserved
23=Adc12BitSlip,RW,O,'0', ADC 12 bitslip
22:21=Adc12PatternError,R,I,"00",Pattern error
20:16=Adc12ClkIdelayValue,RW,O,"00000",IDELAY clk 12
15:11=Adc12IdelayValue,RW,O,"00000",IDELAY data 12
10=Adc12MmcmRst,RW,O,'0', ADC MMCM reset
9=Adc12MmcmLocked,R,I,'0', ADC MMCM locked
8:0=Adc12Rsvd1,R,C,"000000000", Reserved

[ADCCTRL34]
31:24=Adc34Rsvd,R,C,"00000000",Reserved
23=Adc34BitSlip,RW,O,'0', ADC 34 bitslip
22:21=Adc34PatternError,R,I,"00",Pattern error
20:16=Adc34ClkIdelayValue,RW,O,"00000",IDELAY clk 34
15:11=Adc34IdelayValue,RW,O,"00000",IDELAY data 34
10=Adc34MmcmRst,RW,O,'0', ADC MMCM reset
9=Adc34MmcmLocked,R,I,'0', ADC MMCM locked
8:0=Adc34Rsvd1,R,C,"000000000", Reserved

[ADCCTRL56]
31:24=Adc56Rsvd,R,C,"00000000",Reserved
23=Adc56BitSlip,RW,O,'0', ADC 56 bitslip
22:21=Adc56PatternError,R,I,"00",Pattern error
20:16=Adc56ClkIdelayValue,RW,O,"00000",IDELAY clk 56
15:11=Adc56IdelayValue,RW,O,"00000",IDELAY data 56
10=Adc56MmcmRst,RW,O,'0', ADC MMCM reset
9=Adc56MmcmLocked,R,I,'0', ADC MMCM locked
8:0=Adc56Rsvd1,R,C,"000000000", Reserved

[ADCCTRL78]
31:24=Adc78Rsvd,R,C,"00000000",Reserved
23=Adc78BitSlip,RW,O,'0', ADC 78 bitslip
22:21=Adc78PatternError,R,I,"00",Pattern error
20:16=Adc78ClkIdelayValue,RW,O,"00000",IDELAY clk 78
15:11=Adc78IdelayValue,RW,O,"00000",IDELAY data 78
10=Adc78MmcmRst,RW,O,'0', ADC MMCM reset
9=Adc78MmcmLocked,R,I,'0', ADC MMCM locked
8:0=Adc78Rsvd1,R,C,"000000000", Reserved

[MONCTRL]
31:1=MonRsvd,R,C,"0000000000000000000000000000000",Reserved
0=MonInterrupt,R,I,'0', Monitor interrupt

[CLKFREQ]
31:16=ClkToFpgaFreq,R,I,"0000000000000000",Clock to FPGA frequency
15:0=ExternClkFreq,R,I,"0000000000000000",External Clock frequency

[ADC1234FREQ]
31:16=Adc34ClkFreq,R,I,"0000000000000000",ADC channel 3 and 4 clock frequency
15:0=Adc12ClkFreq,R,I,"0000000000000000",ADC channel 1 and 2 clock frequency

[ADC5678FREQ]
31:16=Adc78ClkFreq,R,I,"0000000000000000",ADC channel 7 and 8 clock frequency
15:0=Adc56ClkFreq,R,I,"0000000000000000",ADC channel 5 and 6 clock frequency