TimeQuest Timing Analyzer report for LOGGER
Thu Sep 03 01:28:06 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 12. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 14. Slow Model Setup: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 15. Slow Model Setup: 'usonic[9]'
 16. Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 17. Slow Model Hold: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 18. Slow Model Hold: 'usonic[9]'
 19. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 20. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 21. Slow Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 22. Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 23. Slow Model Minimum Pulse Width: 'usonic[9]'
 24. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 25. Slow Model Minimum Pulse Width: 'iCLK_50'
 26. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Fast Model Setup Summary
 34. Fast Model Hold Summary
 35. Fast Model Recovery Summary
 36. Fast Model Removal Summary
 37. Fast Model Minimum Pulse Width Summary
 38. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 39. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 40. Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 41. Fast Model Setup: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 42. Fast Model Setup: 'usonic[9]'
 43. Fast Model Hold: 'usonic[9]'
 44. Fast Model Hold: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 45. Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 46. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 47. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 48. Fast Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 49. Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 50. Fast Model Minimum Pulse Width: 'usonic[9]'
 51. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 52. Fast Model Minimum Pulse Width: 'iCLK_50'
 53. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Propagation Delay
 59. Minimum Propagation Delay
 60. Multicorner Timing Analysis Summary
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Progagation Delay
 66. Minimum Progagation Delay
 67. Setup Transfers
 68. Hold Transfers
 69. Report TCCS
 70. Report RSKM
 71. Unconstrained Paths
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; LOGGER                                                             ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; Clock Name                              ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                    ; Targets                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; Generated ; 14.285 ; 70.0 MHz   ; 0.000 ; 7.142  ; 50.00      ; 5         ; 7           ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[0] } ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; Generated ; 24.285 ; 41.18 MHz  ; 0.000 ; 12.142 ; 50.00      ; 17        ; 14          ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[1] } ;
; iCLK_50                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { iCLK_50 }                                 ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_ADC:ADC0_instant|CLK_16[1] }   ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] } ;
; usonic[9]                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { usonic[9] }                               ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                       ;
+------------+-----------------+-----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note ;
+------------+-----------------+-----------------------------------------+------+
; 137.67 MHz ; 137.67 MHz      ; CLKPLL_inst|altpll_component|pll|clk[0] ;      ;
; 359.2 MHz  ; 359.2 MHz       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;      ;
; 377.07 MHz ; 377.07 MHz      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;      ;
; 419.82 MHz ; 419.82 MHz      ; usonic[9]                               ;      ;
; 494.56 MHz ; 494.56 MHz      ; CLKPLL_inst|altpll_component|pll|clk[1] ;      ;
+------------+-----------------+-----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[1] ; -5.136 ; -5.463        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -4.588 ; -263.832      ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -3.887 ; -64.715       ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -1.652 ; -63.185       ;
; usonic[9]                               ; -1.382 ; -13.820       ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -1.260 ; -1.979        ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -1.208 ; -1.208        ;
; usonic[9]                               ; -1.172 ; -11.720       ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.049 ; -0.098        ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.102  ; 0.000         ;
+-----------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -0.500 ; -56.000       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -0.500 ; -25.000       ;
; usonic[9]                               ; -0.500 ; -10.000       ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 5.015  ; 0.000         ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; 11.142 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                                          ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node     ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -5.136 ; counter_burst[8] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -3.701     ; 1.476      ;
; -4.998 ; counter_burst[6] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -3.701     ; 1.338      ;
; -4.903 ; counter_burst[9] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -3.701     ; 1.243      ;
; -4.863 ; counter_burst[7] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -3.701     ; 1.203      ;
; -4.602 ; counter_burst[5] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -3.701     ; 0.942      ;
; -0.752 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.176      ; 1.219      ;
; -0.752 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.176      ; 1.219      ;
; -0.327 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.175      ; 0.793      ;
; -0.327 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.175      ; 0.793      ;
; 22.263 ; usonic[1]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 2.058      ;
; 22.295 ; usonic[0]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 2.026      ;
; 22.334 ; usonic[1]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.987      ;
; 22.366 ; usonic[2]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.955      ;
; 22.366 ; usonic[0]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.955      ;
; 22.405 ; usonic[1]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.916      ;
; 22.437 ; usonic[2]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.884      ;
; 22.437 ; usonic[0]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.884      ;
; 22.476 ; usonic[1]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.845      ;
; 22.483 ; usonic[3]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.838      ;
; 22.508 ; usonic[2]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.813      ;
; 22.508 ; usonic[0]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.813      ;
; 22.547 ; usonic[1]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.774      ;
; 22.554 ; usonic[3]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.767      ;
; 22.579 ; usonic[2]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.742      ;
; 22.579 ; usonic[0]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.742      ;
; 22.594 ; usonic[4]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.727      ;
; 22.618 ; usonic[1]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.703      ;
; 22.625 ; usonic[5]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.696      ;
; 22.625 ; usonic[3]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.696      ;
; 22.650 ; usonic[2]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.671      ;
; 22.650 ; usonic[0]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.671      ;
; 22.665 ; usonic[4]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.656      ;
; 22.689 ; usonic[1]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.632      ;
; 22.696 ; usonic[5]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.625      ;
; 22.696 ; usonic[3]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.625      ;
; 22.721 ; usonic[2]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.600      ;
; 22.721 ; usonic[0]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.600      ;
; 22.735 ; usonic[6]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.586      ;
; 22.736 ; usonic[4]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.585      ;
; 22.767 ; usonic[7]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.554      ;
; 22.767 ; usonic[5]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.554      ;
; 22.767 ; usonic[3]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.554      ;
; 22.792 ; usonic[2]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.529      ;
; 22.806 ; usonic[6]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.515      ;
; 22.807 ; usonic[4]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.514      ;
; 22.838 ; usonic[7]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.483      ;
; 22.838 ; usonic[5]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.483      ;
; 22.838 ; usonic[3]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.483      ;
; 22.848 ; usonic[1]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.473      ;
; 22.877 ; usonic[8]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.444      ;
; 22.877 ; usonic[6]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.444      ;
; 22.878 ; usonic[4]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.443      ;
; 22.880 ; usonic[0]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.441      ;
; 23.224 ; usonic[7]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.097      ;
; 23.224 ; usonic[5]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.097      ;
; 23.224 ; usonic[3]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.097      ;
; 23.235 ; usonic[1]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.086      ;
; 23.260 ; usonic[8]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.061      ;
; 23.260 ; usonic[6]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.061      ;
; 23.261 ; usonic[4]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.060      ;
; 23.263 ; usonic[0]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.058      ;
; 23.267 ; usonic[2]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.054      ;
; 23.664 ; usonic[0]        ; usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.657      ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                                                                                                   ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -4.588 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.143     ; 2.415      ;
; -4.474 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.153     ; 2.291      ;
; -4.447 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.143     ; 2.274      ;
; -4.444 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.132     ; 2.282      ;
; -4.428 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.138     ; 2.260      ;
; -4.416 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.124     ; 2.262      ;
; -4.404 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.151     ; 2.223      ;
; -4.388 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.153     ; 2.205      ;
; -4.363 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.165     ; 2.168      ;
; -4.352 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.130     ; 2.192      ;
; -4.333 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.127     ; 2.176      ;
; -4.237 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.157     ; 2.050      ;
; -4.237 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.134     ; 2.073      ;
; -4.227 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.139     ; 2.058      ;
; -4.201 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.144     ; 2.027      ;
; -4.197 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.140     ; 2.027      ;
; -4.188 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.148     ; 2.010      ;
; -4.183 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.128     ; 2.025      ;
; -4.176 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.127     ; 2.019      ;
; -4.160 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.137     ; 1.993      ;
; -4.145 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.129     ; 1.986      ;
; -4.136 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.130     ; 1.976      ;
; -4.114 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.126     ; 1.958      ;
; -4.109 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.134     ; 1.945      ;
; -4.108 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.131     ; 1.947      ;
; -4.108 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.129     ; 1.949      ;
; -4.100 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.129     ; 1.941      ;
; -4.091 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.129     ; 1.932      ;
; -4.089 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.123     ; 1.936      ;
; -4.056 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.122     ; 1.904      ;
; -4.036 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.173     ; 1.833      ;
; -4.022 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.143     ; 1.849      ;
; -4.013 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.185     ; 1.798      ;
; -3.984 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.162     ; 1.792      ;
; -3.923 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.162     ; 1.731      ;
; -3.867 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.153     ; 1.684      ;
; -3.746 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.167     ; 1.549      ;
; -3.726 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.171     ; 1.525      ;
; -3.721 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.154     ; 1.537      ;
; -3.705 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.138     ; 1.537      ;
; -3.690 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.155     ; 1.505      ;
; -3.688 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.158     ; 1.500      ;
; -3.686 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.138     ; 1.518      ;
; -3.673 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.141     ; 1.502      ;
; -3.662 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.141     ; 1.491      ;
; -3.657 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.135     ; 1.492      ;
; -3.446 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.159     ; 1.257      ;
; -3.446 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[15] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.147     ; 1.269      ;
; -3.432 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.150     ; 1.252      ;
; -3.426 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.144     ; 1.252      ;
; -3.423 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.132     ; 1.261      ;
; -3.421 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[15] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.125     ; 1.266      ;
; -3.413 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.131     ; 1.252      ;
; -3.412 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.142     ; 1.240      ;
; -3.410 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.139     ; 1.241      ;
; -3.395 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[15] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.128     ; 1.237      ;
; -3.387 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.148     ; 1.209      ;
; -3.377 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.143     ; 1.204      ;
; -3.368 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.143     ; 1.195      ;
; -3.360 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.143     ; 1.187      ;
; -3.353 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.133     ; 1.190      ;
; -3.103 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[15] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.132     ; 0.941      ;
; -3.102 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.131     ; 0.941      ;
; -3.100 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.132     ; 0.938      ;
; -2.967 ; SPI_MASTER_UC:mbed_instant|FIN                ; MBED_FIN_PREV                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.200     ; 0.808      ;
; -2.967 ; SPI_MASTER_UC:mbed_instant|FIN                ; MBED_FIN_EDGE                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.200     ; 0.808      ;
; -2.965 ; SPI_MASTER_UC:mbed_instant|FIN                ; MBED_ON                                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.200     ; 0.806      ;
; -2.955 ; SPI_MASTER_ADC:ADC0_instant|FIN               ; WR_PREV                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.199     ; 0.797      ;
; -2.954 ; SPI_MASTER_ADC:ADC0_instant|FIN               ; WR_EDGE                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.199     ; 0.796      ;
; -0.176 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.190      ; 0.657      ;
; -0.176 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.190      ; 0.657      ;
; -0.176 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]         ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.190      ; 0.657      ;
; -0.176 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]         ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.190      ; 0.657      ;
; 7.021  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.041      ; 7.270      ;
; 7.021  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.041      ; 7.270      ;
; 7.021  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.041      ; 7.270      ;
; 7.021  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.041      ; 7.270      ;
; 7.021  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.041      ; 7.270      ;
; 7.021  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.041      ; 7.270      ;
; 7.021  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.041      ; 7.270      ;
; 7.021  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.041      ; 7.270      ;
; 7.021  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.041      ; 7.270      ;
; 7.021  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.041      ; 7.270      ;
; 7.021  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.041      ; 7.270      ;
; 7.021  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.041      ; 7.270      ;
; 7.033  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 7.262      ;
; 7.033  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 7.262      ;
; 7.033  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 7.262      ;
; 7.033  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 7.262      ;
; 7.033  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 7.262      ;
; 7.033  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 7.262      ;
; 7.033  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 7.262      ;
; 7.033  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 7.262      ;
; 7.033  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 7.262      ;
; 7.033  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 7.262      ;
; 7.033  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 7.262      ;
; 7.033  ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 7.262      ;
; 7.066  ; RST                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.032      ; 7.216      ;
; 7.066  ; RST                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.032      ; 7.216      ;
; 7.066  ; RST                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.032      ; 7.216      ;
+--------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.887 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 6.059      ;
; -3.887 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 6.059      ;
; -3.887 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 6.059      ;
; -3.887 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 6.059      ;
; -3.887 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg4   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 6.059      ;
; -3.887 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg5   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 6.059      ;
; -3.887 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg6   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 6.059      ;
; -3.887 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg7   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 6.059      ;
; -3.887 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg8   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 6.059      ;
; -3.887 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg9   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 6.059      ;
; -3.887 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg10  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 6.059      ;
; -3.887 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg11  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 6.059      ;
; -3.789 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.978      ;
; -3.789 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.978      ;
; -3.789 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.978      ;
; -3.789 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.978      ;
; -3.789 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.978      ;
; -3.789 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.978      ;
; -3.789 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.978      ;
; -3.789 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.978      ;
; -3.789 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.978      ;
; -3.789 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.978      ;
; -3.789 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.978      ;
; -3.789 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.978      ;
; -3.788 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.141      ; 5.970      ;
; -3.788 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.141      ; 5.970      ;
; -3.788 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.141      ; 5.970      ;
; -3.788 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.141      ; 5.970      ;
; -3.788 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg4   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.141      ; 5.970      ;
; -3.788 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg5   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.141      ; 5.970      ;
; -3.788 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg6   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.141      ; 5.970      ;
; -3.788 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg7   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.141      ; 5.970      ;
; -3.788 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg8   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.141      ; 5.970      ;
; -3.788 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg9   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.141      ; 5.970      ;
; -3.788 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg10  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.141      ; 5.970      ;
; -3.788 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg11  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.141      ; 5.970      ;
; -3.733 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.917      ;
; -3.733 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.917      ;
; -3.733 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.917      ;
; -3.733 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.917      ;
; -3.733 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.917      ;
; -3.733 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.917      ;
; -3.733 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.917      ;
; -3.733 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.917      ;
; -3.733 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.917      ;
; -3.733 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.917      ;
; -3.733 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.917      ;
; -3.733 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.917      ;
; -3.723 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.895      ;
; -3.723 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.895      ;
; -3.723 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.895      ;
; -3.723 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.895      ;
; -3.723 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.895      ;
; -3.723 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.895      ;
; -3.723 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.895      ;
; -3.723 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.895      ;
; -3.723 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.895      ;
; -3.723 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.895      ;
; -3.723 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.895      ;
; -3.723 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.895      ;
; -3.711 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.146      ; 5.898      ;
; -3.711 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.146      ; 5.898      ;
; -3.711 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.146      ; 5.898      ;
; -3.711 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.146      ; 5.898      ;
; -3.711 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.146      ; 5.898      ;
; -3.711 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.146      ; 5.898      ;
; -3.711 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.146      ; 5.898      ;
; -3.711 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.146      ; 5.898      ;
; -3.711 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.146      ; 5.898      ;
; -3.711 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.146      ; 5.898      ;
; -3.711 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.146      ; 5.898      ;
; -3.711 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.146      ; 5.898      ;
; -3.708 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.892      ;
; -3.708 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.892      ;
; -3.708 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.892      ;
; -3.708 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.892      ;
; -3.708 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg4   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.892      ;
; -3.708 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg5   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.892      ;
; -3.708 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg6   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.892      ;
; -3.708 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg7   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.892      ;
; -3.708 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg8   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.892      ;
; -3.708 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg9   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.892      ;
; -3.708 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg10  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.892      ;
; -3.708 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg11  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.143      ; 5.892      ;
; -3.692 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.130      ; 5.863      ;
; -3.692 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.130      ; 5.863      ;
; -3.692 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.130      ; 5.863      ;
; -3.692 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.130      ; 5.863      ;
; -3.692 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg4   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.130      ; 5.863      ;
; -3.692 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg5   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.130      ; 5.863      ;
; -3.692 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg6   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.130      ; 5.863      ;
; -3.692 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg7   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.130      ; 5.863      ;
; -3.692 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg8   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.130      ; 5.863      ;
; -3.692 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg9   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.130      ; 5.863      ;
; -3.692 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg10  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.130      ; 5.863      ;
; -3.692 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg11  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.130      ; 5.863      ;
; -3.659 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.172      ; 5.872      ;
; -3.659 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.172      ; 5.872      ;
; -3.659 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.172      ; 5.872      ;
; -3.659 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.172      ; 5.872      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                       ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -1.652 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.010     ; 2.678      ;
; -1.642 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.007     ; 2.671      ;
; -1.629 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 2.649      ;
; -1.623 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.007     ; 2.652      ;
; -1.619 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.012     ; 2.643      ;
; -1.619 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.012     ; 2.643      ;
; -1.612 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 2.645      ;
; -1.612 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 2.646      ;
; -1.602 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.638      ;
; -1.594 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.006     ; 2.624      ;
; -1.593 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.632      ;
; -1.516 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.010     ; 2.542      ;
; -1.506 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.007     ; 2.535      ;
; -1.493 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 2.513      ;
; -1.487 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.007     ; 2.516      ;
; -1.483 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.012     ; 2.507      ;
; -1.483 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.012     ; 2.507      ;
; -1.476 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 2.509      ;
; -1.476 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 2.510      ;
; -1.473 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.010     ; 2.499      ;
; -1.466 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.502      ;
; -1.463 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.007     ; 2.492      ;
; -1.458 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.006     ; 2.488      ;
; -1.457 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.496      ;
; -1.450 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 2.470      ;
; -1.444 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.007     ; 2.473      ;
; -1.440 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.012     ; 2.464      ;
; -1.440 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.012     ; 2.464      ;
; -1.433 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 2.466      ;
; -1.433 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 2.467      ;
; -1.423 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.459      ;
; -1.415 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.006     ; 2.445      ;
; -1.414 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.453      ;
; -1.358 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.394      ;
; -1.342 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.004     ; 2.374      ;
; -1.282 ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 2.319      ;
; -1.272 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 2.313      ;
; -1.272 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 2.313      ;
; -1.272 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 2.313      ;
; -1.240 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 2.278      ;
; -1.237 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 2.275      ;
; -1.227 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.263      ;
; -1.222 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.258      ;
; -1.215 ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 2.252      ;
; -1.206 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.004     ; 2.238      ;
; -1.203 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 2.241      ;
; -1.203 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 2.241      ;
; -1.203 ; SPI_MASTER_ADC:ADC0_instant|icounter[1] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 2.240      ;
; -1.199 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 2.237      ;
; -1.195 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 2.233      ;
; -1.191 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 2.229      ;
; -1.179 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.215      ;
; -1.163 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.004     ; 2.195      ;
; -1.149 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 2.187      ;
; -1.149 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 2.187      ;
; -1.140 ; SPI_MASTER_ADC:ADC0_instant|icounter[2] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 2.177      ;
; -1.136 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 2.177      ;
; -1.136 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 2.177      ;
; -1.136 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 2.177      ;
; -1.136 ; SPI_MASTER_ADC:ADC0_instant|icounter[1] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 2.173      ;
; -1.093 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 2.134      ;
; -1.093 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 2.134      ;
; -1.093 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 2.134      ;
; -1.088 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 2.123      ;
; -1.073 ; SPI_MASTER_ADC:ADC0_instant|icounter[2] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 2.110      ;
; -1.069 ; SPI_MASTER_ADC:ADC0_instant|icounter[3] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 2.106      ;
; -1.053 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 2.088      ;
; -1.053 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 2.088      ;
; -1.053 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 2.088      ;
; -1.053 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 2.088      ;
; -1.053 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 2.088      ;
; -1.053 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 2.088      ;
; -1.053 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 2.088      ;
; -1.053 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 2.088      ;
; -1.015 ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.051      ;
; -1.002 ; SPI_MASTER_ADC:ADC0_instant|icounter[3] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 2.039      ;
; -0.959 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.994      ;
; -0.958 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.993      ;
; -0.957 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.992      ;
; -0.956 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.991      ;
; -0.956 ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.992      ;
; -0.955 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.990      ;
; -0.955 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.990      ;
; -0.937 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 1.975      ;
; -0.936 ; SPI_MASTER_ADC:ADC0_instant|icounter[1] ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.972      ;
; -0.926 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 1.964      ;
; -0.922 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 1.960      ;
; -0.920 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 1.958      ;
; -0.918 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 1.956      ;
; -0.918 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 1.956      ;
; -0.917 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.952      ;
; -0.917 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.952      ;
; -0.917 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.952      ;
; -0.917 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.952      ;
; -0.917 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.952      ;
; -0.917 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.952      ;
; -0.917 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.952      ;
; -0.917 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.952      ;
; -0.877 ; SPI_MASTER_ADC:ADC0_instant|icounter[1] ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.913      ;
; -0.874 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.909      ;
+--------+-----------------------------------------+-----------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'usonic[9]'                                                                                      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; -1.382 ; counter_burst[8] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.418      ;
; -1.382 ; counter_burst[8] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.418      ;
; -1.382 ; counter_burst[8] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.418      ;
; -1.382 ; counter_burst[8] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.418      ;
; -1.382 ; counter_burst[8] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.418      ;
; -1.382 ; counter_burst[8] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.418      ;
; -1.382 ; counter_burst[8] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.418      ;
; -1.382 ; counter_burst[8] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.418      ;
; -1.382 ; counter_burst[8] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.418      ;
; -1.382 ; counter_burst[8] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.418      ;
; -1.352 ; counter_burst[2] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.388      ;
; -1.352 ; counter_burst[2] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.388      ;
; -1.352 ; counter_burst[2] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.388      ;
; -1.352 ; counter_burst[2] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.388      ;
; -1.352 ; counter_burst[2] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.388      ;
; -1.352 ; counter_burst[2] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.388      ;
; -1.352 ; counter_burst[2] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.388      ;
; -1.352 ; counter_burst[2] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.388      ;
; -1.352 ; counter_burst[2] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.388      ;
; -1.352 ; counter_burst[2] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.388      ;
; -1.266 ; counter_burst[1] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.302      ;
; -1.266 ; counter_burst[1] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.302      ;
; -1.266 ; counter_burst[1] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.302      ;
; -1.266 ; counter_burst[1] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.302      ;
; -1.266 ; counter_burst[1] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.302      ;
; -1.266 ; counter_burst[1] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.302      ;
; -1.266 ; counter_burst[1] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.302      ;
; -1.266 ; counter_burst[1] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.302      ;
; -1.266 ; counter_burst[1] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.302      ;
; -1.266 ; counter_burst[1] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.302      ;
; -1.244 ; counter_burst[6] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.280      ;
; -1.244 ; counter_burst[6] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.280      ;
; -1.244 ; counter_burst[6] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.280      ;
; -1.244 ; counter_burst[6] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.280      ;
; -1.244 ; counter_burst[6] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.280      ;
; -1.244 ; counter_burst[6] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.280      ;
; -1.244 ; counter_burst[6] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.280      ;
; -1.244 ; counter_burst[6] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.280      ;
; -1.244 ; counter_burst[6] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.280      ;
; -1.244 ; counter_burst[6] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.280      ;
; -1.219 ; counter_burst[3] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.255      ;
; -1.219 ; counter_burst[3] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.255      ;
; -1.219 ; counter_burst[3] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.255      ;
; -1.219 ; counter_burst[3] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.255      ;
; -1.219 ; counter_burst[3] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.255      ;
; -1.219 ; counter_burst[3] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.255      ;
; -1.219 ; counter_burst[3] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.255      ;
; -1.219 ; counter_burst[3] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.255      ;
; -1.219 ; counter_burst[3] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.255      ;
; -1.219 ; counter_burst[3] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.255      ;
; -1.131 ; counter_burst[4] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.167      ;
; -1.131 ; counter_burst[4] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.167      ;
; -1.131 ; counter_burst[4] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.167      ;
; -1.131 ; counter_burst[4] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.167      ;
; -1.131 ; counter_burst[4] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.167      ;
; -1.131 ; counter_burst[4] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.167      ;
; -1.131 ; counter_burst[4] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.167      ;
; -1.131 ; counter_burst[4] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.167      ;
; -1.131 ; counter_burst[4] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.167      ;
; -1.131 ; counter_burst[4] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.167      ;
; -1.109 ; counter_burst[7] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.145      ;
; -1.109 ; counter_burst[7] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.145      ;
; -1.109 ; counter_burst[7] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.145      ;
; -1.109 ; counter_burst[7] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.145      ;
; -1.109 ; counter_burst[7] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.145      ;
; -1.109 ; counter_burst[7] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.145      ;
; -1.109 ; counter_burst[7] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.145      ;
; -1.109 ; counter_burst[7] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.145      ;
; -1.109 ; counter_burst[7] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.145      ;
; -1.109 ; counter_burst[7] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.145      ;
; -1.075 ; counter_burst[0] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.111      ;
; -1.004 ; counter_burst[0] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.040      ;
; -0.959 ; counter_burst[5] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.995      ;
; -0.959 ; counter_burst[5] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.995      ;
; -0.959 ; counter_burst[5] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.995      ;
; -0.959 ; counter_burst[5] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.995      ;
; -0.959 ; counter_burst[5] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.995      ;
; -0.959 ; counter_burst[5] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.995      ;
; -0.959 ; counter_burst[5] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.995      ;
; -0.959 ; counter_burst[5] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.995      ;
; -0.959 ; counter_burst[5] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.995      ;
; -0.959 ; counter_burst[5] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.995      ;
; -0.933 ; counter_burst[0] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.969      ;
; -0.862 ; counter_burst[0] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.898      ;
; -0.703 ; counter_burst[0] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.739      ;
; -0.699 ; counter_burst[9] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.735      ;
; -0.699 ; counter_burst[9] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.735      ;
; -0.699 ; counter_burst[9] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.735      ;
; -0.699 ; counter_burst[9] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.735      ;
; -0.699 ; counter_burst[9] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.735      ;
; -0.699 ; counter_burst[9] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.735      ;
; -0.699 ; counter_burst[9] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.735      ;
; -0.699 ; counter_burst[9] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.735      ;
; -0.699 ; counter_burst[9] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.735      ;
; -0.699 ; counter_burst[9] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.735      ;
; -0.632 ; counter_burst[0] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.668      ;
; -0.561 ; counter_burst[0] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.597      ;
; -0.490 ; counter_burst[0] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.526      ;
; -0.419 ; counter_burst[0] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.455      ;
; -0.036 ; counter_burst[0] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.072      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.260 ; MBED_ON                                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.198      ; 1.204      ;
; -0.455 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.197      ; 2.008      ;
; -0.198 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.190      ; 2.258      ;
; -0.066 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.197      ; 2.397      ;
; 0.001  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.190      ; 2.457      ;
; 0.002  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.190      ; 2.458      ;
; 0.024  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.188      ; 2.478      ;
; 0.035  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.180      ; 2.481      ;
; 0.038  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.188      ; 2.492      ;
; 0.040  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.188      ; 2.494      ;
; 0.044  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.184      ; 2.494      ;
; 0.056  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.197      ; 2.519      ;
; 0.092  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.190      ; 2.548      ;
; 0.129  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.190      ; 2.585      ;
; 0.131  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.190      ; 2.587      ;
; 0.198  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.190      ; 2.654      ;
; 0.199  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.190      ; 2.655      ;
; 0.237  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.188      ; 2.691      ;
; 0.265  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.185      ; 2.716      ;
; 0.297  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.178      ; 2.741      ;
; 0.319  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.190      ; 2.775      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.429  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.188      ; 2.883      ;
; 0.429  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.188      ; 2.883      ;
; 0.435  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.188      ; 2.889      ;
; 0.450  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.190      ; 2.906      ;
; 0.462  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.184      ; 2.912      ;
; 0.525  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.190      ; 2.981      ;
; 0.548  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.814      ;
; 0.558  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.188      ; 3.012      ;
; 0.565  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.180      ; 3.011      ;
; 0.645  ; SPI_MASTER_UC:mbed_instant|data_out[6]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.911      ;
; 0.646  ; SPI_MASTER_UC:mbed_instant|data_out[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.912      ;
; 0.649  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.915      ;
; 0.695  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.185      ; 3.146      ;
; 0.713  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 0.980      ;
; 0.735  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.002      ;
; 0.736  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.003      ;
; 0.762  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.197      ; 3.225      ;
; 0.796  ; SPI_MASTER_UC:mbed_instant|data_out[10]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.815  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.081      ;
; 0.826  ; SPI_MASTER_UC:mbed_instant|data_out[14]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.092      ;
; 0.832  ; SPI_MASTER_UC:mbed_instant|data_out[12]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.002      ; 1.100      ;
; 0.847  ; SPI_MASTER_UC:mbed_instant|data_out[11]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.002     ; 1.111      ;
; 0.900  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.190      ; 3.356      ;
; 0.981  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.248      ;
; 0.984  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.002     ; 1.248      ;
; 0.985  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.002     ; 1.249      ;
; 0.988  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.002     ; 1.252      ;
; 0.988  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.002     ; 1.252      ;
; 0.996  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.262      ;
; 1.000  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.267      ;
; 1.001  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.268      ;
; 1.002  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.178      ; 3.446      ;
; 1.003  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.269      ;
; 1.005  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.271      ;
; 1.006  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.272      ;
; 1.010  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.277      ;
; 1.010  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.277      ;
; 1.144  ; SPI_MASTER_UC:mbed_instant|data_out[7]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.005     ; 1.405      ;
; 1.186  ; SPI_MASTER_UC:mbed_instant|data_out[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.002      ; 1.454      ;
; 1.194  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.460      ;
; 1.223  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.489      ;
; 1.284  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.005     ; 1.545      ;
; 1.308  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.012     ; 1.562      ;
; 1.318  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.584      ;
; 1.319  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.585      ;
; 1.320  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.586      ;
; 1.325  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.591      ;
; 1.370  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.007      ; 1.643      ;
; 1.370  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.007      ; 1.643      ;
; 1.374  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.007      ; 1.647      ;
; 1.394  ; SPI_MASTER_UC:mbed_instant|data_out[9]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.006      ; 1.666      ;
; 1.407  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.008      ; 1.681      ;
; 1.419  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.007      ; 1.692      ;
; 1.498  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.764      ;
; 1.519  ; SPI_MASTER_UC:mbed_instant|data_out[8]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 1.784      ;
; 1.535  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 1.800      ;
; 1.535  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 1.800      ;
; 1.535  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 1.800      ;
; 1.541  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.006     ; 1.801      ;
; 1.577  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.843      ;
; 1.578  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.844      ;
; 1.622  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.010     ; 1.878      ;
; 1.648  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.914      ;
; 1.674  ; SPI_MASTER_UC:mbed_instant|data_out[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.012     ; 1.928      ;
; 1.679  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.945      ;
; 1.709  ; SPI_MASTER_UC:mbed_instant|data_out[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.012      ; 1.987      ;
; 1.719  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.985      ;
; 1.725  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.991      ;
; 1.725  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.991      ;
; 1.725  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.991      ;
; 1.725  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.991      ;
; 1.739  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.005      ;
; 1.749  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.003     ; 2.012      ;
; 1.749  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.003     ; 2.012      ;
; 1.749  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.003     ; 2.012      ;
; 1.749  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.003     ; 2.012      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                                                                                                     ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                       ; Launch Clock                            ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; -1.208 ; MBED_CLK[7]                              ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 2.198      ; 1.256      ;
; -1.184 ; ADC_OFF                                  ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 2.198      ; 1.280      ;
; -0.946 ; RST                                      ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 2.192      ; 1.512      ;
; -0.830 ; ON                                       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 2.192      ; 1.628      ;
; 0.391  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.524  ; SPI_MASTER_ADC:ADC0_instant|data_in[9]   ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.790      ;
; 0.526  ; SPI_MASTER_ADC:ADC0_instant|data_in[5]   ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.792      ;
; 0.527  ; SPI_MASTER_ADC:ADC0_instant|data_in[4]   ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.793      ;
; 0.529  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.795      ;
; 0.531  ; SPI_MASTER_ADC:ADC0_instant|data_in[10]  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.797      ;
; 0.533  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.799      ;
; 0.534  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.800      ;
; 0.616  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.882      ;
; 0.627  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.893      ;
; 0.628  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.894      ;
; 0.663  ; SPI_MASTER_ADC:ADC0_instant|data_in[2]   ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.929      ;
; 0.667  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.933      ;
; 0.706  ; SPI_MASTER_ADC:ADC0_instant|data_in[7]   ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.973      ;
; 0.792  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.058      ;
; 0.793  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.059      ;
; 0.794  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.060      ;
; 0.794  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.060      ;
; 0.795  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.799  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.806  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.072      ;
; 0.811  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.077      ;
; 0.831  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.097      ;
; 0.832  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.098      ;
; 0.833  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.099      ;
; 0.833  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.099      ;
; 0.835  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.101      ;
; 0.837  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.103      ;
; 0.841  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.107      ;
; 0.844  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[15]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.110      ;
; 0.844  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.110      ;
; 0.847  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.113      ;
; 0.849  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.115      ;
; 0.852  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.118      ;
; 0.852  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.118      ;
; 0.886  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.152      ;
; 0.886  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.152      ;
; 0.921  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.005      ; 1.192      ;
; 0.930  ; SPI_MASTER_ADC:ADC0_instant|data_in[2]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.005      ; 1.201      ;
; 0.930  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.001     ; 1.195      ;
; 0.933  ; SPI_MASTER_ADC:ADC0_instant|data_in[8]   ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.199      ;
; 0.935  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.005      ; 1.206      ;
; 0.938  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]  ; SPI_MASTER_ADC:ADC0_instant|data_in[15]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.204      ;
; 0.999  ; SPI_MASTER_ADC:ADC0_instant|data_in[8]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.004     ; 1.261      ;
; 1.006  ; SPI_MASTER_ADC:ADC0_instant|data_in[7]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.273      ;
; 1.024  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.290      ;
; 1.046  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|FIN               ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.313      ;
; 1.194  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.460      ;
; 1.198  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.466      ;
; 1.198  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.466      ;
; 1.198  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.466      ;
; 1.201  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.467      ;
; 1.207  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.475      ;
; 1.207  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.475      ;
; 1.211  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.479      ;
; 1.211  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.479      ;
; 1.211  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.479      ;
; 1.213  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.481      ;
; 1.213  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.481      ;
; 1.215  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.483      ;
; 1.215  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.483      ;
; 1.215  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.483      ;
; 1.226  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 1.489      ;
; 1.226  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.006     ; 1.486      ;
; 1.231  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.499      ;
; 1.233  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.501      ;
; 1.234  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.502      ;
; 1.234  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.502      ;
; 1.235  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.503      ;
; 1.236  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.504      ;
; 1.240  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.508      ;
; 1.241  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.509      ;
; 1.242  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.510      ;
; 1.244  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.512      ;
; 1.244  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.512      ;
; 1.245  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.513      ;
; 1.246  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.510      ;
; 1.246  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.514      ;
; 1.251  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.519      ;
; 1.256  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|FIN               ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.523      ;
; 1.257  ; SPI_MASTER_ADC:ADC0_instant|data_in[9]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.007     ; 1.516      ;
; 1.257  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.525      ;
; 1.263  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.012     ; 1.517      ;
; 1.266  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.009     ; 1.523      ;
; 1.269  ; SPI_MASTER_ADC:ADC0_instant|data_in[10]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.012     ; 1.523      ;
; 1.281  ; SPI_MASTER_ADC:ADC0_instant|data_in[5]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.015     ; 1.532      ;
; 1.297  ; SPI_MASTER_ADC:ADC0_instant|data_in[15]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.563      ;
; 1.330  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.596      ;
; 1.331  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.597      ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'usonic[9]'                                                                                                                  ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -1.172 ; ON               ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.699      ; 2.793      ;
; -1.172 ; ON               ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.699      ; 2.793      ;
; -1.172 ; ON               ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.699      ; 2.793      ;
; -1.172 ; ON               ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.699      ; 2.793      ;
; -1.172 ; ON               ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.699      ; 2.793      ;
; -1.172 ; ON               ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.699      ; 2.793      ;
; -1.172 ; ON               ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.699      ; 2.793      ;
; -1.172 ; ON               ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.699      ; 2.793      ;
; -1.172 ; ON               ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.699      ; 2.793      ;
; -1.172 ; ON               ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.699      ; 2.793      ;
; -1.047 ; RST              ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.699      ; 2.918      ;
; -1.047 ; RST              ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.699      ; 2.918      ;
; -1.047 ; RST              ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.699      ; 2.918      ;
; -1.047 ; RST              ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.699      ; 2.918      ;
; -1.047 ; RST              ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.699      ; 2.918      ;
; -1.047 ; RST              ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.699      ; 2.918      ;
; -1.047 ; RST              ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.699      ; 2.918      ;
; -1.047 ; RST              ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.699      ; 2.918      ;
; -1.047 ; RST              ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.699      ; 2.918      ;
; -1.047 ; RST              ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.699      ; 2.918      ;
; 0.534  ; counter_burst[9] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.800      ;
; 0.806  ; counter_burst[0] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.072      ;
; 0.809  ; counter_burst[2] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.075      ;
; 0.837  ; counter_burst[6] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.103      ;
; 0.842  ; counter_burst[3] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; counter_burst[4] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.108      ;
; 0.845  ; counter_burst[1] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.111      ;
; 0.978  ; counter_burst[5] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.244      ;
; 0.979  ; counter_burst[8] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.245      ;
; 1.015  ; counter_burst[7] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.281      ;
; 1.189  ; counter_burst[0] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.455      ;
; 1.192  ; counter_burst[2] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.458      ;
; 1.223  ; counter_burst[6] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.489      ;
; 1.228  ; counter_burst[3] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.494      ;
; 1.228  ; counter_burst[4] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.494      ;
; 1.231  ; counter_burst[1] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.497      ;
; 1.260  ; counter_burst[0] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.526      ;
; 1.263  ; counter_burst[2] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.529      ;
; 1.294  ; counter_burst[6] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.560      ;
; 1.299  ; counter_burst[3] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.565      ;
; 1.302  ; counter_burst[1] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.568      ;
; 1.331  ; counter_burst[0] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.597      ;
; 1.334  ; counter_burst[2] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.600      ;
; 1.362  ; counter_burst[8] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.628      ;
; 1.365  ; counter_burst[6] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.631      ;
; 1.373  ; counter_burst[1] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.639      ;
; 1.387  ; counter_burst[4] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.653      ;
; 1.401  ; counter_burst[7] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.667      ;
; 1.402  ; counter_burst[0] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.668      ;
; 1.444  ; counter_burst[1] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.710      ;
; 1.454  ; counter_burst[5] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.720      ;
; 1.458  ; counter_burst[4] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.724      ;
; 1.458  ; counter_burst[3] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.724      ;
; 1.469  ; counter_burst[9] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.735      ;
; 1.469  ; counter_burst[9] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.735      ;
; 1.469  ; counter_burst[9] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.735      ;
; 1.469  ; counter_burst[9] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.735      ;
; 1.469  ; counter_burst[9] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.735      ;
; 1.469  ; counter_burst[9] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.735      ;
; 1.469  ; counter_burst[9] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.735      ;
; 1.469  ; counter_burst[9] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.735      ;
; 1.469  ; counter_burst[9] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.735      ;
; 1.472  ; counter_burst[7] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.738      ;
; 1.473  ; counter_burst[0] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.739      ;
; 1.493  ; counter_burst[2] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.759      ;
; 1.525  ; counter_burst[5] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.791      ;
; 1.529  ; counter_burst[4] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.795      ;
; 1.529  ; counter_burst[3] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.795      ;
; 1.564  ; counter_burst[2] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.830      ;
; 1.596  ; counter_burst[5] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.862      ;
; 1.600  ; counter_burst[4] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.866      ;
; 1.600  ; counter_burst[3] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.866      ;
; 1.603  ; counter_burst[1] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.869      ;
; 1.632  ; counter_burst[0] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.898      ;
; 1.635  ; counter_burst[2] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.901      ;
; 1.667  ; counter_burst[5] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.933      ;
; 1.671  ; counter_burst[3] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.937      ;
; 1.674  ; counter_burst[1] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.940      ;
; 1.703  ; counter_burst[0] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.969      ;
; 1.706  ; counter_burst[2] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.972      ;
; 1.729  ; counter_burst[5] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.995      ;
; 1.729  ; counter_burst[5] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.995      ;
; 1.729  ; counter_burst[5] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.995      ;
; 1.729  ; counter_burst[5] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.995      ;
; 1.729  ; counter_burst[5] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.995      ;
; 1.745  ; counter_burst[1] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.011      ;
; 1.774  ; counter_burst[0] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.040      ;
; 1.816  ; counter_burst[1] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.082      ;
; 1.845  ; counter_burst[0] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.111      ;
; 1.879  ; counter_burst[7] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.145      ;
; 1.879  ; counter_burst[7] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.145      ;
; 1.879  ; counter_burst[7] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.145      ;
; 1.879  ; counter_burst[7] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.145      ;
; 1.879  ; counter_burst[7] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.145      ;
; 1.879  ; counter_burst[7] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.145      ;
; 1.879  ; counter_burst[7] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.145      ;
; 1.901  ; counter_burst[4] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.167      ;
; 1.901  ; counter_burst[4] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.167      ;
; 1.901  ; counter_burst[4] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.167      ;
; 1.901  ; counter_burst[4] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.167      ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                   ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.049 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.049 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.049 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.049 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; 0.391  ; counter_wait[16]                                                                                                                                     ; counter_wait[16]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; counter_report[0]                                                                                                                                    ; counter_report[0]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; counter_report[1]                                                                                                                                    ; counter_report[1]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MBED_ON                                                                                                                                              ; MBED_ON                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ADC_OFF                                                                                                                                              ; ADC_OFF                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.521  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK[7]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.527  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.542  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.808      ;
; 0.549  ; counter_report[1]                                                                                                                                    ; counter_report[0]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.815      ;
; 0.550  ; counter_report[1]                                                                                                                                    ; MBED_ALLOWED                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.816      ;
; 0.653  ; MBED_CLK_PREV                                                                                                                                        ; MBED_CLK_EDGE                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.653  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.674  ; counter_report[0]                                                                                                                                    ; MBED_ALLOWED                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.940      ;
; 0.679  ; counter_wait[16]                                                                                                                                     ; counter_wait[13]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.945      ;
; 0.744  ; WR_PREV                                                                                                                                              ; WR_EDGE                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.010      ;
; 0.795  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.796  ; counter_wait[8]                                                                                                                                      ; counter_wait[8]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.062      ;
; 0.797  ; counter_wait[1]                                                                                                                                      ; counter_wait[1]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.063      ;
; 0.799  ; MBED_CLK[0]                                                                                                                                          ; MBED_CLK[0]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; MBED_CLK[2]                                                                                                                                          ; MBED_CLK[2]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; MBED_CLK[5]                                                                                                                                          ; MBED_CLK[5]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.801  ; counter_wait[12]                                                                                                                                     ; counter_wait[12]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.807  ; counter_wait[9]                                                                                                                                      ; counter_wait[9]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.073      ;
; 0.813  ; counter_report[0]                                                                                                                                    ; counter_report[1]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.817  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.083      ;
; 0.820  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.086      ;
; 0.820  ; MBED_CLK_EDGE                                                                                                                                        ; MBED_ON                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.086      ;
; 0.821  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.087      ;
; 0.823  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.089      ;
; 0.825  ; MBED_CLK[6]                                                                                                                                          ; MBED_CLK[6]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.091      ;
; 0.828  ; FIFO_FULL_PREV                                                                                                                                       ; ADC_OFF                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.830  ; counter_wait[2]                                                                                                                                      ; counter_wait[2]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.096      ;
; 0.830  ; counter_wait[16]                                                                                                                                     ; counter_wait[10]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.096      ;
; 0.831  ; MBED_CLK[1]                                                                                                                                          ; MBED_CLK[1]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.832  ; MBED_CLK[3]                                                                                                                                          ; MBED_CLK[3]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.832  ; MBED_CLK[4]                                                                                                                                          ; MBED_CLK[4]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.835  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; counter_wait[11]                                                                                                                                     ; counter_wait[11]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.842  ; counter_wait[14]                                                                                                                                     ; counter_wait[14]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.927  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.193      ;
; 0.927  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.193      ;
; 0.928  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.249      ;
; 0.938  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.259      ;
; 0.941  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.262      ;
; 0.968  ; ADC_OFF                                                                                                                                              ; WR_EDGE                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.234      ;
; 0.978  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.244      ;
; 0.979  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.245      ;
; 0.981  ; counter_wait[15]                                                                                                                                     ; counter_wait[15]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.247      ;
; 0.982  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.248      ;
; 0.985  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.251      ;
; 1.009  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.275      ;
; 1.024  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK_PREV                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.287      ;
; 1.026  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK_EDGE                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.289      ;
; 1.043  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.046  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.312      ;
; 1.053  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_FULL_PREV                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.318      ;
; 1.054  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; ADC_OFF                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.319      ;
; 1.098  ; RST                                                                                                                                                  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.363      ;
; 1.099  ; RST                                                                                                                                                  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.364      ;
; 1.172  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_address_reg7   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.470      ;
; 1.174  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.474      ;
; 1.178  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.444      ;
; 1.179  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.479      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                                          ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node     ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.102 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.175      ; 0.793      ;
; 0.102 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.175      ; 0.793      ;
; 0.391 ; usonic[0]        ; usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.527 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.176      ; 1.219      ;
; 0.527 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.176      ; 1.219      ;
; 0.788 ; usonic[2]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.054      ;
; 0.792 ; usonic[0]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.058      ;
; 0.794 ; usonic[4]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.060      ;
; 0.795 ; usonic[6]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; usonic[8]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.820 ; usonic[1]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.086      ;
; 0.831 ; usonic[3]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; usonic[5]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; usonic[7]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.097      ;
; 1.175 ; usonic[0]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.441      ;
; 1.177 ; usonic[4]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.443      ;
; 1.178 ; usonic[8]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.444      ;
; 1.178 ; usonic[6]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.444      ;
; 1.207 ; usonic[1]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.473      ;
; 1.217 ; usonic[3]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.217 ; usonic[5]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.217 ; usonic[7]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.248 ; usonic[4]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.514      ;
; 1.249 ; usonic[6]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.515      ;
; 1.263 ; usonic[2]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.529      ;
; 1.288 ; usonic[3]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.554      ;
; 1.288 ; usonic[7]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.554      ;
; 1.288 ; usonic[5]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.554      ;
; 1.319 ; usonic[4]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.585      ;
; 1.320 ; usonic[6]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.586      ;
; 1.334 ; usonic[2]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.600      ;
; 1.334 ; usonic[0]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.600      ;
; 1.359 ; usonic[3]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.625      ;
; 1.359 ; usonic[5]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.625      ;
; 1.366 ; usonic[1]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.632      ;
; 1.390 ; usonic[4]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.656      ;
; 1.405 ; usonic[2]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.671      ;
; 1.405 ; usonic[0]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.671      ;
; 1.430 ; usonic[3]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.696      ;
; 1.430 ; usonic[5]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.696      ;
; 1.437 ; usonic[1]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.703      ;
; 1.461 ; usonic[4]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.727      ;
; 1.476 ; usonic[2]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.742      ;
; 1.476 ; usonic[0]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.742      ;
; 1.501 ; usonic[3]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.767      ;
; 1.508 ; usonic[1]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.774      ;
; 1.547 ; usonic[2]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.813      ;
; 1.547 ; usonic[0]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.813      ;
; 1.572 ; usonic[3]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.838      ;
; 1.579 ; usonic[1]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.845      ;
; 1.618 ; usonic[2]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.884      ;
; 1.618 ; usonic[0]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.884      ;
; 1.650 ; usonic[1]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.916      ;
; 1.689 ; usonic[2]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.955      ;
; 1.689 ; usonic[0]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.955      ;
; 1.721 ; usonic[1]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.987      ;
; 1.760 ; usonic[0]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.026      ;
; 1.792 ; usonic[1]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.058      ;
; 4.377 ; counter_burst[5] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -3.701     ; 0.942      ;
; 4.638 ; counter_burst[7] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -3.701     ; 1.203      ;
; 4.678 ; counter_burst[9] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -3.701     ; 1.243      ;
; 4.773 ; counter_burst[6] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -3.701     ; 1.338      ;
; 4.911 ; counter_burst[8] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -3.701     ; 1.476      ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[15]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[15]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'usonic[9]'                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_memory_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_we_reg        ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_memory_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_we_reg        ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg4  ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse                                         ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse                                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse|clk                                     ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse|clk                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+------------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                               ; 6.592 ; 6.592 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                               ; 6.592 ; 6.592 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                               ; 7.111 ; 7.111 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                               ; 7.111 ; 7.111 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 5.150 ; 5.150 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 5.150 ; 5.150 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 5.976 ; 5.976 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 5.976 ; 5.976 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 5.213 ; 5.213 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+------------+---------------------------------------+-------+-------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+------------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                               ; -6.362 ; -6.362 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                               ; -6.362 ; -6.362 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                               ; -6.881 ; -6.881 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                               ; -6.881 ; -6.881 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -4.920 ; -4.920 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -4.920 ; -4.920 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -4.983 ; -4.983 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -5.746 ; -5.746 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -4.983 ; -4.983 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+------------+---------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 6.581  ; 6.581  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 6.581  ; 6.581  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 6.221  ; 6.221  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 14.875 ; 14.875 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 14.875 ; 14.875 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 14.835 ; 14.835 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 14.111 ; 14.111 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 14.600 ; 14.600 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 14.355 ; 14.355 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 14.325 ; 14.325 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 14.127 ; 14.127 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 12.035 ; 12.035 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 11.643 ; 11.643 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 11.863 ; 11.863 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 11.618 ; 11.618 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 11.876 ; 11.876 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 11.883 ; 11.883 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 12.035 ; 12.035 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 11.789 ; 11.789 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 15.321 ; 15.321 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 15.030 ; 15.030 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 14.198 ; 14.198 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 15.149 ; 15.149 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 15.321 ; 15.321 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 12.945 ; 12.945 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 12.952 ; 12.952 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 12.984 ; 12.984 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 14.486 ; 14.486 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 14.163 ; 14.163 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 12.775 ; 12.775 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 14.244 ; 14.244 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 12.465 ; 12.465 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 14.486 ; 14.486 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 13.163 ; 13.163 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 13.071 ; 13.071 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 7.171  ; 7.171  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 7.171  ; 7.171  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 6.210  ; 6.210  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 6.783  ; 6.783  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 6.783  ; 6.783  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 6.371  ; 6.371  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.948  ; 8.948  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.329  ; 8.329  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.350  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.948  ; 8.948  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.787  ; 8.787  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.787  ; 8.787  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 4.350  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 4.350  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.117  ; 9.117  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.117  ; 9.117  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.338  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.608  ; 8.608  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.094  ; 9.094  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.094  ; 9.094  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 6.099  ; 6.099  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 6.464  ; 6.464  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 6.099  ; 6.099  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 9.397  ; 9.397  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 10.149 ; 10.149 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 10.106 ; 10.106 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 9.411  ; 9.411  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 9.870  ; 9.870  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 9.625  ; 9.625  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 9.600  ; 9.600  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 9.397  ; 9.397  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 7.661  ; 7.661  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 7.712  ; 7.712  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 7.908  ; 7.908  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 7.661  ; 7.661  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 7.918  ; 7.918  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 7.958  ; 7.958  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 8.112  ; 8.112  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 7.831  ; 7.831  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 8.987  ; 8.987  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 11.077 ; 11.077 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 10.243 ; 10.243 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 11.205 ; 11.205 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 11.360 ; 11.360 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 8.987  ; 8.987  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 8.995  ; 8.995  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 9.029  ; 9.029  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 7.819  ; 7.819  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 9.516  ; 9.516  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 8.134  ; 8.134  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 9.600  ; 9.600  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 7.819  ; 7.819  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 9.844  ; 9.844  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 8.519  ; 8.519  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 8.428  ; 8.428  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 6.210  ; 6.210  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 7.171  ; 7.171  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 6.210  ; 6.210  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 6.371  ; 6.371  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 6.783  ; 6.783  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 6.371  ; 6.371  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.350  ; 8.329  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.329  ; 8.329  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.350  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.948  ; 8.948  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.787  ; 8.787  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.787  ; 8.787  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 4.350  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 4.350  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.338  ; 8.608  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.117  ; 9.117  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.338  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.608  ; 8.608  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.094  ; 9.094  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.094  ; 9.094  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.253 ;        ;        ; 12.253 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.071 ; 12.071 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.368 ;        ;        ; 12.368 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.047 ;        ;        ; 11.047 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.357 ;        ;        ; 12.357 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.858 ; 11.858 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.675 ;        ;        ; 11.675 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.973 ; 11.973 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.988 ;        ;        ; 11.988 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.042 ; 11.042 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.935  ; 9.935  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.167  ;        ;        ; 9.167  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.253 ;        ;        ; 12.253 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.071 ; 12.071 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.368 ;        ;        ; 12.368 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.047 ;        ;        ; 11.047 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.357 ;        ;        ; 12.357 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.858 ; 11.858 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.675 ;        ;        ; 11.675 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.973 ; 11.973 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.988 ;        ;        ; 11.988 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.042 ; 11.042 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.935  ; 9.935  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.167  ;        ;        ; 9.167  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Fast Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[1] ; -2.814 ; -2.938        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -2.571 ; -149.447      ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -1.970 ; -29.351       ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -0.305 ; -4.308        ;
; usonic[9]                               ; -0.145 ; -1.450        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; usonic[9]                               ; -0.977 ; -9.770        ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -0.960 ; -0.960        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -0.957 ; -7.343        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.030 ; -0.060        ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.009  ; 0.000         ;
+-----------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -0.500 ; -56.000       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -0.500 ; -25.000       ;
; usonic[9]                               ; -0.500 ; -10.000       ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 5.015  ; 0.000         ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; 11.142 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                                          ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node     ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.814 ; counter_burst[8] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -2.148     ; 0.703      ;
; -2.732 ; counter_burst[6] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -2.148     ; 0.621      ;
; -2.716 ; counter_burst[9] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -2.148     ; 0.605      ;
; -2.676 ; counter_burst[7] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -2.148     ; 0.565      ;
; -2.565 ; counter_burst[5] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -2.148     ; 0.454      ;
; -0.329 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.092      ; 0.599      ;
; -0.329 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.092      ; 0.599      ;
; -0.124 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.091      ; 0.393      ;
; -0.124 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.091      ; 0.393      ;
; 23.356 ; usonic[1]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.961      ;
; 23.368 ; usonic[0]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.949      ;
; 23.391 ; usonic[1]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.926      ;
; 23.403 ; usonic[0]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.914      ;
; 23.408 ; usonic[2]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.909      ;
; 23.426 ; usonic[1]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.891      ;
; 23.438 ; usonic[0]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.879      ;
; 23.443 ; usonic[2]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.874      ;
; 23.461 ; usonic[1]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.856      ;
; 23.473 ; usonic[0]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.844      ;
; 23.478 ; usonic[2]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.839      ;
; 23.481 ; usonic[3]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.836      ;
; 23.496 ; usonic[1]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.821      ;
; 23.508 ; usonic[0]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.809      ;
; 23.513 ; usonic[2]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.804      ;
; 23.516 ; usonic[3]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.801      ;
; 23.531 ; usonic[1]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.786      ;
; 23.531 ; usonic[4]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.786      ;
; 23.543 ; usonic[0]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.774      ;
; 23.548 ; usonic[2]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.769      ;
; 23.551 ; usonic[5]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.766      ;
; 23.551 ; usonic[3]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.766      ;
; 23.566 ; usonic[1]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.751      ;
; 23.566 ; usonic[4]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.751      ;
; 23.578 ; usonic[0]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.739      ;
; 23.583 ; usonic[2]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.734      ;
; 23.586 ; usonic[5]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.731      ;
; 23.586 ; usonic[3]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.731      ;
; 23.601 ; usonic[6]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.716      ;
; 23.601 ; usonic[4]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.716      ;
; 23.618 ; usonic[2]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.699      ;
; 23.620 ; usonic[7]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.697      ;
; 23.621 ; usonic[5]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.696      ;
; 23.621 ; usonic[3]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.696      ;
; 23.636 ; usonic[6]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.681      ;
; 23.636 ; usonic[4]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.681      ;
; 23.655 ; usonic[7]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.662      ;
; 23.656 ; usonic[5]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.661      ;
; 23.656 ; usonic[3]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.661      ;
; 23.660 ; usonic[1]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.657      ;
; 23.671 ; usonic[8]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.646      ;
; 23.671 ; usonic[6]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.646      ;
; 23.671 ; usonic[4]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.646      ;
; 23.672 ; usonic[0]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.645      ;
; 23.795 ; usonic[7]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.522      ;
; 23.796 ; usonic[5]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.521      ;
; 23.796 ; usonic[3]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.521      ;
; 23.800 ; usonic[1]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.517      ;
; 23.807 ; usonic[0]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.510      ;
; 23.809 ; usonic[8]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.508      ;
; 23.809 ; usonic[6]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.508      ;
; 23.809 ; usonic[4]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.508      ;
; 23.811 ; usonic[2]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.506      ;
; 23.950 ; usonic[0]        ; usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.367      ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                                                                                                   ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.571 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.354     ; 1.221      ;
; -2.504 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.364     ; 1.144      ;
; -2.482 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.358     ; 1.128      ;
; -2.471 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.346     ; 1.129      ;
; -2.463 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.350     ; 1.117      ;
; -2.459 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.365     ; 1.098      ;
; -2.453 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.339     ; 1.118      ;
; -2.451 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.377     ; 1.078      ;
; -2.446 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.363     ; 1.087      ;
; -2.415 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.346     ; 1.073      ;
; -2.395 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.342     ; 1.057      ;
; -2.390 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.351     ; 1.043      ;
; -2.385 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.369     ; 1.020      ;
; -2.380 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.346     ; 1.038      ;
; -2.369 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.357     ; 1.016      ;
; -2.362 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.360     ; 1.006      ;
; -2.359 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.350     ; 1.013      ;
; -2.356 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.343     ; 1.017      ;
; -2.349 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.344     ; 1.009      ;
; -2.345 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.351     ; 0.998      ;
; -2.335 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.341     ; 0.998      ;
; -2.318 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.342     ; 0.980      ;
; -2.312 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.347     ; 0.969      ;
; -2.309 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.342     ; 0.971      ;
; -2.305 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.345     ; 0.964      ;
; -2.301 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.343     ; 0.962      ;
; -2.301 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.346     ; 0.959      ;
; -2.300 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.338     ; 0.966      ;
; -2.298 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.342     ; 0.960      ;
; -2.275 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.386     ; 0.893      ;
; -2.273 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.337     ; 0.940      ;
; -2.258 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.397     ; 0.865      ;
; -2.248 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.357     ; 0.895      ;
; -2.231 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.375     ; 0.860      ;
; -2.199 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.375     ; 0.828      ;
; -2.167 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.366     ; 0.805      ;
; -2.131 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.379     ; 0.756      ;
; -2.122 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.384     ; 0.742      ;
; -2.110 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.367     ; 0.747      ;
; -2.097 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.352     ; 0.749      ;
; -2.092 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.368     ; 0.728      ;
; -2.090 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.370     ; 0.724      ;
; -2.079 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.352     ; 0.731      ;
; -2.075 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.354     ; 0.725      ;
; -2.067 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.354     ; 0.717      ;
; -2.064 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.350     ; 0.718      ;
; -1.985 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.374     ; 0.615      ;
; -1.976 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[15] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.360     ; 0.620      ;
; -1.971 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.365     ; 0.610      ;
; -1.964 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.345     ; 0.623      ;
; -1.961 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.357     ; 0.608      ;
; -1.954 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.357     ; 0.601      ;
; -1.953 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[15] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.339     ; 0.618      ;
; -1.950 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.347     ; 0.607      ;
; -1.948 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.352     ; 0.600      ;
; -1.947 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.361     ; 0.590      ;
; -1.939 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.357     ; 0.586      ;
; -1.933 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[15] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.343     ; 0.594      ;
; -1.930 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.357     ; 0.577      ;
; -1.926 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.356     ; 0.574      ;
; -1.923 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.348     ; 0.579      ;
; -1.803 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.346     ; 0.461      ;
; -1.802 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.346     ; 0.460      ;
; -1.802 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[15] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.345     ; 0.461      ;
; -1.774 ; SPI_MASTER_UC:mbed_instant|FIN                ; MBED_FIN_PREV                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.407     ; 0.404      ;
; -1.773 ; SPI_MASTER_UC:mbed_instant|FIN                ; MBED_FIN_EDGE                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.407     ; 0.403      ;
; -1.771 ; SPI_MASTER_UC:mbed_instant|FIN                ; MBED_ON                                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.407     ; 0.401      ;
; -1.766 ; SPI_MASTER_ADC:ADC0_instant|FIN               ; WR_PREV                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.406     ; 0.397      ;
; -1.764 ; SPI_MASTER_ADC:ADC0_instant|FIN               ; WR_EDGE                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.406     ; 0.395      ;
; -0.085 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.104      ; 0.367      ;
; -0.085 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.104      ; 0.367      ;
; -0.085 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]         ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.104      ; 0.367      ;
; -0.085 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]         ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.104      ; 0.367      ;
; 10.735 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 3.594      ;
; 10.735 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 3.594      ;
; 10.735 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 3.594      ;
; 10.735 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 3.594      ;
; 10.735 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 3.594      ;
; 10.735 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 3.594      ;
; 10.735 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 3.594      ;
; 10.735 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 3.594      ;
; 10.735 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 3.594      ;
; 10.735 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 3.594      ;
; 10.735 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 3.594      ;
; 10.735 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 3.594      ;
; 10.748 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.050      ; 3.586      ;
; 10.748 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.050      ; 3.586      ;
; 10.748 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.050      ; 3.586      ;
; 10.748 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.050      ; 3.586      ;
; 10.748 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.050      ; 3.586      ;
; 10.748 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.050      ; 3.586      ;
; 10.748 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.050      ; 3.586      ;
; 10.748 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.050      ; 3.586      ;
; 10.748 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.050      ; 3.586      ;
; 10.748 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.050      ; 3.586      ;
; 10.748 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.050      ; 3.586      ;
; 10.748 ; MBED_FIN_EDGE                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.050      ; 3.586      ;
; 10.753 ; RST                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.037      ; 3.568      ;
; 10.753 ; RST                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.037      ; 3.568      ;
; 10.753 ; RST                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.037      ; 3.568      ;
+--------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.970 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.344      ;
; -1.970 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.344      ;
; -1.970 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.344      ;
; -1.970 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.344      ;
; -1.970 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg4   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.344      ;
; -1.970 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg5   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.344      ;
; -1.970 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg6   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.344      ;
; -1.970 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg7   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.344      ;
; -1.970 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg8   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.344      ;
; -1.970 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg9   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.344      ;
; -1.970 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg10  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.344      ;
; -1.970 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg11  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.344      ;
; -1.940 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.327      ;
; -1.940 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.327      ;
; -1.940 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.327      ;
; -1.940 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.327      ;
; -1.940 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.327      ;
; -1.940 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.327      ;
; -1.940 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.327      ;
; -1.940 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.327      ;
; -1.940 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.327      ;
; -1.940 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.327      ;
; -1.940 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.327      ;
; -1.940 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.327      ;
; -1.929 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 3.311      ;
; -1.929 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 3.311      ;
; -1.929 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 3.311      ;
; -1.929 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 3.311      ;
; -1.929 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg4   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 3.311      ;
; -1.929 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg5   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 3.311      ;
; -1.929 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg6   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 3.311      ;
; -1.929 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg7   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 3.311      ;
; -1.929 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg8   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 3.311      ;
; -1.929 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg9   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 3.311      ;
; -1.929 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg10  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 3.311      ;
; -1.929 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~porta_address_reg11  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 3.311      ;
; -1.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.286      ;
; -1.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.286      ;
; -1.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.286      ;
; -1.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.286      ;
; -1.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg4   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.286      ;
; -1.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg5   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.286      ;
; -1.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg6   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.286      ;
; -1.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg7   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.286      ;
; -1.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg8   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.286      ;
; -1.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg9   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.286      ;
; -1.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg10  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.286      ;
; -1.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg11  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.286      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.288      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.284      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.288      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.288      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.288      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.288      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.288      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.288      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.288      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.288      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.288      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.288      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.350      ; 3.288      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.284      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.284      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.284      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.284      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.284      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.284      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.284      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.284      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.284      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.284      ;
; -1.901 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.284      ;
; -1.896 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.270      ;
; -1.896 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.270      ;
; -1.896 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.270      ;
; -1.896 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.270      ;
; -1.896 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.270      ;
; -1.896 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.270      ;
; -1.896 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.270      ;
; -1.896 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.270      ;
; -1.896 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.270      ;
; -1.896 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.270      ;
; -1.896 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.270      ;
; -1.896 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.270      ;
; -1.879 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.372      ; 3.288      ;
; -1.879 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.339      ; 3.255      ;
; -1.879 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.372      ; 3.288      ;
; -1.879 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.372      ; 3.288      ;
; -1.879 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.372      ; 3.288      ;
; -1.879 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.372      ; 3.288      ;
; -1.879 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.372      ; 3.288      ;
; -1.879 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.372      ; 3.288      ;
; -1.879 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.372      ; 3.288      ;
; -1.879 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.372      ; 3.288      ;
; -1.879 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.372      ; 3.288      ;
; -1.879 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.372      ; 3.288      ;
; -1.879 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.372      ; 3.288      ;
; -1.879 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.339      ; 3.255      ;
; -1.879 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.339      ; 3.255      ;
; -1.879 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.339      ; 3.255      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                       ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.305 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.010     ; 1.327      ;
; -0.297 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.007     ; 1.322      ;
; -0.290 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.015     ; 1.307      ;
; -0.284 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.005     ; 1.311      ;
; -0.281 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.011     ; 1.302      ;
; -0.281 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.011     ; 1.302      ;
; -0.276 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.306      ;
; -0.276 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.307      ;
; -0.269 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 1.298      ;
; -0.267 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 1.301      ;
; -0.258 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.006     ; 1.284      ;
; -0.241 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.010     ; 1.263      ;
; -0.240 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.010     ; 1.262      ;
; -0.233 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.007     ; 1.258      ;
; -0.232 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.007     ; 1.257      ;
; -0.226 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.015     ; 1.243      ;
; -0.225 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.015     ; 1.242      ;
; -0.220 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.005     ; 1.247      ;
; -0.219 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.005     ; 1.246      ;
; -0.217 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.011     ; 1.238      ;
; -0.217 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.011     ; 1.238      ;
; -0.216 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.011     ; 1.237      ;
; -0.216 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.011     ; 1.237      ;
; -0.212 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.242      ;
; -0.212 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.243      ;
; -0.211 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.241      ;
; -0.211 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.242      ;
; -0.205 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 1.234      ;
; -0.204 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 1.233      ;
; -0.203 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 1.237      ;
; -0.202 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 1.236      ;
; -0.194 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.006     ; 1.220      ;
; -0.193 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.006     ; 1.219      ;
; -0.156 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.187      ;
; -0.149 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.004     ; 1.177      ;
; -0.109 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 1.146      ;
; -0.109 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 1.146      ;
; -0.109 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 1.146      ;
; -0.092 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.123      ;
; -0.091 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.122      ;
; -0.085 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.004     ; 1.113      ;
; -0.084 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.004     ; 1.112      ;
; -0.066 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 1.101      ;
; -0.066 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 1.101      ;
; -0.065 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 1.100      ;
; -0.061 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 1.096      ;
; -0.057 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 1.092      ;
; -0.054 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 1.089      ;
; -0.051 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 1.086      ;
; -0.045 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 1.082      ;
; -0.045 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 1.082      ;
; -0.045 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 1.082      ;
; -0.044 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 1.081      ;
; -0.044 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 1.081      ;
; -0.044 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 1.081      ;
; -0.031 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 1.066      ;
; -0.031 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 1.066      ;
; -0.013 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.043      ;
; -0.013 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.043      ;
; -0.013 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.043      ;
; -0.013 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.043      ;
; -0.013 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.043      ;
; -0.013 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.043      ;
; -0.013 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.043      ;
; -0.013 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.043      ;
; -0.006 ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 1.040      ;
; 0.008  ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.022      ;
; 0.027  ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 1.007      ;
; 0.033  ; SPI_MASTER_ADC:ADC0_instant|icounter[1] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 1.001      ;
; 0.035  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.997      ;
; 0.051  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.979      ;
; 0.051  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.979      ;
; 0.051  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.979      ;
; 0.051  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.979      ;
; 0.051  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.979      ;
; 0.051  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.979      ;
; 0.051  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.979      ;
; 0.051  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.979      ;
; 0.052  ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.978      ;
; 0.052  ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.978      ;
; 0.052  ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.978      ;
; 0.052  ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.978      ;
; 0.052  ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.978      ;
; 0.052  ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.978      ;
; 0.052  ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.978      ;
; 0.062  ; SPI_MASTER_ADC:ADC0_instant|icounter[2] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.972      ;
; 0.066  ; SPI_MASTER_ADC:ADC0_instant|icounter[1] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.968      ;
; 0.069  ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 0.966      ;
; 0.076  ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 0.959      ;
; 0.077  ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.955      ;
; 0.077  ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.955      ;
; 0.077  ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.955      ;
; 0.077  ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.955      ;
; 0.077  ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.955      ;
; 0.077  ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.955      ;
; 0.077  ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.955      ;
; 0.077  ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.955      ;
; 0.077  ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.955      ;
; 0.077  ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.955      ;
; 0.077  ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.955      ;
+--------+-----------------------------------------+-----------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'usonic[9]'                                                                                      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; -0.145 ; counter_burst[8] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.177      ;
; -0.145 ; counter_burst[8] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.177      ;
; -0.145 ; counter_burst[8] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.177      ;
; -0.145 ; counter_burst[8] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.177      ;
; -0.145 ; counter_burst[8] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.177      ;
; -0.145 ; counter_burst[8] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.177      ;
; -0.145 ; counter_burst[8] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.177      ;
; -0.145 ; counter_burst[8] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.177      ;
; -0.145 ; counter_burst[8] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.177      ;
; -0.145 ; counter_burst[8] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.177      ;
; -0.102 ; counter_burst[2] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.134      ;
; -0.102 ; counter_burst[2] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.134      ;
; -0.102 ; counter_burst[2] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.134      ;
; -0.102 ; counter_burst[2] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.134      ;
; -0.102 ; counter_burst[2] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.134      ;
; -0.102 ; counter_burst[2] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.134      ;
; -0.102 ; counter_burst[2] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.134      ;
; -0.102 ; counter_burst[2] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.134      ;
; -0.102 ; counter_burst[2] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.134      ;
; -0.102 ; counter_burst[2] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.134      ;
; -0.076 ; counter_burst[1] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.108      ;
; -0.076 ; counter_burst[1] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.108      ;
; -0.076 ; counter_burst[1] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.108      ;
; -0.076 ; counter_burst[1] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.108      ;
; -0.076 ; counter_burst[1] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.108      ;
; -0.076 ; counter_burst[1] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.108      ;
; -0.076 ; counter_burst[1] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.108      ;
; -0.076 ; counter_burst[1] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.108      ;
; -0.076 ; counter_burst[1] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.108      ;
; -0.076 ; counter_burst[1] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.108      ;
; -0.072 ; counter_burst[3] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.104      ;
; -0.072 ; counter_burst[3] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.104      ;
; -0.072 ; counter_burst[3] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.104      ;
; -0.072 ; counter_burst[3] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.104      ;
; -0.072 ; counter_burst[3] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.104      ;
; -0.072 ; counter_burst[3] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.104      ;
; -0.072 ; counter_burst[3] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.104      ;
; -0.072 ; counter_burst[3] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.104      ;
; -0.072 ; counter_burst[3] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.104      ;
; -0.072 ; counter_burst[3] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.104      ;
; -0.063 ; counter_burst[6] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[6] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[6] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[6] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[6] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[6] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[6] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[6] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[6] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[6] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.015 ; counter_burst[4] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.047      ;
; -0.015 ; counter_burst[4] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.047      ;
; -0.015 ; counter_burst[4] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.047      ;
; -0.015 ; counter_burst[4] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.047      ;
; -0.015 ; counter_burst[4] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.047      ;
; -0.015 ; counter_burst[4] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.047      ;
; -0.015 ; counter_burst[4] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.047      ;
; -0.015 ; counter_burst[4] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.047      ;
; -0.015 ; counter_burst[4] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.047      ;
; -0.015 ; counter_burst[4] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.047      ;
; -0.007 ; counter_burst[7] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[7] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[7] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[7] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[7] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[7] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[7] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[7] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[7] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[7] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; 0.040  ; counter_burst[0] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.992      ;
; 0.061  ; counter_burst[5] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.971      ;
; 0.061  ; counter_burst[5] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.971      ;
; 0.061  ; counter_burst[5] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.971      ;
; 0.061  ; counter_burst[5] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.971      ;
; 0.061  ; counter_burst[5] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.971      ;
; 0.061  ; counter_burst[5] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.971      ;
; 0.061  ; counter_burst[5] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.971      ;
; 0.061  ; counter_burst[5] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.971      ;
; 0.061  ; counter_burst[5] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.971      ;
; 0.061  ; counter_burst[5] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.971      ;
; 0.075  ; counter_burst[0] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.957      ;
; 0.110  ; counter_burst[0] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.922      ;
; 0.145  ; counter_burst[0] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.887      ;
; 0.162  ; counter_burst[9] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.870      ;
; 0.162  ; counter_burst[9] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.870      ;
; 0.162  ; counter_burst[9] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.870      ;
; 0.162  ; counter_burst[9] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.870      ;
; 0.162  ; counter_burst[9] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.870      ;
; 0.162  ; counter_burst[9] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.870      ;
; 0.162  ; counter_burst[9] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.870      ;
; 0.162  ; counter_burst[9] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.870      ;
; 0.162  ; counter_burst[9] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.870      ;
; 0.162  ; counter_burst[9] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.870      ;
; 0.239  ; counter_burst[0] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.793      ;
; 0.274  ; counter_burst[0] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.758      ;
; 0.309  ; counter_burst[0] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.723      ;
; 0.344  ; counter_burst[0] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.688      ;
; 0.379  ; counter_burst[0] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.653      ;
; 0.517  ; counter_burst[0] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.515      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'usonic[9]'                                                                                                                  ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.977 ; ON               ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.146      ; 1.321      ;
; -0.977 ; ON               ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.146      ; 1.321      ;
; -0.977 ; ON               ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.146      ; 1.321      ;
; -0.977 ; ON               ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.146      ; 1.321      ;
; -0.977 ; ON               ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.146      ; 1.321      ;
; -0.977 ; ON               ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.146      ; 1.321      ;
; -0.977 ; ON               ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.146      ; 1.321      ;
; -0.977 ; ON               ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.146      ; 1.321      ;
; -0.977 ; ON               ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.146      ; 1.321      ;
; -0.977 ; ON               ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.146      ; 1.321      ;
; -0.901 ; RST              ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.146      ; 1.397      ;
; -0.901 ; RST              ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.146      ; 1.397      ;
; -0.901 ; RST              ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.146      ; 1.397      ;
; -0.901 ; RST              ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.146      ; 1.397      ;
; -0.901 ; RST              ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.146      ; 1.397      ;
; -0.901 ; RST              ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.146      ; 1.397      ;
; -0.901 ; RST              ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.146      ; 1.397      ;
; -0.901 ; RST              ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.146      ; 1.397      ;
; -0.901 ; RST              ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.146      ; 1.397      ;
; -0.901 ; RST              ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.146      ; 1.397      ;
; 0.245  ; counter_burst[9] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.397      ;
; 0.363  ; counter_burst[0] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.515      ;
; 0.366  ; counter_burst[2] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.518      ;
; 0.373  ; counter_burst[6] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.525      ;
; 0.375  ; counter_burst[1] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; counter_burst[3] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; counter_burst[4] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.528      ;
; 0.437  ; counter_burst[8] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.589      ;
; 0.440  ; counter_burst[5] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.592      ;
; 0.451  ; counter_burst[7] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.603      ;
; 0.501  ; counter_burst[0] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.653      ;
; 0.504  ; counter_burst[2] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.656      ;
; 0.513  ; counter_burst[6] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.665      ;
; 0.515  ; counter_burst[1] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.667      ;
; 0.516  ; counter_burst[3] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; counter_burst[4] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.668      ;
; 0.536  ; counter_burst[0] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.688      ;
; 0.539  ; counter_burst[2] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.691      ;
; 0.548  ; counter_burst[6] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.700      ;
; 0.550  ; counter_burst[1] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.702      ;
; 0.551  ; counter_burst[3] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.703      ;
; 0.571  ; counter_burst[0] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.723      ;
; 0.574  ; counter_burst[2] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.726      ;
; 0.575  ; counter_burst[8] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.727      ;
; 0.583  ; counter_burst[6] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.735      ;
; 0.585  ; counter_burst[1] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.737      ;
; 0.591  ; counter_burst[7] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.743      ;
; 0.606  ; counter_burst[0] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.758      ;
; 0.610  ; counter_burst[4] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.762      ;
; 0.620  ; counter_burst[1] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.772      ;
; 0.626  ; counter_burst[7] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.778      ;
; 0.634  ; counter_burst[5] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.786      ;
; 0.641  ; counter_burst[0] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.793      ;
; 0.645  ; counter_burst[4] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.797      ;
; 0.645  ; counter_burst[3] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.797      ;
; 0.668  ; counter_burst[2] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.820      ;
; 0.669  ; counter_burst[5] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.821      ;
; 0.680  ; counter_burst[4] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.832      ;
; 0.680  ; counter_burst[3] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.832      ;
; 0.703  ; counter_burst[2] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.855      ;
; 0.704  ; counter_burst[5] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.856      ;
; 0.714  ; counter_burst[1] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.866      ;
; 0.715  ; counter_burst[4] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.867      ;
; 0.715  ; counter_burst[3] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.867      ;
; 0.718  ; counter_burst[9] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.870      ;
; 0.718  ; counter_burst[9] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.870      ;
; 0.718  ; counter_burst[9] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.870      ;
; 0.718  ; counter_burst[9] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.870      ;
; 0.718  ; counter_burst[9] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.870      ;
; 0.718  ; counter_burst[9] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.870      ;
; 0.718  ; counter_burst[9] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.870      ;
; 0.718  ; counter_burst[9] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.870      ;
; 0.718  ; counter_burst[9] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.870      ;
; 0.735  ; counter_burst[0] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.887      ;
; 0.738  ; counter_burst[2] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.890      ;
; 0.739  ; counter_burst[5] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.891      ;
; 0.749  ; counter_burst[1] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.901      ;
; 0.750  ; counter_burst[3] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.902      ;
; 0.770  ; counter_burst[0] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.922      ;
; 0.773  ; counter_burst[2] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.925      ;
; 0.784  ; counter_burst[1] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.936      ;
; 0.805  ; counter_burst[0] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.957      ;
; 0.819  ; counter_burst[5] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.971      ;
; 0.819  ; counter_burst[5] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.971      ;
; 0.819  ; counter_burst[5] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.971      ;
; 0.819  ; counter_burst[5] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.971      ;
; 0.819  ; counter_burst[5] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.971      ;
; 0.819  ; counter_burst[1] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.971      ;
; 0.840  ; counter_burst[0] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.992      ;
; 0.887  ; counter_burst[7] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[7] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[7] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[7] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[7] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[7] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[7] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.895  ; counter_burst[4] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.047      ;
; 0.895  ; counter_burst[4] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.047      ;
; 0.895  ; counter_burst[4] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.047      ;
; 0.895  ; counter_burst[4] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.047      ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                                                                                                     ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                       ; Launch Clock                            ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.960 ; MBED_CLK[7]                              ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 1.404      ; 0.596      ;
; -0.953 ; ADC_OFF                                  ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 1.404      ; 0.603      ;
; -0.830 ; RST                                      ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 1.400      ; 0.722      ;
; -0.790 ; ON                                       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 1.400      ; 0.762      ;
; 0.215  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.240  ; SPI_MASTER_ADC:ADC0_instant|data_in[9]   ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; SPI_MASTER_ADC:ADC0_instant|data_in[4]   ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; SPI_MASTER_ADC:ADC0_instant|data_in[5]   ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.394      ;
; 0.244  ; SPI_MASTER_ADC:ADC0_instant|data_in[10]  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.246  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.399      ;
; 0.292  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.444      ;
; 0.301  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.453      ;
; 0.302  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.454      ;
; 0.321  ; SPI_MASTER_ADC:ADC0_instant|data_in[7]   ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.475      ;
; 0.321  ; SPI_MASTER_ADC:ADC0_instant|data_in[2]   ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.473      ;
; 0.324  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.476      ;
; 0.358  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.362  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.518      ;
; 0.371  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.376  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.530      ;
; 0.380  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.532      ;
; 0.381  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.533      ;
; 0.401  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.553      ;
; 0.406  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.558      ;
; 0.410  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.562      ;
; 0.413  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[15]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.565      ;
; 0.413  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.565      ;
; 0.414  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.005      ; 0.571      ;
; 0.415  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.567      ;
; 0.417  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.569      ;
; 0.418  ; SPI_MASTER_ADC:ADC0_instant|data_in[2]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.005      ; 0.575      ;
; 0.420  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.005      ; 0.577      ;
; 0.420  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.572      ;
; 0.420  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.572      ;
; 0.421  ; SPI_MASTER_ADC:ADC0_instant|data_in[8]   ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.573      ;
; 0.423  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 0.573      ;
; 0.426  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]  ; SPI_MASTER_ADC:ADC0_instant|data_in[15]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.578      ;
; 0.456  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.608      ;
; 0.459  ; SPI_MASTER_ADC:ADC0_instant|data_in[8]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.004     ; 0.607      ;
; 0.463  ; SPI_MASTER_ADC:ADC0_instant|data_in[7]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.616      ;
; 0.476  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|FIN               ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.630      ;
; 0.479  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.631      ;
; 0.479  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.631      ;
; 0.527  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.679      ;
; 0.530  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.682      ;
; 0.555  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.704      ;
; 0.556  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|FIN               ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.710      ;
; 0.557  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.712      ;
; 0.557  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.712      ;
; 0.557  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.712      ;
; 0.557  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.712      ;
; 0.558  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.006     ; 0.704      ;
; 0.561  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.716      ;
; 0.561  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.716      ;
; 0.561  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.716      ;
; 0.561  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.716      ;
; 0.561  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.716      ;
; 0.561  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.716      ;
; 0.562  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.717      ;
; 0.567  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.722      ;
; 0.567  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.722      ;
; 0.569  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.724      ;
; 0.571  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.726      ;
; 0.572  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.727      ;
; 0.573  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.728      ;
; 0.573  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.728      ;
; 0.574  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.729      ;
; 0.577  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 0.727      ;
; 0.581  ; SPI_MASTER_ADC:ADC0_instant|data_in[9]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.005     ; 0.728      ;
; 0.582  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.737      ;
; 0.584  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.011     ; 0.725      ;
; 0.584  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.739      ;
; 0.586  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.008     ; 0.730      ;
; 0.586  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.741      ;
; 0.587  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.742      ;
; 0.588  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.743      ;
; 0.588  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.743      ;
; 0.589  ; SPI_MASTER_ADC:ADC0_instant|data_in[10]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.011     ; 0.730      ;
; 0.589  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.744      ;
; 0.590  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.745      ;
; 0.594  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.749      ;
; 0.595  ; SPI_MASTER_ADC:ADC0_instant|data_in[5]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.013     ; 0.734      ;
; 0.602  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.754      ;
; 0.608  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.760      ;
; 0.613  ; SPI_MASTER_ADC:ADC0_instant|data_in[15]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.001     ; 0.764      ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.957 ; MBED_ON                                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.404      ; 0.599      ;
; -0.617 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.405      ; 0.940      ;
; -0.515 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.397      ; 1.034      ;
; -0.459 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.405      ; 1.098      ;
; -0.426 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.397      ; 1.123      ;
; -0.414 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.397      ; 1.135      ;
; -0.407 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.396      ; 1.141      ;
; -0.396 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.388      ; 1.144      ;
; -0.394 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.396      ; 1.154      ;
; -0.393 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.405      ; 1.164      ;
; -0.391 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.396      ; 1.157      ;
; -0.388 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.394      ; 1.158      ;
; -0.370 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.397      ; 1.179      ;
; -0.357 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.397      ; 1.192      ;
; -0.356 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.397      ; 1.193      ;
; -0.347 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.397      ; 1.202      ;
; -0.346 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.397      ; 1.203      ;
; -0.325 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.396      ; 1.223      ;
; -0.304 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.394      ; 1.242      ;
; -0.284 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.397      ; 1.265      ;
; -0.267 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.387      ; 1.272      ;
; -0.235 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.396      ; 1.313      ;
; -0.233 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.397      ; 1.316      ;
; -0.231 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.396      ; 1.317      ;
; -0.229 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.396      ; 1.319      ;
; -0.217 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.394      ; 1.329      ;
; -0.189 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.388      ; 1.351      ;
; -0.189 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.396      ; 1.359      ;
; -0.188 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.397      ; 1.361      ;
; -0.127 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.394      ; 1.419      ;
; -0.100 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.405      ; 1.457      ;
; -0.018 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.397      ; 1.531      ;
; 0.012  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.387      ; 1.551      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.254  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.406      ;
; 0.286  ; SPI_MASTER_UC:mbed_instant|data_out[6]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.438      ;
; 0.288  ; SPI_MASTER_UC:mbed_instant|data_out[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.440      ;
; 0.288  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.440      ;
; 0.322  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.002      ; 0.476      ;
; 0.348  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 0.501      ;
; 0.349  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 0.502      ;
; 0.363  ; SPI_MASTER_UC:mbed_instant|data_out[10]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.517      ;
; 0.373  ; SPI_MASTER_UC:mbed_instant|data_out[12]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 0.526      ;
; 0.376  ; SPI_MASTER_UC:mbed_instant|data_out[14]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.528      ;
; 0.381  ; SPI_MASTER_UC:mbed_instant|data_out[11]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 0.532      ;
; 0.435  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.002      ; 0.589      ;
; 0.446  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.598      ;
; 0.466  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 0.617      ;
; 0.467  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.619      ;
; 0.467  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 0.618      ;
; 0.469  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 0.620      ;
; 0.469  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 0.620      ;
; 0.470  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.622      ;
; 0.470  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.622      ;
; 0.477  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 0.630      ;
; 0.477  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 0.630      ;
; 0.524  ; SPI_MASTER_UC:mbed_instant|data_out[7]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.003     ; 0.673      ;
; 0.524  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.676      ;
; 0.530  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 0.683      ;
; 0.530  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 0.683      ;
; 0.534  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.686      ;
; 0.547  ; SPI_MASTER_UC:mbed_instant|data_out[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 0.700      ;
; 0.588  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.003     ; 0.737      ;
; 0.601  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.753      ;
; 0.616  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.010     ; 0.758      ;
; 0.616  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.008      ; 0.776      ;
; 0.618  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.008      ; 0.778      ;
; 0.618  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.008      ; 0.778      ;
; 0.628  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.008      ; 0.788      ;
; 0.632  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.784      ;
; 0.633  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.785      ;
; 0.634  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.786      ;
; 0.640  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.008      ; 0.800      ;
; 0.650  ; SPI_MASTER_UC:mbed_instant|data_out[9]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.003      ; 0.805      ;
; 0.662  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.814      ;
; 0.663  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.815      ;
; 0.677  ; SPI_MASTER_UC:mbed_instant|data_out[8]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.829      ;
; 0.679  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.831      ;
; 0.697  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.849      ;
; 0.708  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.860      ;
; 0.719  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.003     ; 0.868      ;
; 0.732  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.884      ;
; 0.740  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.892      ;
; 0.743  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.895      ;
; 0.750  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.902      ;
; 0.759  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.009     ; 0.902      ;
; 0.763  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 0.914      ;
; 0.763  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 0.914      ;
; 0.763  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 0.914      ;
; 0.767  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.919      ;
; 0.774  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.926      ;
; 0.775  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.927      ;
; 0.778  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.930      ;
; 0.779  ; SPI_MASTER_UC:mbed_instant|data_out[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.010     ; 0.921      ;
; 0.801  ; SPI_MASTER_UC:mbed_instant|data_out[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.010      ; 0.963      ;
; 0.802  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.954      ;
; 0.810  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.962      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                   ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.030 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; -0.030 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; -0.030 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; -0.030 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; 0.215  ; counter_wait[16]                                                                                                                                     ; counter_wait[16]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counter_report[0]                                                                                                                                    ; counter_report[0]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counter_report[1]                                                                                                                                    ; counter_report[1]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MBED_ON                                                                                                                                              ; MBED_ON                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ADC_OFF                                                                                                                                              ; ADC_OFF                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK[7]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.241  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.249  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.257  ; counter_report[1]                                                                                                                                    ; counter_report[0]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.409      ;
; 0.278  ; counter_report[1]                                                                                                                                    ; MBED_ALLOWED                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.430      ;
; 0.289  ; MBED_CLK_PREV                                                                                                                                        ; MBED_CLK_EDGE                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.441      ;
; 0.289  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.441      ;
; 0.302  ; counter_wait[16]                                                                                                                                     ; counter_wait[13]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.454      ;
; 0.304  ; counter_report[0]                                                                                                                                    ; MBED_ALLOWED                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.456      ;
; 0.355  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; WR_PREV                                                                                                                                              ; WR_EDGE                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; counter_wait[1]                                                                                                                                      ; counter_wait[1]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; counter_wait[8]                                                                                                                                      ; counter_wait[8]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; MBED_CLK[0]                                                                                                                                          ; MBED_CLK[0]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; MBED_CLK[2]                                                                                                                                          ; MBED_CLK[2]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; MBED_CLK[5]                                                                                                                                          ; MBED_CLK[5]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; counter_wait[12]                                                                                                                                     ; counter_wait[12]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; counter_wait[9]                                                                                                                                      ; counter_wait[9]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; MBED_CLK[6]                                                                                                                                          ; MBED_CLK[6]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; FIFO_FULL_PREV                                                                                                                                       ; ADC_OFF                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; MBED_CLK[1]                                                                                                                                          ; MBED_CLK[1]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; counter_wait[2]                                                                                                                                      ; counter_wait[2]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; MBED_CLK[3]                                                                                                                                          ; MBED_CLK[3]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; MBED_CLK[4]                                                                                                                                          ; MBED_CLK[4]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; counter_report[0]                                                                                                                                    ; counter_report[1]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; counter_wait[11]                                                                                                                                     ; counter_wait[11]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.373  ; MBED_CLK_EDGE                                                                                                                                        ; MBED_ON                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; counter_wait[14]                                                                                                                                     ; counter_wait[14]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.383  ; counter_wait[16]                                                                                                                                     ; counter_wait[10]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.417  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.620      ;
; 0.421  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.624      ;
; 0.423  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.626      ;
; 0.439  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.591      ;
; 0.441  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.593      ;
; 0.442  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.594      ;
; 0.442  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.594      ;
; 0.444  ; counter_wait[15]                                                                                                                                     ; counter_wait[15]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.596      ;
; 0.450  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.602      ;
; 0.450  ; ADC_OFF                                                                                                                                              ; WR_EDGE                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.602      ;
; 0.468  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK_PREV                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.616      ;
; 0.468  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK_EDGE                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.616      ;
; 0.470  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.622      ;
; 0.473  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.625      ;
; 0.488  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; ADC_OFF                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.641      ;
; 0.489  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_FULL_PREV                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.642      ;
; 0.493  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.495  ; counter_wait[8]                                                                                                                                      ; counter_wait[9]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.495  ; counter_wait[1]                                                                                                                                      ; counter_wait[2]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.496  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; MBED_CLK[0]                                                                                                                                          ; MBED_CLK[1]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; RST                                                                                                                                                  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.647      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                                          ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node     ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.009 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.091      ; 0.393      ;
; 0.009 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.091      ; 0.393      ;
; 0.214 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.092      ; 0.599      ;
; 0.214 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.092      ; 0.599      ;
; 0.215 ; usonic[0]        ; usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.354 ; usonic[2]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.506      ;
; 0.356 ; usonic[4]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; usonic[6]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; usonic[8]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; usonic[0]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.365 ; usonic[1]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.517      ;
; 0.369 ; usonic[3]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; usonic[5]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; usonic[7]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.493 ; usonic[0]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.645      ;
; 0.494 ; usonic[8]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; usonic[4]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; usonic[6]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.646      ;
; 0.505 ; usonic[1]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.509 ; usonic[3]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; usonic[5]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; usonic[7]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.662      ;
; 0.529 ; usonic[4]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529 ; usonic[6]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.681      ;
; 0.544 ; usonic[3]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; usonic[5]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; usonic[7]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.697      ;
; 0.547 ; usonic[2]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.699      ;
; 0.564 ; usonic[4]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.716      ;
; 0.564 ; usonic[6]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.716      ;
; 0.579 ; usonic[3]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; usonic[5]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.582 ; usonic[2]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.734      ;
; 0.587 ; usonic[0]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.739      ;
; 0.599 ; usonic[4]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.751      ;
; 0.599 ; usonic[1]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.751      ;
; 0.614 ; usonic[3]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; usonic[5]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.766      ;
; 0.617 ; usonic[2]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.769      ;
; 0.622 ; usonic[0]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.774      ;
; 0.634 ; usonic[4]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.786      ;
; 0.634 ; usonic[1]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.786      ;
; 0.649 ; usonic[3]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.801      ;
; 0.652 ; usonic[2]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.804      ;
; 0.657 ; usonic[0]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.809      ;
; 0.669 ; usonic[1]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.821      ;
; 0.684 ; usonic[3]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.836      ;
; 0.687 ; usonic[2]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.839      ;
; 0.692 ; usonic[0]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.844      ;
; 0.704 ; usonic[1]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.856      ;
; 0.722 ; usonic[2]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.874      ;
; 0.727 ; usonic[0]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.879      ;
; 0.739 ; usonic[1]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.891      ;
; 0.757 ; usonic[2]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.909      ;
; 0.762 ; usonic[0]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.914      ;
; 0.774 ; usonic[1]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.926      ;
; 0.797 ; usonic[0]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.949      ;
; 0.809 ; usonic[1]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.961      ;
; 2.450 ; counter_burst[5] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -2.148     ; 0.454      ;
; 2.561 ; counter_burst[7] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -2.148     ; 0.565      ;
; 2.601 ; counter_burst[9] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -2.148     ; 0.605      ;
; 2.617 ; counter_burst[6] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -2.148     ; 0.621      ;
; 2.699 ; counter_burst[8] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -2.148     ; 0.703      ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[15]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[15]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'usonic[9]'                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_memory_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_we_reg        ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_memory_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_we_reg        ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg4  ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse                                         ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse                                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse|clk                                     ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse|clk                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+------------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                               ; 3.764 ; 3.764 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                               ; 3.764 ; 3.764 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                               ; 4.101 ; 4.101 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                               ; 4.101 ; 4.101 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 2.826 ; 2.826 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 2.826 ; 2.826 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 3.249 ; 3.249 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 3.249 ; 3.249 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 2.832 ; 2.832 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+------------+---------------------------------------+-------+-------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+------------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                               ; -3.644 ; -3.644 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                               ; -3.644 ; -3.644 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                               ; -3.981 ; -3.981 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                               ; -3.981 ; -3.981 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.706 ; -2.706 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.706 ; -2.706 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.712 ; -2.712 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -3.129 ; -3.129 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.712 ; -2.712 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+------------+---------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 3.277 ; 3.277 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 3.277 ; 3.277 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 3.153 ; 3.153 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 7.846 ; 7.846 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 7.846 ; 7.846 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 7.827 ; 7.827 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 7.492 ; 7.492 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 7.691 ; 7.691 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 7.581 ; 7.581 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 7.561 ; 7.561 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 7.467 ; 7.467 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 6.429 ; 6.429 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 6.292 ; 6.292 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 6.329 ; 6.329 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 6.214 ; 6.214 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 6.333 ; 6.333 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 6.345 ; 6.345 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 6.429 ; 6.429 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 6.283 ; 6.283 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 7.930 ; 7.930 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 7.814 ; 7.814 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 7.459 ; 7.459 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 7.878 ; 7.878 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 7.930 ; 7.930 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 6.835 ; 6.835 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 6.832 ; 6.832 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 6.897 ; 6.897 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 7.621 ; 7.621 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 7.317 ; 7.317 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 6.758 ; 6.758 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 7.523 ; 7.523 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 6.637 ; 6.637 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 7.621 ; 7.621 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 6.962 ; 6.962 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 6.901 ; 6.901 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 3.721 ; 3.721 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 3.721 ; 3.721 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 3.306 ; 3.306 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 3.359 ; 3.359 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 3.359 ; 3.359 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 3.225 ; 3.225 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.841 ; 4.841 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.621 ; 4.621 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 2.285 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.841 ; 4.841 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.767 ; 4.767 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.767 ; 4.767 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 2.285 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 2.285 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.866 ; 4.866 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.866 ; 4.866 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.223 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.649 ; 4.649 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.906 ; 4.906 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.906 ; 4.906 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 3.106 ; 3.106 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 3.235 ; 3.235 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 3.106 ; 3.106 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 4.784 ; 4.784 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 5.163 ; 5.163 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 5.144 ; 5.144 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 4.802 ; 4.802 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 5.004 ; 5.004 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 4.894 ; 4.894 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 4.872 ; 4.872 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 4.784 ; 4.784 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 3.811 ; 3.811 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 3.898 ; 3.898 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 3.933 ; 3.933 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 3.811 ; 3.811 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 3.937 ; 3.937 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 3.949 ; 3.949 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 4.034 ; 4.034 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 3.887 ; 3.887 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 4.428 ; 4.428 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 5.412 ; 5.412 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 5.063 ; 5.063 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 5.467 ; 5.467 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 5.528 ; 5.528 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 4.428 ; 4.428 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 4.433 ; 4.433 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 4.501 ; 4.501 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 3.901 ; 3.901 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 4.578 ; 4.578 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 4.026 ; 4.026 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 4.792 ; 4.792 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 3.901 ; 3.901 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 4.883 ; 4.883 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 4.225 ; 4.225 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 4.164 ; 4.164 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 3.306 ; 3.306 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 3.721 ; 3.721 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 3.306 ; 3.306 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 3.225 ; 3.225 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 3.359 ; 3.359 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 3.225 ; 3.225 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 2.285 ; 4.621 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.621 ; 4.621 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 2.285 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.841 ; 4.841 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.767 ; 4.767 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.767 ; 4.767 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 2.285 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 2.285 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.223 ; 4.649 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.866 ; 4.866 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.223 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.649 ; 4.649 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.906 ; 4.906 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.906 ; 4.906 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.804 ;       ;       ; 6.804 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.689 ; 6.689 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.848 ;       ;       ; 6.848 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.259 ;       ;       ; 6.259 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.849 ;       ;       ; 6.849 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.615 ; 6.615 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.528 ;       ;       ; 6.528 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.659 ; 6.659 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.682 ;       ;       ; 6.682 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.266 ; 6.266 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.504 ; 5.504 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.126 ;       ;       ; 5.126 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.243 ; 5.243 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.804 ;       ;       ; 6.804 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.689 ; 6.689 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.848 ;       ;       ; 6.848 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.259 ;       ;       ; 6.259 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.849 ;       ;       ; 6.849 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.615 ; 6.615 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.528 ;       ;       ; 6.528 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.659 ; 6.659 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.682 ;       ;       ; 6.682 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.266 ; 6.266 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.504 ; 5.504 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.126 ;       ;       ; 5.126 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.243 ; 5.243 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                    ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                         ; -5.136   ; -1.260  ; N/A      ; N/A     ; -0.500              ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -4.588   ; -0.049  ; N/A      ; N/A     ; 5.015               ;
;  CLKPLL_inst|altpll_component|pll|clk[1] ; -5.136   ; 0.009   ; N/A      ; N/A     ; 11.142              ;
;  SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -1.652   ; -1.208  ; N/A      ; N/A     ; -0.500              ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -3.887   ; -1.260  ; N/A      ; N/A     ; -0.500              ;
;  iCLK_50                                 ; N/A      ; N/A     ; N/A      ; N/A     ; 10.000              ;
;  usonic[9]                               ; -1.382   ; -1.172  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                          ; -411.015 ; -18.133 ; 0.0      ; 0.0     ; -91.0               ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -263.832 ; -0.098  ; N/A      ; N/A     ; 0.000               ;
;  CLKPLL_inst|altpll_component|pll|clk[1] ; -5.463   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -63.185  ; -1.208  ; N/A      ; N/A     ; -56.000             ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -64.715  ; -7.343  ; N/A      ; N/A     ; -25.000             ;
;  iCLK_50                                 ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  usonic[9]                               ; -13.820  ; -11.720 ; N/A      ; N/A     ; -10.000             ;
+------------------------------------------+----------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+------------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                               ; 6.592 ; 6.592 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                               ; 6.592 ; 6.592 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                               ; 7.111 ; 7.111 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                               ; 7.111 ; 7.111 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 5.150 ; 5.150 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 5.150 ; 5.150 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 5.976 ; 5.976 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 5.976 ; 5.976 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 5.213 ; 5.213 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+------------+---------------------------------------+-------+-------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+------------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                               ; -3.644 ; -3.644 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                               ; -3.644 ; -3.644 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                               ; -3.981 ; -3.981 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                               ; -3.981 ; -3.981 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.706 ; -2.706 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.706 ; -2.706 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.712 ; -2.712 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -3.129 ; -3.129 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.712 ; -2.712 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+------------+---------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 6.581  ; 6.581  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 6.581  ; 6.581  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 6.221  ; 6.221  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 14.875 ; 14.875 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 14.875 ; 14.875 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 14.835 ; 14.835 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 14.111 ; 14.111 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 14.600 ; 14.600 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 14.355 ; 14.355 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 14.325 ; 14.325 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 14.127 ; 14.127 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 12.035 ; 12.035 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 11.643 ; 11.643 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 11.863 ; 11.863 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 11.618 ; 11.618 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 11.876 ; 11.876 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 11.883 ; 11.883 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 12.035 ; 12.035 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 11.789 ; 11.789 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 15.321 ; 15.321 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 15.030 ; 15.030 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 14.198 ; 14.198 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 15.149 ; 15.149 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 15.321 ; 15.321 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 12.945 ; 12.945 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 12.952 ; 12.952 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 12.984 ; 12.984 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 14.486 ; 14.486 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 14.163 ; 14.163 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 12.775 ; 12.775 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 14.244 ; 14.244 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 12.465 ; 12.465 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 14.486 ; 14.486 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 13.163 ; 13.163 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 13.071 ; 13.071 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 7.171  ; 7.171  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 7.171  ; 7.171  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 6.210  ; 6.210  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 6.783  ; 6.783  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 6.783  ; 6.783  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 6.371  ; 6.371  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.948  ; 8.948  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.329  ; 8.329  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.350  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.948  ; 8.948  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.787  ; 8.787  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.787  ; 8.787  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 4.350  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 4.350  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.117  ; 9.117  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.117  ; 9.117  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.338  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.608  ; 8.608  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.094  ; 9.094  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.094  ; 9.094  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 3.106 ; 3.106 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 3.235 ; 3.235 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 3.106 ; 3.106 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 4.784 ; 4.784 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 5.163 ; 5.163 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 5.144 ; 5.144 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 4.802 ; 4.802 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 5.004 ; 5.004 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 4.894 ; 4.894 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 4.872 ; 4.872 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 4.784 ; 4.784 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 3.811 ; 3.811 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 3.898 ; 3.898 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 3.933 ; 3.933 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 3.811 ; 3.811 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 3.937 ; 3.937 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 3.949 ; 3.949 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 4.034 ; 4.034 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 3.887 ; 3.887 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 4.428 ; 4.428 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 5.412 ; 5.412 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 5.063 ; 5.063 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 5.467 ; 5.467 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 5.528 ; 5.528 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 4.428 ; 4.428 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 4.433 ; 4.433 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 4.501 ; 4.501 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 3.901 ; 3.901 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 4.578 ; 4.578 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 4.026 ; 4.026 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 4.792 ; 4.792 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 3.901 ; 3.901 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 4.883 ; 4.883 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 4.225 ; 4.225 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 4.164 ; 4.164 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 3.306 ; 3.306 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 3.721 ; 3.721 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 3.306 ; 3.306 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 3.225 ; 3.225 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 3.359 ; 3.359 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 3.225 ; 3.225 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 2.285 ; 4.621 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.621 ; 4.621 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 2.285 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.841 ; 4.841 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.767 ; 4.767 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.767 ; 4.767 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 2.285 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 2.285 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.223 ; 4.649 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.866 ; 4.866 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.223 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.649 ; 4.649 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.906 ; 4.906 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.906 ; 4.906 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.253 ;        ;        ; 12.253 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.071 ; 12.071 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.368 ;        ;        ; 12.368 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.047 ;        ;        ; 11.047 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.357 ;        ;        ; 12.357 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.858 ; 11.858 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.675 ;        ;        ; 11.675 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.973 ; 11.973 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.988 ;        ;        ; 11.988 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.042 ; 11.042 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.935  ; 9.935  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.167  ;        ;        ; 9.167  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.804 ;       ;       ; 6.804 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.689 ; 6.689 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.848 ;       ;       ; 6.848 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.259 ;       ;       ; 6.259 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.849 ;       ;       ; 6.849 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.615 ; 6.615 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.528 ;       ;       ; 6.528 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.659 ; 6.659 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.682 ;       ;       ; 6.682 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.266 ; 6.266 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.504 ; 5.504 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.126 ;       ;       ; 5.126 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.243 ; 5.243 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 12059    ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 67       ; 1        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 4        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 54       ; 0        ; 0        ; 0        ;
; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 7        ; 2        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4        ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 251      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 817      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 127      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]                               ; 20       ; 0        ; 0        ; 0        ;
; usonic[9]                               ; usonic[9]                               ; 145      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 12059    ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 67       ; 1        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 4        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 54       ; 0        ; 0        ; 0        ;
; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 7        ; 2        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4        ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 251      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 817      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 127      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]                               ; 20       ; 0        ; 0        ; 0        ;
; usonic[9]                               ; usonic[9]                               ; 145      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 36    ; 36   ;
; Unconstrained Output Ports      ; 53    ; 53   ;
; Unconstrained Output Port Paths ; 5479  ; 5479 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Sep 03 01:28:03 2015
Info: Command: quartus_sta LOGGER -c LOGGER
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LOGGER.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 7 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[0]} {CLKPLL_inst|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 17 -multiply_by 14 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[1]} {CLKPLL_inst|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_ADC:ADC0_instant|CLK_16[1] SPI_MASTER_ADC:ADC0_instant|CLK_16[1]
    Info (332105): create_clock -period 1.000 -name usonic[9] usonic[9]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.136
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.136        -5.463 CLKPLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    -4.588      -263.832 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -3.887       -64.715 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -1.652       -63.185 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
    Info (332119):    -1.382       -13.820 usonic[9] 
Info (332146): Worst-case hold slack is -1.260
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.260        -1.979 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -1.208        -1.208 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
    Info (332119):    -1.172       -11.720 usonic[9] 
    Info (332119):    -0.049        -0.098 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.102         0.000 CLKPLL_inst|altpll_component|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -56.000 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.500       -10.000 usonic[9] 
    Info (332119):     5.015         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.142         0.000 CLKPLL_inst|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.814        -2.938 CLKPLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    -2.571      -149.447 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -1.970       -29.351 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.305        -4.308 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
    Info (332119):    -0.145        -1.450 usonic[9] 
Info (332146): Worst-case hold slack is -0.977
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.977        -9.770 usonic[9] 
    Info (332119):    -0.960        -0.960 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
    Info (332119):    -0.957        -7.343 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.030        -0.060 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.009         0.000 CLKPLL_inst|altpll_component|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -56.000 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.500       -10.000 usonic[9] 
    Info (332119):     5.015         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.142         0.000 CLKPLL_inst|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 456 megabytes
    Info: Processing ended: Thu Sep 03 01:28:06 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


