# 8-bit CPU in VHDL

This project implements a simple 8-bit CPU using VHDL and ModelSim/Quartus (Altera 13.1).  
It includes a complete datapath and control unit, plus a testbench to simulate a small program.

> Repository: `hamidelmarrouni/8bits_cpu_vhdl`

---

## ğŸ§  CPU Overview

- **Data width**: 8 bits (`DATA_W`)
- **Address width**: 12 bits (`ADDR_W`)
- **Memory size**: configurable (default 256 bytes)
- **Register file**: 8 general-purpose registers (R0â€“R7)
- **Architecture**: simple von Neumann (same memory for instructions + data)
- **Control**: single-cycle FSM (fetch â†’ decode â†’ optional op-fetch â†’ execute â†’ mem â†’ write-back)

The CPU is built from the following main blocks:

- `program_counter` â€“ holds the current program address, supports:
  - `PC = PC + 1`
  - `PC = PC + offset` (branch)
  - `PC = immediate` (jump)
- `instruction_reg` â€“ stores the instruction bytes and decodes:
  - opcode
  - destination register (Rd)
  - source register (Rs)
  - immediate value
- `register_file` â€“ 8 Ã— 8-bit registers with 2 read ports and 1 write port
- `alu` â€“ arithmetic and logic unit with flags:
  - Zero (Z), Negative (N), Carry (C), Overflow (V)
- `memory` â€“ byte-addressable RAM / program memory
- `internal_bus` â€“ 4-to-1 bus multiplexer for:
  - ALU result, memory data, immediate value, register data
- `control_unit` â€“ FSM that:
  - sequences instruction fetch/execute
  - generates control signals for PC, RF, ALU, memory, and bus
- `cpu_top` â€“ top-level that connects all of the above
- `tb_cpu_full` â€“ testbench for simulating the full CPU

---

## ğŸ§¾ Instruction Set

The instruction format is 8-bit opcodes with an optional second byte (immediate / extra info).

**Main opcodes (from `constants_pkg.vhd`):**

- `OP_NOP` â€“ no operation
- `OP_LDI` â€“ load immediate: `Rd â† imm8`
- `OP_ADD` â€“ `Rd â† Rd + Rs`
- `OP_SUB` â€“ `Rd â† Rd - Rs`
- `OP_AND` â€“ `Rd â† Rd AND Rs`
- `OP_OR`  â€“ `Rd â† Rd OR Rs`
- `OP_XOR` â€“ `Rd â† Rd XOR Rs`
- `OP_LD`  â€“ load from memory: `Rd â† [addr]`
- `OP_ST`  â€“ store to memory: `[addr] â† Rs`
- `OP_BRZ` â€“ branch if zero flag set: `if Z = 1 then PC â† PC + offset`
- `OP_JMP` â€“ unconditional jump: `PC â† addr`

The exact bit encoding (opcode / Rd / Rs / imm8) is defined and decoded in:

- `constants_pkg.vhd`
- `instruction_reg.vhd`
- `control_unit.vhd`

---

## ğŸ“ Project Structure

Typical structure of this repo:

```text
8bits_cpu_vhdl/
â”œâ”€ src/
â”‚  â”œâ”€ constants_pkg.vhd      -- global constants & opcodes
â”‚  â”œâ”€ program_counter.vhd    -- PC with increment, branch, and jump
â”‚  â”œâ”€ instruction_reg.vhd    -- IR + immediate register + decode
â”‚  â”œâ”€ register_file.vhd      -- 8Ã—8-bit register file
â”‚  â”œâ”€ alu.vhd                -- arithmetic and logic unit + flags
â”‚  â”œâ”€ internal_bus.vhd       -- bus multiplexer (MEM/ALU/IMM/RF)
â”‚  â”œâ”€ memory.vhd             -- simple RAM / program memory
â”‚  â”œâ”€ control_unit.vhd       -- FSM (fetch/decode/execute/mem/wb)
â”‚  â””â”€ cpu_top.vhd            -- top-level CPU
â”‚
â”œâ”€ testbench/
â”‚  â””â”€ tb_cpu_full.vhd        -- full CPU testbench
â”‚
â”œâ”€ cpu 8bits.mpf             -- ModelSim/Quartus project file (local)
â”œâ”€ cpu 8bits.cr.mti          -- ModelSim config (local)
â”œâ”€ work/                     -- ModelSim work library (generated)
â”œâ”€ vsim.wlf                  -- ModelSim waveform dump (generated)
â””â”€ README.md
