{
  "creator": "Yosys 0.50+7 (git sha1 9d3ab964b, x86_64-w64-mingw32-g++ 13.2.1 -O3)",
  "modules": {
    "$paramod$7c8939b702b5e447ac77507150c3716add7ff3c6\\processor": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "hdlname": "processor",
        "src": "processor.v:1.1-305.10"
      },
      "parameter_default_values": {
        "ABS": "00000000000000000000000000000000",
        "ABS_M": "00000000000000000000000000000000",
        "ADD": "00000000000000000000000000000001",
        "AND": "00000000000000000000000000000000",
        "CAL": "00000000000000000000000000000001",
        "DFILE": "procAurora_data.mif",
        "DIV": "00000000000000000000000000000000",
        "EQU": "00000000000000000000000000000000",
        "F2I": "00000000000000000000000000000001",
        "F2I_M": "00000000000000000000000000000000",
        "FFTSIZ": "00000000000000000000000000000011",
        "F_ABS": "00000000000000000000000000000000",
        "F_ABS_M": "00000000000000000000000000000000",
        "F_ADD": "00000000000000000000000000000001",
        "F_DIV": "00000000000000000000000000000000",
        "F_GRE": "00000000000000000000000000000000",
        "F_LES": "00000000000000000000000000000000",
        "F_MLT": "00000000000000000000000000000001",
        "F_NEG": "00000000000000000000000000000001",
        "F_NEG_M": "00000000000000000000000000000001",
        "F_PST": "00000000000000000000000000000000",
        "F_PST_M": "00000000000000000000000000000000",
        "F_SGN": "00000000000000000000000000000000",
        "GRE": "00000000000000000000000000000000",
        "I2F": "00000000000000000000000000000000",
        "I2F_M": "00000000000000000000000000000000",
        "IFILE": "procAurora_inst.mif",
        "ILI": "00000000000000000000000000000001",
        "INV": "00000000000000000000000000000000",
        "INV_M": "00000000000000000000000000000000",
        "ITRADD": "00000000000000000000000000000000",
        "LAN": "00000000000000000000000000000000",
        "LDI": "00000000000000000000000000000001",
        "LES": "00000000000000000000000000000001",
        "LIN": "00000000000000000000000000000000",
        "LIN_M": "00000000000000000000000000000000",
        "LOR": "00000000000000000000000000000000",
        "MDATAS": "00000000000000000000000001001011",
        "MDATAW": "00000000000000000000000000000111",
        "MINSTS": "00000000000000000000000101111010",
        "MINSTW": "00000000000000000000000000001001",
        "MLT": "00000000000000000000000000000001",
        "MOD": "00000000000000000000000000000000",
        "NBEXPO": "00000000000000000000000000001000",
        "NBMANT": "00000000000000000000000000010111",
        "NBOPCO": "00000000000000000000000000000111",
        "NEG": "00000000000000000000000000000000",
        "NEG_M": "00000000000000000000000000000000",
        "NRM": "00000000000000000000000000000000",
        "NRM_M": "00000000000000000000000000000000",
        "NUBITS": "00000000000000000000000000100000",
        "NUGAIN": "00000000000000000000000010000000",
        "NUIOIN": "00000000000000000000000000000001",
        "NUIOOU": "00000000000000000000000000000010",
        "ORR": "00000000000000000000000000000000",
        "PST": "00000000000000000000000000000000",
        "PST_M": "00000000000000000000000000000000",
        "SDEPTH": "00000000000000000000000000001010",
        "SGN": "00000000000000000000000000000000",
        "SHL": "00000000000000000000000000000000",
        "SHR": "00000000000000000000000000000000",
        "SRF": "00000000000000000000000000000001",
        "SRS": "00000000000000000000000000000000",
        "XOR": "00000000000000000000000000000000"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "io_in": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "io_out": {
          "direction": "output",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "addr_in": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 68, 69 ]
        },
        "addr_out": {
          "direction": "output",
          "bits": [ 70 ]
        },
        "req_in": {
          "direction": "output",
          "bits": [ 71 ]
        },
        "out_en": {
          "direction": "output",
          "bits": [ 72 ]
        },
        "itr": {
          "direction": "input",
          "bits": [ 73 ]
        }
      },
      "cells": {
        "genblk1.core": {
          "hide_name": 0,
          "type": "$paramod$aa72763e58ef0e489d0a78fa65a16be0447318fa\\core",
          "parameters": {
          },
          "attributes": {
            "src": "processor.v:284.27-287.78"
          },
          "port_directions": {
            "addr_in": "output",
            "addr_out": "output",
            "clk": "input",
            "data_out": "output",
            "instr": "input",
            "instr_addr": "output",
            "io_in": "input",
            "itr": "input",
            "mem_addr_r": "output",
            "mem_addr_w": "output",
            "mem_data_in": "input",
            "mem_wr": "output",
            "out_en": "output",
            "req_in": "output",
            "rst": "input"
          },
          "connections": {
            "addr_in": [ 68, 69 ],
            "addr_out": [ 70 ],
            "clk": [ 2 ],
            "data_out": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
            "instr": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89 ],
            "instr_addr": [ 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
            "io_in": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
            "itr": [ 73 ],
            "mem_addr_r": [ 99, 100, 101, 102, 103, 104, 105 ],
            "mem_addr_w": [ 106, 107, 108, 109, 110, 111, 112 ],
            "mem_data_in": [ 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144 ],
            "mem_wr": [ 145 ],
            "out_en": [ 72 ],
            "req_in": [ 71 ],
            "rst": [ 3 ]
          }
        },
        "genblk1.minstr": {
          "hide_name": 0,
          "type": "$paramod$1b5c745c89f6464f2d89760921c96e78a859813f\\mem_instr",
          "parameters": {
          },
          "attributes": {
            "src": "processor.v:291.38-291.68"
          },
          "port_directions": {
            "addr": "input",
            "clk": "input",
            "data": "output"
          },
          "connections": {
            "addr": [ 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
            "clk": [ 2 ],
            "data": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89 ]
          }
        },
        "mdata": {
          "hide_name": 0,
          "type": "$paramod$ef2d4d5d785748b1ec68c221aeb305cab507ecfd\\mem_data",
          "parameters": {
          },
          "attributes": {
            "src": "processor.v:303.30-303.99"
          },
          "port_directions": {
            "addr_r": "input",
            "addr_w": "input",
            "clk": "input",
            "data_in": "input",
            "data_out": "output",
            "wr": "input"
          },
          "connections": {
            "addr_r": [ 99, 100, 101, 102, 103, 104, 105 ],
            "addr_w": [ 106, 107, 108, 109, 110, 111, 112 ],
            "clk": [ 2 ],
            "data_in": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
            "data_out": [ 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144 ],
            "wr": [ 145 ]
          }
        }
      },
      "netnames": {
        "addr_in": {
          "hide_name": 0,
          "bits": [ 68, 69 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "processor.v:125.30-125.37"
          }
        },
        "addr_out": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "processor.v:126.30-126.38"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "processor.v:122.30-122.33"
          }
        },
        "genblk1.instr": {
          "hide_name": 0,
          "bits": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89 ],
          "attributes": {
            "src": "processor.v:221.26-221.31"
          }
        },
        "instr_addr": {
          "hide_name": 0,
          "bits": [ 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "processor.v:135.26-135.36"
          }
        },
        "io_in": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "processor.v:123.30-123.35"
          }
        },
        "io_out": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "processor.v:124.30-124.36"
          }
        },
        "itr": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "processor.v:128.30-128.33"
          }
        },
        "mem_addr_r": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102, 103, 104, 105 ],
          "attributes": {
            "src": "processor.v:137.38-137.48"
          }
        },
        "mem_addr_w": {
          "hide_name": 0,
          "bits": [ 106, 107, 108, 109, 110, 111, 112 ],
          "attributes": {
            "src": "processor.v:137.26-137.36"
          }
        },
        "mem_data_in": {
          "hide_name": 0,
          "bits": [ 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144 ],
          "signed": 1,
          "attributes": {
            "src": "processor.v:138.26-138.37"
          }
        },
        "mem_data_out": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "signed": 1,
          "attributes": {
            "src": "processor.v:139.26-139.38"
          }
        },
        "mem_wr": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "processor.v:136.26-136.32"
          }
        },
        "out_en": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "processor.v:127.40-127.46"
          }
        },
        "req_in": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "processor.v:127.30-127.36"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "processor.v:122.40-122.43"
          }
        }
      }
    }
  }
}
