;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; CLK
CLK__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
CLK__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
CLK__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
CLK__CFG2_SRC_SEL_MASK EQU 0x07
CLK__INDEX EQU 0x04
CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLK__PM_ACT_MSK EQU 0x10
CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLK__PM_STBY_MSK EQU 0x10
CLK_CNT__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CLK_CNT__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CLK_CNT__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CLK_CNT__CFG2_SRC_SEL_MASK EQU 0x07
CLK_CNT__INDEX EQU 0x00
CLK_CNT__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLK_CNT__PM_ACT_MSK EQU 0x01
CLK_CNT__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLK_CNT__PM_STBY_MSK EQU 0x01
CLK_PWM__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
CLK_PWM__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
CLK_PWM__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
CLK_PWM__CFG2_SRC_SEL_MASK EQU 0x07
CLK_PWM__INDEX EQU 0x03
CLK_PWM__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLK_PWM__PM_ACT_MSK EQU 0x08
CLK_PWM__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLK_PWM__PM_STBY_MSK EQU 0x08

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x02
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x04
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x04
UART_RX_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_RX_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
UART_RX_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
UART_RX_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
UART_RX_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
UART_RX_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
UART_RX_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
UART_RX_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
UART_RX_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
UART_RX_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_RX_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
UART_RX_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
UART_RX_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
UART_RX_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
UART_RX_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_RX_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_RX_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
UART_RX_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_RX_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_RX_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_RX_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_RX_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_RX_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_RX_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
UART_RX_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
UART_RX_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_RX_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_RX_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_RX_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_RX_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_RX_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_RX_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_RX_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_RX_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_RX_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
UART_RX_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
UART_RX_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_RX_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
UART_RX_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
UART_RX_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_RX_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_RX_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
UART_RX_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
UART_RX_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_RX_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
UART_RX_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_RX_BUART_sRX_RxSts__3__POS EQU 3
UART_RX_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_RX_BUART_sRX_RxSts__4__POS EQU 4
UART_RX_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_RX_BUART_sRX_RxSts__5__POS EQU 5
UART_RX_BUART_sRX_RxSts__MASK EQU 0x38
UART_RX_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
UART_RX_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_RX_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB05_ST
UART_RX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_RX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_RX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_RX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_RX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_RX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_RX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_RX_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_RX_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB10_A0
UART_RX_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB10_A1
UART_RX_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_RX_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB10_D0
UART_RX_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB10_D1
UART_RX_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_RX_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_RX_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB10_F0
UART_RX_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB10_F1
UART_RX_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_RX_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_RX_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_RX_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_RX_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_RX_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_RX_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_RX_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_RX_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_RX_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_RX_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_RX_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_RX_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_RX_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_RX_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_RX_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_RX_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_RX_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_RX_BUART_sTX_TxSts__0__POS EQU 0
UART_RX_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_RX_BUART_sTX_TxSts__1__POS EQU 1
UART_RX_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_RX_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_RX_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_RX_BUART_sTX_TxSts__2__POS EQU 2
UART_RX_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_RX_BUART_sTX_TxSts__3__POS EQU 3
UART_RX_BUART_sTX_TxSts__MASK EQU 0x0F
UART_RX_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_RX_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_RX_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_RX_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
UART_RX_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
UART_RX_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
UART_RX_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_RX_IntClock__INDEX EQU 0x07
UART_RX_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_RX_IntClock__PM_ACT_MSK EQU 0x80
UART_RX_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_RX_IntClock__PM_STBY_MSK EQU 0x80
UART_TX_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_TX_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
UART_TX_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
UART_TX_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
UART_TX_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
UART_TX_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
UART_TX_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
UART_TX_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
UART_TX_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
UART_TX_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_TX_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB02_CTL
UART_TX_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
UART_TX_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB02_CTL
UART_TX_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
UART_TX_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_TX_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_TX_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB02_MSK
UART_TX_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_TX_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_TX_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_TX_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_TX_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_TX_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_TX_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
UART_TX_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
UART_TX_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB02_ST
UART_TX_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_TX_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_TX_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_TX_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_TX_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_TX_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_TX_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_TX_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_TX_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
UART_TX_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
UART_TX_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_TX_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
UART_TX_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
UART_TX_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_TX_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_TX_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
UART_TX_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
UART_TX_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_TX_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_TX_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_TX_BUART_sRX_RxSts__3__POS EQU 3
UART_TX_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_TX_BUART_sRX_RxSts__4__POS EQU 4
UART_TX_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_TX_BUART_sRX_RxSts__5__POS EQU 5
UART_TX_BUART_sRX_RxSts__MASK EQU 0x38
UART_TX_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_TX_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_TX_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB04_ST
UART_TX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
UART_TX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
UART_TX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
UART_TX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
UART_TX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_TX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
UART_TX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
UART_TX_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
UART_TX_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB02_A0
UART_TX_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB02_A1
UART_TX_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
UART_TX_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB02_D0
UART_TX_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB02_D1
UART_TX_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_TX_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
UART_TX_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB02_F0
UART_TX_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB02_F1
UART_TX_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_TX_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_TX_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
UART_TX_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
UART_TX_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
UART_TX_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
UART_TX_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_TX_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
UART_TX_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
UART_TX_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
UART_TX_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
UART_TX_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
UART_TX_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
UART_TX_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
UART_TX_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
UART_TX_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_TX_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
UART_TX_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
UART_TX_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
UART_TX_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_TX_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_TX_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_TX_BUART_sTX_TxSts__0__POS EQU 0
UART_TX_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_TX_BUART_sTX_TxSts__1__POS EQU 1
UART_TX_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_TX_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
UART_TX_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_TX_BUART_sTX_TxSts__2__POS EQU 2
UART_TX_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_TX_BUART_sTX_TxSts__3__POS EQU 3
UART_TX_BUART_sTX_TxSts__MASK EQU 0x0F
UART_TX_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB00_MSK
UART_TX_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_TX_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB00_ST
UART_TX_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
UART_TX_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
UART_TX_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
UART_TX_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_TX_IntClock__INDEX EQU 0x06
UART_TX_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_TX_IntClock__PM_ACT_MSK EQU 0x40
UART_TX_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_TX_IntClock__PM_STBY_MSK EQU 0x40

; SPEED
SPEED__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
SPEED__0__MASK EQU 0x40
SPEED__0__PC EQU CYREG_PRT2_PC6
SPEED__0__PORT EQU 2
SPEED__0__SHIFT EQU 6
SPEED__AG EQU CYREG_PRT2_AG
SPEED__AMUX EQU CYREG_PRT2_AMUX
SPEED__BIE EQU CYREG_PRT2_BIE
SPEED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SPEED__BYP EQU CYREG_PRT2_BYP
SPEED__CTL EQU CYREG_PRT2_CTL
SPEED__DM0 EQU CYREG_PRT2_DM0
SPEED__DM1 EQU CYREG_PRT2_DM1
SPEED__DM2 EQU CYREG_PRT2_DM2
SPEED__DR EQU CYREG_PRT2_DR
SPEED__INP_DIS EQU CYREG_PRT2_INP_DIS
SPEED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SPEED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SPEED__LCD_EN EQU CYREG_PRT2_LCD_EN
SPEED__MASK EQU 0x40
SPEED__PORT EQU 2
SPEED__PRT EQU CYREG_PRT2_PRT
SPEED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SPEED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SPEED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SPEED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SPEED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SPEED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SPEED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SPEED__PS EQU CYREG_PRT2_PS
SPEED__SHIFT EQU 6
SPEED__SLW EQU CYREG_PRT2_SLW

; BUZZER
BUZZER_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
BUZZER_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
BUZZER_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
BUZZER_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
BUZZER_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
BUZZER_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
BUZZER_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
BUZZER_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
BUZZER_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
BUZZER_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
BUZZER_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
BUZZER_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
BUZZER_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
BUZZER_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
BUZZER_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
BUZZER_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
BUZZER_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
BUZZER_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
BUZZER_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
BUZZER_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
BUZZER_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
BUZZER_PWMUDB_genblk8_stsreg__0__POS EQU 0
BUZZER_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
BUZZER_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
BUZZER_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
BUZZER_PWMUDB_genblk8_stsreg__2__POS EQU 2
BUZZER_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
BUZZER_PWMUDB_genblk8_stsreg__3__POS EQU 3
BUZZER_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
BUZZER_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
BUZZER_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
BUZZER_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
BUZZER_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
BUZZER_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
BUZZER_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
BUZZER_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
BUZZER_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
BUZZER_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
BUZZER_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
BUZZER_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
BUZZER_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
BUZZER_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
BUZZER_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
BUZZER_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
BUZZER_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
BUZZER_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
BUZZER_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
BUZZER_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
BUZZER_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
BUZZER_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
BUZZER_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
BUZZER_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
BUZZER_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
BUZZER_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
BUZZER_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
BUZZER_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
BUZZER_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
BUZZER_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
BUZZER_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
BUZZER_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
BUZZER_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
BUZZER_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
BUZZER_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
BUZZER_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
BUZZER_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
BUZZER_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB01_F1

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x05
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x20
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x20

; DIRECTION
DIRECTION__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
DIRECTION__0__MASK EQU 0x80
DIRECTION__0__PC EQU CYREG_PRT2_PC7
DIRECTION__0__PORT EQU 2
DIRECTION__0__SHIFT EQU 7
DIRECTION__AG EQU CYREG_PRT2_AG
DIRECTION__AMUX EQU CYREG_PRT2_AMUX
DIRECTION__BIE EQU CYREG_PRT2_BIE
DIRECTION__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DIRECTION__BYP EQU CYREG_PRT2_BYP
DIRECTION__CTL EQU CYREG_PRT2_CTL
DIRECTION__DM0 EQU CYREG_PRT2_DM0
DIRECTION__DM1 EQU CYREG_PRT2_DM1
DIRECTION__DM2 EQU CYREG_PRT2_DM2
DIRECTION__DR EQU CYREG_PRT2_DR
DIRECTION__INP_DIS EQU CYREG_PRT2_INP_DIS
DIRECTION__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DIRECTION__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DIRECTION__LCD_EN EQU CYREG_PRT2_LCD_EN
DIRECTION__MASK EQU 0x80
DIRECTION__PORT EQU 2
DIRECTION__PRT EQU CYREG_PRT2_PRT
DIRECTION__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DIRECTION__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DIRECTION__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DIRECTION__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DIRECTION__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DIRECTION__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DIRECTION__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DIRECTION__PS EQU CYREG_PRT2_PS
DIRECTION__SHIFT EQU 7
DIRECTION__SLW EQU CYREG_PRT2_SLW

; IRQ_TACHO
IRQ_TACHO__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
IRQ_TACHO__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
IRQ_TACHO__INTC_MASK EQU 0x01
IRQ_TACHO__INTC_NUMBER EQU 0
IRQ_TACHO__INTC_PRIOR_NUM EQU 7
IRQ_TACHO__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
IRQ_TACHO__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
IRQ_TACHO__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LED_TACHO
LED_TACHO__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED_TACHO__0__MASK EQU 0x02
LED_TACHO__0__PC EQU CYREG_PRT2_PC1
LED_TACHO__0__PORT EQU 2
LED_TACHO__0__SHIFT EQU 1
LED_TACHO__AG EQU CYREG_PRT2_AG
LED_TACHO__AMUX EQU CYREG_PRT2_AMUX
LED_TACHO__BIE EQU CYREG_PRT2_BIE
LED_TACHO__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_TACHO__BYP EQU CYREG_PRT2_BYP
LED_TACHO__CTL EQU CYREG_PRT2_CTL
LED_TACHO__DM0 EQU CYREG_PRT2_DM0
LED_TACHO__DM1 EQU CYREG_PRT2_DM1
LED_TACHO__DM2 EQU CYREG_PRT2_DM2
LED_TACHO__DR EQU CYREG_PRT2_DR
LED_TACHO__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_TACHO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_TACHO__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_TACHO__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_TACHO__MASK EQU 0x02
LED_TACHO__PORT EQU 2
LED_TACHO__PRT EQU CYREG_PRT2_PRT
LED_TACHO__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_TACHO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_TACHO__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_TACHO__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_TACHO__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_TACHO__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_TACHO__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_TACHO__PS EQU CYREG_PRT2_PS
LED_TACHO__SHIFT EQU 1
LED_TACHO__SLW EQU CYREG_PRT2_SLW

; PWM_TACHO
PWM_TACHO_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_TACHO_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_TACHO_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_TACHO_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_TACHO_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_TACHO_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_TACHO_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_TACHO_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
PWM_TACHO_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_TACHO_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_TACHO_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_TACHO_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
PWM_TACHO_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_TACHO_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_TACHO_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_TACHO_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_TACHO_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_TACHO_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
PWM_TACHO_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_TACHO_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB07_F1
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB08_A0
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB08_A1
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB08_D0
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB08_D1
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB08_F0
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB08_F1
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL

; RX_UART_RX
RX_UART_RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
RX_UART_RX__0__MASK EQU 0x08
RX_UART_RX__0__PC EQU CYREG_PRT12_PC3
RX_UART_RX__0__PORT EQU 12
RX_UART_RX__0__SHIFT EQU 3
RX_UART_RX__AG EQU CYREG_PRT12_AG
RX_UART_RX__BIE EQU CYREG_PRT12_BIE
RX_UART_RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RX_UART_RX__BYP EQU CYREG_PRT12_BYP
RX_UART_RX__DM0 EQU CYREG_PRT12_DM0
RX_UART_RX__DM1 EQU CYREG_PRT12_DM1
RX_UART_RX__DM2 EQU CYREG_PRT12_DM2
RX_UART_RX__DR EQU CYREG_PRT12_DR
RX_UART_RX__INP_DIS EQU CYREG_PRT12_INP_DIS
RX_UART_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RX_UART_RX__MASK EQU 0x08
RX_UART_RX__PORT EQU 12
RX_UART_RX__PRT EQU CYREG_PRT12_PRT
RX_UART_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RX_UART_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RX_UART_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RX_UART_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RX_UART_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RX_UART_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RX_UART_RX__PS EQU CYREG_PRT12_PS
RX_UART_RX__SHIFT EQU 3
RX_UART_RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RX_UART_RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RX_UART_RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RX_UART_RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RX_UART_RX__SLW EQU CYREG_PRT12_SLW

; Rx_UART_TX
Rx_UART_TX__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Rx_UART_TX__0__MASK EQU 0x01
Rx_UART_TX__0__PC EQU CYREG_PRT0_PC0
Rx_UART_TX__0__PORT EQU 0
Rx_UART_TX__0__SHIFT EQU 0
Rx_UART_TX__AG EQU CYREG_PRT0_AG
Rx_UART_TX__AMUX EQU CYREG_PRT0_AMUX
Rx_UART_TX__BIE EQU CYREG_PRT0_BIE
Rx_UART_TX__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rx_UART_TX__BYP EQU CYREG_PRT0_BYP
Rx_UART_TX__CTL EQU CYREG_PRT0_CTL
Rx_UART_TX__DM0 EQU CYREG_PRT0_DM0
Rx_UART_TX__DM1 EQU CYREG_PRT0_DM1
Rx_UART_TX__DM2 EQU CYREG_PRT0_DM2
Rx_UART_TX__DR EQU CYREG_PRT0_DR
Rx_UART_TX__INP_DIS EQU CYREG_PRT0_INP_DIS
Rx_UART_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rx_UART_TX__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rx_UART_TX__LCD_EN EQU CYREG_PRT0_LCD_EN
Rx_UART_TX__MASK EQU 0x01
Rx_UART_TX__PORT EQU 0
Rx_UART_TX__PRT EQU CYREG_PRT0_PRT
Rx_UART_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rx_UART_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rx_UART_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rx_UART_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rx_UART_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rx_UART_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rx_UART_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rx_UART_TX__PS EQU CYREG_PRT0_PS
Rx_UART_TX__SHIFT EQU 0
Rx_UART_TX__SLW EQU CYREG_PRT0_SLW

; TX_UART_RX
TX_UART_RX__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
TX_UART_RX__0__MASK EQU 0x02
TX_UART_RX__0__PC EQU CYREG_PRT0_PC1
TX_UART_RX__0__PORT EQU 0
TX_UART_RX__0__SHIFT EQU 1
TX_UART_RX__AG EQU CYREG_PRT0_AG
TX_UART_RX__AMUX EQU CYREG_PRT0_AMUX
TX_UART_RX__BIE EQU CYREG_PRT0_BIE
TX_UART_RX__BIT_MASK EQU CYREG_PRT0_BIT_MASK
TX_UART_RX__BYP EQU CYREG_PRT0_BYP
TX_UART_RX__CTL EQU CYREG_PRT0_CTL
TX_UART_RX__DM0 EQU CYREG_PRT0_DM0
TX_UART_RX__DM1 EQU CYREG_PRT0_DM1
TX_UART_RX__DM2 EQU CYREG_PRT0_DM2
TX_UART_RX__DR EQU CYREG_PRT0_DR
TX_UART_RX__INP_DIS EQU CYREG_PRT0_INP_DIS
TX_UART_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
TX_UART_RX__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
TX_UART_RX__LCD_EN EQU CYREG_PRT0_LCD_EN
TX_UART_RX__MASK EQU 0x02
TX_UART_RX__PORT EQU 0
TX_UART_RX__PRT EQU CYREG_PRT0_PRT
TX_UART_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
TX_UART_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
TX_UART_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
TX_UART_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
TX_UART_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
TX_UART_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
TX_UART_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
TX_UART_RX__PS EQU CYREG_PRT0_PS
TX_UART_RX__SHIFT EQU 1
TX_UART_RX__SLW EQU CYREG_PRT0_SLW

; TX_UART_TX
TX_UART_TX__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
TX_UART_TX__0__MASK EQU 0x04
TX_UART_TX__0__PC EQU CYREG_PRT12_PC2
TX_UART_TX__0__PORT EQU 12
TX_UART_TX__0__SHIFT EQU 2
TX_UART_TX__AG EQU CYREG_PRT12_AG
TX_UART_TX__BIE EQU CYREG_PRT12_BIE
TX_UART_TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TX_UART_TX__BYP EQU CYREG_PRT12_BYP
TX_UART_TX__DM0 EQU CYREG_PRT12_DM0
TX_UART_TX__DM1 EQU CYREG_PRT12_DM1
TX_UART_TX__DM2 EQU CYREG_PRT12_DM2
TX_UART_TX__DR EQU CYREG_PRT12_DR
TX_UART_TX__INP_DIS EQU CYREG_PRT12_INP_DIS
TX_UART_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TX_UART_TX__MASK EQU 0x04
TX_UART_TX__PORT EQU 12
TX_UART_TX__PRT EQU CYREG_PRT12_PRT
TX_UART_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TX_UART_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TX_UART_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TX_UART_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TX_UART_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TX_UART_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TX_UART_TX__PS EQU CYREG_PRT12_PS
TX_UART_TX__SHIFT EQU 2
TX_UART_TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TX_UART_TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TX_UART_TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TX_UART_TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TX_UART_TX__SLW EQU CYREG_PRT12_SLW

; I2C_DISPLAY
I2C_DISPLAY_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
I2C_DISPLAY_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B0_UDB15_A0
I2C_DISPLAY_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B0_UDB15_A1
I2C_DISPLAY_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
I2C_DISPLAY_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B0_UDB15_D0
I2C_DISPLAY_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B0_UDB15_D1
I2C_DISPLAY_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
I2C_DISPLAY_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
I2C_DISPLAY_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B0_UDB15_F0
I2C_DISPLAY_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B0_UDB15_F1
I2C_DISPLAY_bI2C_UDB_Master_ClkGen_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
I2C_DISPLAY_bI2C_UDB_Master_ClkGen_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
I2C_DISPLAY_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
I2C_DISPLAY_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
I2C_DISPLAY_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
I2C_DISPLAY_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
I2C_DISPLAY_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
I2C_DISPLAY_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
I2C_DISPLAY_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
I2C_DISPLAY_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
I2C_DISPLAY_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
I2C_DISPLAY_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
I2C_DISPLAY_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
I2C_DISPLAY_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
I2C_DISPLAY_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
I2C_DISPLAY_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
I2C_DISPLAY_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
I2C_DISPLAY_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
I2C_DISPLAY_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
I2C_DISPLAY_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_DISPLAY_bI2C_UDB_StsReg__0__POS EQU 0
I2C_DISPLAY_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_DISPLAY_bI2C_UDB_StsReg__1__POS EQU 1
I2C_DISPLAY_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
I2C_DISPLAY_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
I2C_DISPLAY_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_DISPLAY_bI2C_UDB_StsReg__2__POS EQU 2
I2C_DISPLAY_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_DISPLAY_bI2C_UDB_StsReg__3__POS EQU 3
I2C_DISPLAY_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_DISPLAY_bI2C_UDB_StsReg__4__POS EQU 4
I2C_DISPLAY_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_DISPLAY_bI2C_UDB_StsReg__5__POS EQU 5
I2C_DISPLAY_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_DISPLAY_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB10_MSK
I2C_DISPLAY_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
I2C_DISPLAY_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB10_ST
I2C_DISPLAY_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_DISPLAY_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C_DISPLAY_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_DISPLAY_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_DISPLAY_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_DISPLAY_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_DISPLAY_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_DISPLAY_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C_DISPLAY_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_DISPLAY_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C_DISPLAY_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_DISPLAY_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C_DISPLAY_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
I2C_DISPLAY_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
I2C_DISPLAY_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
I2C_DISPLAY_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB15_CTL
I2C_DISPLAY_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
I2C_DISPLAY_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C_DISPLAY_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
I2C_DISPLAY_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
I2C_DISPLAY_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
I2C_DISPLAY_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_DISPLAY_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_DISPLAY_I2C_IRQ__INTC_MASK EQU 0x02
I2C_DISPLAY_I2C_IRQ__INTC_NUMBER EQU 1
I2C_DISPLAY_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_DISPLAY_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
I2C_DISPLAY_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_DISPLAY_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
I2C_DISPLAY_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
I2C_DISPLAY_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
I2C_DISPLAY_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
I2C_DISPLAY_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
I2C_DISPLAY_IntClock__INDEX EQU 0x01
I2C_DISPLAY_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2C_DISPLAY_IntClock__PM_ACT_MSK EQU 0x02
I2C_DISPLAY_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2C_DISPLAY_IntClock__PM_STBY_MSK EQU 0x02

; SCL_DISPLAY
SCL_DISPLAY__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SCL_DISPLAY__0__MASK EQU 0x10
SCL_DISPLAY__0__PC EQU CYREG_PRT12_PC4
SCL_DISPLAY__0__PORT EQU 12
SCL_DISPLAY__0__SHIFT EQU 4
SCL_DISPLAY__AG EQU CYREG_PRT12_AG
SCL_DISPLAY__BIE EQU CYREG_PRT12_BIE
SCL_DISPLAY__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_DISPLAY__BYP EQU CYREG_PRT12_BYP
SCL_DISPLAY__DM0 EQU CYREG_PRT12_DM0
SCL_DISPLAY__DM1 EQU CYREG_PRT12_DM1
SCL_DISPLAY__DM2 EQU CYREG_PRT12_DM2
SCL_DISPLAY__DR EQU CYREG_PRT12_DR
SCL_DISPLAY__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_DISPLAY__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_DISPLAY__MASK EQU 0x10
SCL_DISPLAY__PORT EQU 12
SCL_DISPLAY__PRT EQU CYREG_PRT12_PRT
SCL_DISPLAY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_DISPLAY__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_DISPLAY__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_DISPLAY__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_DISPLAY__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_DISPLAY__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_DISPLAY__PS EQU CYREG_PRT12_PS
SCL_DISPLAY__SHIFT EQU 4
SCL_DISPLAY__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_DISPLAY__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_DISPLAY__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_DISPLAY__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_DISPLAY__SLW EQU CYREG_PRT12_SLW

; SDA_DISPLAY
SDA_DISPLAY__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SDA_DISPLAY__0__MASK EQU 0x20
SDA_DISPLAY__0__PC EQU CYREG_PRT12_PC5
SDA_DISPLAY__0__PORT EQU 12
SDA_DISPLAY__0__SHIFT EQU 5
SDA_DISPLAY__AG EQU CYREG_PRT12_AG
SDA_DISPLAY__BIE EQU CYREG_PRT12_BIE
SDA_DISPLAY__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_DISPLAY__BYP EQU CYREG_PRT12_BYP
SDA_DISPLAY__DM0 EQU CYREG_PRT12_DM0
SDA_DISPLAY__DM1 EQU CYREG_PRT12_DM1
SDA_DISPLAY__DM2 EQU CYREG_PRT12_DM2
SDA_DISPLAY__DR EQU CYREG_PRT12_DR
SDA_DISPLAY__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_DISPLAY__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_DISPLAY__MASK EQU 0x20
SDA_DISPLAY__PORT EQU 12
SDA_DISPLAY__PRT EQU CYREG_PRT12_PRT
SDA_DISPLAY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_DISPLAY__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_DISPLAY__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_DISPLAY__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_DISPLAY__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_DISPLAY__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_DISPLAY__PS EQU CYREG_PRT12_PS
SDA_DISPLAY__SHIFT EQU 5
SDA_DISPLAY__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_DISPLAY__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_DISPLAY__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_DISPLAY__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_DISPLAY__SLW EQU CYREG_PRT12_SLW

; TACHO_SENSOR
TACHO_SENSOR__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
TACHO_SENSOR__0__MASK EQU 0x01
TACHO_SENSOR__0__PC EQU CYREG_PRT2_PC0
TACHO_SENSOR__0__PORT EQU 2
TACHO_SENSOR__0__SHIFT EQU 0
TACHO_SENSOR__AG EQU CYREG_PRT2_AG
TACHO_SENSOR__AMUX EQU CYREG_PRT2_AMUX
TACHO_SENSOR__BIE EQU CYREG_PRT2_BIE
TACHO_SENSOR__BIT_MASK EQU CYREG_PRT2_BIT_MASK
TACHO_SENSOR__BYP EQU CYREG_PRT2_BYP
TACHO_SENSOR__CTL EQU CYREG_PRT2_CTL
TACHO_SENSOR__DM0 EQU CYREG_PRT2_DM0
TACHO_SENSOR__DM1 EQU CYREG_PRT2_DM1
TACHO_SENSOR__DM2 EQU CYREG_PRT2_DM2
TACHO_SENSOR__DR EQU CYREG_PRT2_DR
TACHO_SENSOR__INP_DIS EQU CYREG_PRT2_INP_DIS
TACHO_SENSOR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
TACHO_SENSOR__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
TACHO_SENSOR__LCD_EN EQU CYREG_PRT2_LCD_EN
TACHO_SENSOR__MASK EQU 0x01
TACHO_SENSOR__PORT EQU 2
TACHO_SENSOR__PRT EQU CYREG_PRT2_PRT
TACHO_SENSOR__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
TACHO_SENSOR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
TACHO_SENSOR__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
TACHO_SENSOR__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
TACHO_SENSOR__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
TACHO_SENSOR__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
TACHO_SENSOR__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
TACHO_SENSOR__PS EQU CYREG_PRT2_PS
TACHO_SENSOR__SHIFT EQU 0
TACHO_SENSOR__SLW EQU CYREG_PRT2_SLW

; Counter_TACHO
Counter_TACHO_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Counter_TACHO_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Counter_TACHO_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Counter_TACHO_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Counter_TACHO_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Counter_TACHO_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Counter_TACHO_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Counter_TACHO_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Counter_TACHO_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Counter_TACHO_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Counter_TACHO_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Counter_TACHO_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Counter_TACHO_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Counter_TACHO_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Counter_TACHO_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Counter_TACHO_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
Counter_TACHO_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
Counter_TACHO_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
Counter_TACHO_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Counter_TACHO_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Counter_TACHO_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Counter_TACHO_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_B1_UDB07_A0
Counter_TACHO_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_B1_UDB07_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_B1_UDB07_D0
Counter_TACHO_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_B1_UDB07_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_B1_UDB07_F0
Counter_TACHO_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_B1_UDB07_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__0__MASK EQU 0x01
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__0__POS EQU 0
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__1__MASK EQU 0x02
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__1__POS EQU 1
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__2__MASK EQU 0x04
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__2__POS EQU 2
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x87
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
Counter_TACHO_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_TACHO_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_TACHO_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_TACHO_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_TACHO_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Counter_TACHO_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Counter_TACHO_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_TACHO_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_TACHO_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
Counter_TACHO_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
Counter_TACHO_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_TACHO_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_TACHO_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_TACHO_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_TACHO_CounterUDB_sSTSReg_stsreg__MASK EQU 0x77
Counter_TACHO_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
Counter_TACHO_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Counter_TACHO_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Counter_TACHO_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Counter_TACHO_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
Counter_TACHO_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
Counter_TACHO_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST

; PWM_MOTOR_SPEED
PWM_MOTOR_SPEED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_MOTOR_SPEED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_MOTOR_SPEED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_MOTOR_SPEED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_MOTOR_SPEED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_MOTOR_SPEED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_MOTOR_SPEED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_MOTOR_SPEED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_MOTOR_SPEED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_MOTOR_SPEED_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_MOTOR_SPEED_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_MOTOR_SPEED_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_MOTOR_SPEED_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
PWM_MOTOR_SPEED_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_MOTOR_SPEED_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
PWM_MOTOR_SPEED_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_MOTOR_SPEED_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_MOTOR_SPEED_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_MOTOR_SPEED_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_MOTOR_SPEED_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
PWM_MOTOR_SPEED_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_MOTOR_SPEED_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_MOTOR_SPEED_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_MOTOR_SPEED_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
PWM_MOTOR_SPEED_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_MOTOR_SPEED_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_MOTOR_SPEED_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_MOTOR_SPEED_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_MOTOR_SPEED_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_MOTOR_SPEED_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
PWM_MOTOR_SPEED_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_MOTOR_SPEED_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
PWM_MOTOR_SPEED_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
