`timescale 1ns / 1ps

module rising_edge_detector (
    input  logic clk,
    input  logic sig_in,
    output logic rise
);
  logic prev;
  logic next_prev;

  always_ff @(posedge clk) begin
    prev <= next_prev;
  end


  assign next_prev = sig_in;

  assign rise = (!prev && sig_in);


endmodule
