{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677065130484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677065130491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 22 16:55:30 2023 " "Processing started: Wed Feb 22 16:55:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677065130491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677065130491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SB_1237_Task4 -c SB_1237_Task4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SB_1237_Task4 -c SB_1237_Task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677065130491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677065130772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677065130772 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SB_1237_Task4.v(149) " "Verilog HDL information at SB_1237_Task4.v(149): always construct contains both blocking and non-blocking assignments" {  } { { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 149 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1677065139010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1237_task4.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1237_task4.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_Task4 " "Found entity 1: SB_1237_Task4" {  } { { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677065139020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677065139020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1237_freq_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1237_freq_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_freq_counter " "Found entity 1: SB_1237_freq_counter" {  } { { "SB_1237_freq_counter.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_freq_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677065139022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677065139022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 SB_1237_adc_control.v(47) " "Verilog HDL Expression warning at SB_1237_adc_control.v(47): truncated literal to match 3 bits" {  } { { "SB_1237_adc_control.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_adc_control.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1677065139025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1237_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1237_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_adc_control " "Found entity 1: SB_1237_adc_control" {  } { { "SB_1237_adc_control.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_adc_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677065139025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677065139025 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist SB_1237_path_planner.v(14) " "Verilog HDL Declaration warning at SB_1237_path_planner.v(14): \"dist\" is SystemVerilog-2005 keyword" {  } { { "SB_1237_path_planner.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_path_planner.v" 14 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1677065139027 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SB_1237_path_planner.v(96) " "Verilog HDL information at SB_1237_path_planner.v(96): always construct contains both blocking and non-blocking assignments" {  } { { "SB_1237_path_planner.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_path_planner.v" 96 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1677065139029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1237_path_planner.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1237_path_planner.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_path_planner " "Found entity 1: SB_1237_path_planner" {  } { { "SB_1237_path_planner.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_path_planner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677065139029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677065139029 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SB_1237_uart.v(60) " "Verilog HDL information at SB_1237_uart.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "SB_1237_uart.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_uart.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1677065139032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1237_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1237_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_uart " "Found entity 1: SB_1237_uart" {  } { { "SB_1237_uart.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_uart.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677065139032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677065139032 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SB_1237_top_color.v(20) " "Verilog HDL information at SB_1237_top_color.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "SB_1237_top_color.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_top_color.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1677065139034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1237_top_color.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1237_top_color.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_top_color " "Found entity 1: SB_1237_top_color" {  } { { "SB_1237_top_color.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_top_color.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677065139034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677065139034 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "servo.v(11) " "Verilog HDL information at servo.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "servo.v" "" { Text "E:/github/SB#1237_Task_4/servo.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1677065139035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo.v 1 1 " "Found 1 design units, including 1 entities, in source file servo.v" { { "Info" "ISGN_ENTITY_NAME" "1 servo " "Found entity 1: servo" {  } { { "servo.v" "" { Text "E:/github/SB#1237_Task_4/servo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677065139036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677065139036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc_motro_control.v 1 1 " "Found 1 design units, including 1 entities, in source file dc_motro_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 dc_motor_control " "Found entity 1: dc_motor_control" {  } { { "dc_motro_control.v" "" { Text "E:/github/SB#1237_Task_4/dc_motro_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677065139037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677065139037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_frame SB_1237_adc_control.v(31) " "Verilog HDL Implicit Net warning at SB_1237_adc_control.v(31): created implicit net for \"data_frame\"" {  } { { "SB_1237_adc_control.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_adc_control.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677065139039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_out_ch5 SB_1237_adc_control.v(32) " "Verilog HDL Implicit Net warning at SB_1237_adc_control.v(32): created implicit net for \"d_out_ch5\"" {  } { { "SB_1237_adc_control.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_adc_control.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677065139039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_out_ch6 SB_1237_adc_control.v(33) " "Verilog HDL Implicit Net warning at SB_1237_adc_control.v(33): created implicit net for \"d_out_ch6\"" {  } { { "SB_1237_adc_control.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_adc_control.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677065139039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_out_ch7 SB_1237_adc_control.v(34) " "Verilog HDL Implicit Net warning at SB_1237_adc_control.v(34): created implicit net for \"d_out_ch7\"" {  } { { "SB_1237_adc_control.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_adc_control.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677065139039 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task4.v(36) " "Verilog HDL Instantiation warning at SB_1237_Task4.v(36): instance has no name" {  } { { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1677065139041 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_top_color.v(6) " "Verilog HDL Instantiation warning at SB_1237_top_color.v(6): instance has no name" {  } { { "SB_1237_top_color.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_top_color.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1677065139041 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task4.v(46) " "Verilog HDL Instantiation warning at SB_1237_Task4.v(46): instance has no name" {  } { { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1677065139041 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task4.v(67) " "Verilog HDL Instantiation warning at SB_1237_Task4.v(67): instance has no name" {  } { { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1677065139041 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task4.v(84) " "Verilog HDL Instantiation warning at SB_1237_Task4.v(84): instance has no name" {  } { { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 84 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1677065139042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task4.v(87) " "Verilog HDL Instantiation warning at SB_1237_Task4.v(87): instance has no name" {  } { { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 87 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1677065139042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task4.v(106) " "Verilog HDL Instantiation warning at SB_1237_Task4.v(106): instance has no name" {  } { { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1677065139050 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SB_1237_Task4 " "Elaborating entity \"SB_1237_Task4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677065139140 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "msg_index SB_1237_Task4.v(53) " "Verilog HDL or VHDL warning at SB_1237_Task4.v(53): object \"msg_index\" assigned a value but never read" {  } { { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677065139150 "|SB_1237_Task4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "node_t SB_1237_Task4.v(55) " "Verilog HDL or VHDL warning at SB_1237_Task4.v(55): object \"node_t\" assigned a value but never read" {  } { { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677065139150 "|SB_1237_Task4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "msg_jndex SB_1237_Task4.v(58) " "Verilog HDL or VHDL warning at SB_1237_Task4.v(58): object \"msg_jndex\" assigned a value but never read" {  } { { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677065139150 "|SB_1237_Task4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n SB_1237_Task4.v(60) " "Verilog HDL or VHDL warning at SB_1237_Task4.v(60): object \"n\" assigned a value but never read" {  } { { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677065139150 "|SB_1237_Task4"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_Task4.v(157) " "Verilog HDL Case Statement warning at SB_1237_Task4.v(157): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 157 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1677065139156 "|SB_1237_Task4"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_Task4.v(234) " "Verilog HDL Case Statement warning at SB_1237_Task4.v(234): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 234 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1677065139158 "|SB_1237_Task4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_Task4.v(338) " "Verilog HDL assignment warning at SB_1237_Task4.v(338): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139160 "|SB_1237_Task4"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_Task4.v(347) " "Verilog HDL Case Statement warning at SB_1237_Task4.v(347): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 347 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1677065139161 "|SB_1237_Task4"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_Task4.v(436) " "Verilog HDL Case Statement warning at SB_1237_Task4.v(436): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 436 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1677065139163 "|SB_1237_Task4"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_Task4.v(153) " "Verilog HDL Case Statement warning at SB_1237_Task4.v(153): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 153 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1677065139163 "|SB_1237_Task4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB_1237_adc_control SB_1237_adc_control:comb_3 " "Elaborating entity \"SB_1237_adc_control\" for hierarchy \"SB_1237_adc_control:comb_3\"" {  } { { "SB_1237_Task4.v" "comb_3" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677065139300 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_frame SB_1237_adc_control.v(31) " "Verilog HDL or VHDL warning at SB_1237_adc_control.v(31): object \"data_frame\" assigned a value but never read" {  } { { "SB_1237_adc_control.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_adc_control.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677065139302 "|SB_1237_Task4|SB_1237_adc_control:comb_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_out_ch5 SB_1237_adc_control.v(32) " "Verilog HDL or VHDL warning at SB_1237_adc_control.v(32): object \"d_out_ch5\" assigned a value but never read" {  } { { "SB_1237_adc_control.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_adc_control.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677065139302 "|SB_1237_Task4|SB_1237_adc_control:comb_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_out_ch6 SB_1237_adc_control.v(33) " "Verilog HDL or VHDL warning at SB_1237_adc_control.v(33): object \"d_out_ch6\" assigned a value but never read" {  } { { "SB_1237_adc_control.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_adc_control.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677065139302 "|SB_1237_Task4|SB_1237_adc_control:comb_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_out_ch7 SB_1237_adc_control.v(34) " "Verilog HDL or VHDL warning at SB_1237_adc_control.v(34): object \"d_out_ch7\" assigned a value but never read" {  } { { "SB_1237_adc_control.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_adc_control.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677065139302 "|SB_1237_Task4|SB_1237_adc_control:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 SB_1237_adc_control.v(31) " "Verilog HDL assignment warning at SB_1237_adc_control.v(31): truncated value with size 2 to match size of target (1)" {  } { { "SB_1237_adc_control.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_adc_control.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139302 "|SB_1237_Task4|SB_1237_adc_control:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 SB_1237_adc_control.v(32) " "Verilog HDL assignment warning at SB_1237_adc_control.v(32): truncated value with size 12 to match size of target (1)" {  } { { "SB_1237_adc_control.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_adc_control.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139302 "|SB_1237_Task4|SB_1237_adc_control:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 SB_1237_adc_control.v(33) " "Verilog HDL assignment warning at SB_1237_adc_control.v(33): truncated value with size 12 to match size of target (1)" {  } { { "SB_1237_adc_control.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_adc_control.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139302 "|SB_1237_Task4|SB_1237_adc_control:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 SB_1237_adc_control.v(34) " "Verilog HDL assignment warning at SB_1237_adc_control.v(34): truncated value with size 12 to match size of target (1)" {  } { { "SB_1237_adc_control.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_adc_control.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139302 "|SB_1237_Task4|SB_1237_adc_control:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SB_1237_adc_control.v(53) " "Verilog HDL assignment warning at SB_1237_adc_control.v(53): truncated value with size 32 to match size of target (1)" {  } { { "SB_1237_adc_control.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_adc_control.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139302 "|SB_1237_Task4|SB_1237_adc_control:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SB_1237_adc_control.v(68) " "Verilog HDL assignment warning at SB_1237_adc_control.v(68): truncated value with size 32 to match size of target (3)" {  } { { "SB_1237_adc_control.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_adc_control.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139302 "|SB_1237_Task4|SB_1237_adc_control:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SB_1237_adc_control.v(120) " "Verilog HDL assignment warning at SB_1237_adc_control.v(120): truncated value with size 32 to match size of target (4)" {  } { { "SB_1237_adc_control.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_adc_control.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139302 "|SB_1237_Task4|SB_1237_adc_control:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB_1237_top_color SB_1237_top_color:comb_4 " "Elaborating entity \"SB_1237_top_color\" for hierarchy \"SB_1237_top_color:comb_4\"" {  } { { "SB_1237_Task4.v" "comb_4" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677065139304 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_top_color.v(23) " "Verilog HDL Case Statement warning at SB_1237_top_color.v(23): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_top_color.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_top_color.v" 23 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1677065139307 "|SB_1237_Task4|SB_1237_top_color:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB_1237_freq_counter SB_1237_top_color:comb_4\|SB_1237_freq_counter:comb_3 " "Elaborating entity \"SB_1237_freq_counter\" for hierarchy \"SB_1237_top_color:comb_4\|SB_1237_freq_counter:comb_3\"" {  } { { "SB_1237_top_color.v" "comb_3" { Text "E:/github/SB#1237_Task_4/SB_1237_top_color.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677065139308 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SB_1237_freq_counter.v(27) " "Verilog HDL assignment warning at SB_1237_freq_counter.v(27): truncated value with size 32 to match size of target (8)" {  } { { "SB_1237_freq_counter.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_freq_counter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139310 "|SB_1237_Task4|SB_1237_top_color:comb_4|SB_1237_freq_counter:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB_1237_uart SB_1237_uart:comb_5 " "Elaborating entity \"SB_1237_uart\" for hierarchy \"SB_1237_uart:comb_5\"" {  } { { "SB_1237_Task4.v" "comb_5" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677065139310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SB_1237_uart.v(54) " "Verilog HDL assignment warning at SB_1237_uart.v(54): truncated value with size 32 to match size of target (1)" {  } { { "SB_1237_uart.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_uart.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139314 "|SB_1237_Task4|SB_1237_uart:comb_5"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_uart.v(62) " "Verilog HDL Case Statement warning at SB_1237_uart.v(62): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_uart.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_uart.v" 62 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1677065139314 "|SB_1237_Task4|SB_1237_uart:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servo servo:comb_6 " "Elaborating entity \"servo\" for hierarchy \"servo:comb_6\"" {  } { { "SB_1237_Task4.v" "comb_6" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677065139315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 servo.v(13) " "Verilog HDL assignment warning at servo.v(13): truncated value with size 32 to match size of target (20)" {  } { { "servo.v" "" { Text "E:/github/SB#1237_Task_4/servo.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139318 "|SB_1237_Task4|servo:comb_6"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "servo.v(22) " "Verilog HDL Case Statement warning at servo.v(22): can't check case statement for completeness because the case expression has too many possible states" {  } { { "servo.v" "" { Text "E:/github/SB#1237_Task_4/servo.v" 22 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1677065139318 "|SB_1237_Task4|servo:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB_1237_path_planner SB_1237_path_planner:comb_8 " "Elaborating entity \"SB_1237_path_planner\" for hierarchy \"SB_1237_path_planner:comb_8\"" {  } { { "SB_1237_Task4.v" "comb_8" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677065139319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(257) " "Verilog HDL assignment warning at SB_1237_path_planner.v(257): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_path_planner.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139359 "|SB_1237_Task4|SB_1237_path_planner:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(260) " "Verilog HDL assignment warning at SB_1237_path_planner.v(260): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_path_planner.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139359 "|SB_1237_Task4|SB_1237_path_planner:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(263) " "Verilog HDL assignment warning at SB_1237_path_planner.v(263): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_path_planner.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139359 "|SB_1237_Task4|SB_1237_path_planner:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(266) " "Verilog HDL assignment warning at SB_1237_path_planner.v(266): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_path_planner.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139359 "|SB_1237_Task4|SB_1237_path_planner:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(269) " "Verilog HDL assignment warning at SB_1237_path_planner.v(269): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_path_planner.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139359 "|SB_1237_Task4|SB_1237_path_planner:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(272) " "Verilog HDL assignment warning at SB_1237_path_planner.v(272): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_path_planner.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139360 "|SB_1237_Task4|SB_1237_path_planner:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(275) " "Verilog HDL assignment warning at SB_1237_path_planner.v(275): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_path_planner.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139360 "|SB_1237_Task4|SB_1237_path_planner:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(278) " "Verilog HDL assignment warning at SB_1237_path_planner.v(278): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_path_planner.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139360 "|SB_1237_Task4|SB_1237_path_planner:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(281) " "Verilog HDL assignment warning at SB_1237_path_planner.v(281): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_path_planner.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139360 "|SB_1237_Task4|SB_1237_path_planner:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(284) " "Verilog HDL assignment warning at SB_1237_path_planner.v(284): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_path_planner.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139360 "|SB_1237_Task4|SB_1237_path_planner:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SB_1237_path_planner.v(285) " "Verilog HDL assignment warning at SB_1237_path_planner.v(285): truncated value with size 32 to match size of target (8)" {  } { { "SB_1237_path_planner.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_path_planner.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677065139360 "|SB_1237_Task4|SB_1237_path_planner:comb_8"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_path_planner.v(98) " "Verilog HDL Case Statement warning at SB_1237_path_planner.v(98): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_path_planner.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_path_planner.v" 98 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1677065139360 "|SB_1237_Task4|SB_1237_path_planner:comb_8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "city_block_map.data_a 0 SB_1237_path_planner.v(20) " "Net \"city_block_map.data_a\" at SB_1237_path_planner.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1237_path_planner.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_path_planner.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677065139360 "|SB_1237_Task4|SB_1237_path_planner:comb_8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "city_block_map.waddr_a 0 SB_1237_path_planner.v(20) " "Net \"city_block_map.waddr_a\" at SB_1237_path_planner.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1237_path_planner.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_path_planner.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677065139360 "|SB_1237_Task4|SB_1237_path_planner:comb_8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "city_block_map.we_a 0 SB_1237_path_planner.v(20) " "Net \"city_block_map.we_a\" at SB_1237_path_planner.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1237_path_planner.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_path_planner.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677065139360 "|SB_1237_Task4|SB_1237_path_planner:comb_8"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "graph " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"graph\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1677065139360 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "adj " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"adj\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1677065139360 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "SB_1237_path_planner:comb_8\|parent_rtl_0 " "Inferred RAM node \"SB_1237_path_planner:comb_8\|parent_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1677065141412 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SB_1237_path_planner:comb_8\|vis " "RAM logic \"SB_1237_path_planner:comb_8\|vis\" is uninferred due to inappropriate RAM size" {  } { { "SB_1237_path_planner.v" "vis" { Text "E:/github/SB#1237_Task_4/SB_1237_path_planner.v" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1677065141412 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1677065141412 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SB_1237_path_planner:comb_8\|city_block_map_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SB_1237_path_planner:comb_8\|city_block_map_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 26 " "Parameter NUMWORDS_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SB_1237_Task4.ram0_SB_1237_path_planner_79a41872.hdl.mif " "Parameter INIT_FILE set to db/SB_1237_Task4.ram0_SB_1237_path_planner_79a41872.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SB_1237_path_planner:comb_8\|parent_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SB_1237_path_planner:comb_8\|parent_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 26 " "Parameter NUMWORDS_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 26 " "Parameter NUMWORDS_B set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677065143646 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1677065143646 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1677065143646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0 " "Elaborated megafunction instantiation \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677065143740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0 " "Instantiated megafunction \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 26 " "Parameter \"NUMWORDS_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SB_1237_Task4.ram0_SB_1237_path_planner_79a41872.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SB_1237_Task4.ram0_SB_1237_path_planner_79a41872.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143740 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677065143740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4391 " "Found entity 1: altsyncram_4391" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677065143817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677065143817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SB_1237_path_planner:comb_8\|altsyncram:parent_rtl_0 " "Elaborated megafunction instantiation \"SB_1237_path_planner:comb_8\|altsyncram:parent_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677065143853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SB_1237_path_planner:comb_8\|altsyncram:parent_rtl_0 " "Instantiated megafunction \"SB_1237_path_planner:comb_8\|altsyncram:parent_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 26 " "Parameter \"NUMWORDS_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 26 " "Parameter \"NUMWORDS_B\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677065143853 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677065143853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ksg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ksg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ksg1 " "Found entity 1: altsyncram_ksg1" {  } { { "db/altsyncram_ksg1.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_ksg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677065143890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677065143890 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a8 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a9 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a10 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a11 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a12 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a13 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a14 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a15 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a16 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a17 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a18 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a19 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a20 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a21 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a22 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a23 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a24 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a25 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a26 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 582 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a27 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a28 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a29 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a30 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a31 " "Synthesized away node \"SB_1237_path_planner:comb_8\|altsyncram:city_block_map_rtl_0\|altsyncram_4391:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_4391.tdf" "" { Text "E:/github/SB#1237_Task_4/db/altsyncram_4391.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task4.v" "" { Text "E:/github/SB#1237_Task_4/SB_1237_Task4.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677065144065 "|SB_1237_Task4|SB_1237_path_planner:comb_8|altsyncram:city_block_map_rtl_0|altsyncram_4391:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1677065144065 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1677065144065 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677065146131 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1677065151796 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/github/SB#1237_Task_4/output_files/SB_1237_Task4.map.smsg " "Generated suppressed messages file E:/github/SB#1237_Task_4/output_files/SB_1237_Task4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677065152022 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677065152310 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677065152310 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6290 " "Implemented 6290 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677065152657 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677065152657 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6221 " "Implemented 6221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677065152657 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1677065152657 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677065152657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677065152684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 22 16:55:52 2023 " "Processing ended: Wed Feb 22 16:55:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677065152684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677065152684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677065152684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677065152684 ""}
