<stg><name>aes_invRound_Pipeline_invMixColumnsLoop</name>


<trans_list>

<trans id="92" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc15.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc15.i:0 %i_13 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc15.i:1 %icmp_ln542 = icmp_eq  i3 %i_13, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln542"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc15.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc15.i:3 %add_ln542 = add i3 %i_13, i3 1

]]></Node>
<StgValue><ssdm name="add_ln542"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc15.i:4 %br_ln542 = br i1 %icmp_ln542, void %for.inc15.i.split, void %_Z13invMixColumnsPh.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln542"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="3">
<![CDATA[
for.inc15.i.split:0 %zext_ln542 = zext i3 %i_13

]]></Node>
<StgValue><ssdm name="zext_ln542"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:3 %state_addr = getelementptr i8 %state, i64 0, i64 %zext_ln542

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="4">
<![CDATA[
for.inc15.i.split:4 %cpy = load i4 %state_addr

]]></Node>
<StgValue><ssdm name="cpy"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc15.i.split:5 %xor_ln548 = xor i3 %i_13, i3 4

]]></Node>
<StgValue><ssdm name="xor_ln548"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="3">
<![CDATA[
for.inc15.i.split:6 %zext_ln548 = zext i3 %xor_ln548

]]></Node>
<StgValue><ssdm name="zext_ln548"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:7 %state_addr_9 = getelementptr i8 %state, i64 0, i64 %zext_ln548

]]></Node>
<StgValue><ssdm name="state_addr_9"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="4">
<![CDATA[
for.inc15.i.split:8 %cpy_4 = load i4 %state_addr_9

]]></Node>
<StgValue><ssdm name="cpy_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15.i.split:49 %store_ln542 = store i3 %add_ln542, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln542"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
_Z13invMixColumnsPh.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="4">
<![CDATA[
for.inc15.i.split:4 %cpy = load i4 %state_addr

]]></Node>
<StgValue><ssdm name="cpy"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="4">
<![CDATA[
for.inc15.i.split:8 %cpy_4 = load i4 %state_addr_9

]]></Node>
<StgValue><ssdm name="cpy_4"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc15.i.split:9 %zext_ln548_1_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %i_13

]]></Node>
<StgValue><ssdm name="zext_ln548_1_cast"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="4">
<![CDATA[
for.inc15.i.split:10 %zext_ln548_1 = zext i4 %zext_ln548_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln548_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:11 %state_addr_10 = getelementptr i8 %state, i64 0, i64 %zext_ln548_1

]]></Node>
<StgValue><ssdm name="state_addr_10"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="4">
<![CDATA[
for.inc15.i.split:12 %cpy_5 = load i4 %state_addr_10

]]></Node>
<StgValue><ssdm name="cpy_5"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="3">
<![CDATA[
for.inc15.i.split:13 %sext_ln548 = sext i3 %xor_ln548

]]></Node>
<StgValue><ssdm name="sext_ln548"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="4">
<![CDATA[
for.inc15.i.split:14 %zext_ln548_2 = zext i4 %sext_ln548

]]></Node>
<StgValue><ssdm name="zext_ln548_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:15 %state_addr_11 = getelementptr i8 %state, i64 0, i64 %zext_ln548_2

]]></Node>
<StgValue><ssdm name="state_addr_11"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4">
<![CDATA[
for.inc15.i.split:16 %cpy_6 = load i4 %state_addr_11

]]></Node>
<StgValue><ssdm name="cpy_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="4">
<![CDATA[
for.inc15.i.split:12 %cpy_5 = load i4 %state_addr_10

]]></Node>
<StgValue><ssdm name="cpy_5"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4">
<![CDATA[
for.inc15.i.split:16 %cpy_6 = load i4 %state_addr_11

]]></Node>
<StgValue><ssdm name="cpy_6"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:17 %tmp_s = call i8 @galois_multiplication, i8 %cpy, i4 14

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:20 %tmp_13 = call i8 @galois_multiplication, i8 %cpy_4, i4 11

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:24 %tmp_14 = call i8 @galois_multiplication, i8 %cpy_4, i4 14

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:25 %tmp_15 = call i8 @galois_multiplication, i8 %cpy, i4 9

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="42" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:18 %tmp_11 = call i8 @galois_multiplication, i8 %cpy_6, i4 9

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:19 %tmp_12 = call i8 @galois_multiplication, i8 %cpy_5, i4 13

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:21 %xor_ln572_2 = xor i8 %tmp_13, i8 %tmp_12

]]></Node>
<StgValue><ssdm name="xor_ln572_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:22 %xor_ln572_1 = xor i8 %tmp_11, i8 %tmp_s

]]></Node>
<StgValue><ssdm name="xor_ln572_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:23 %xor_ln572 = xor i8 %xor_ln572_1, i8 %xor_ln572_2

]]></Node>
<StgValue><ssdm name="xor_ln572"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:26 %tmp_16 = call i8 @galois_multiplication, i8 %cpy_6, i4 13

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:27 %tmp_17 = call i8 @galois_multiplication, i8 %cpy_5, i4 11

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:28 %xor_ln576_1 = xor i8 %tmp_14, i8 %tmp_15

]]></Node>
<StgValue><ssdm name="xor_ln576_1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:29 %xor_ln576_2 = xor i8 %tmp_16, i8 %tmp_17

]]></Node>
<StgValue><ssdm name="xor_ln576_2"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:30 %xor_ln576 = xor i8 %xor_ln576_2, i8 %xor_ln576_1

]]></Node>
<StgValue><ssdm name="xor_ln576"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="52" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:31 %tmp_18 = call i8 @galois_multiplication, i8 %cpy_5, i4 14

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:32 %tmp_19 = call i8 @galois_multiplication, i8 %cpy_4, i4 9

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:33 %tmp_20 = call i8 @galois_multiplication, i8 %cpy, i4 13

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:34 %tmp_21 = call i8 @galois_multiplication, i8 %cpy_6, i4 11

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:35 %xor_ln580_1 = xor i8 %tmp_19, i8 %tmp_18

]]></Node>
<StgValue><ssdm name="xor_ln580_1"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:36 %xor_ln580_2 = xor i8 %tmp_21, i8 %tmp_20

]]></Node>
<StgValue><ssdm name="xor_ln580_2"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:37 %xor_ln580 = xor i8 %xor_ln580_2, i8 %xor_ln580_1

]]></Node>
<StgValue><ssdm name="xor_ln580"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc15.i.split:45 %store_ln557 = store i8 %xor_ln572, i4 %state_addr

]]></Node>
<StgValue><ssdm name="store_ln557"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15.i.split:46 %store_ln557 = store i8 %xor_ln576, i4 %state_addr_9

]]></Node>
<StgValue><ssdm name="store_ln557"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="61" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:38 %tmp_22 = call i8 @galois_multiplication, i8 %cpy_6, i4 14

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:39 %tmp_23 = call i8 @galois_multiplication, i8 %cpy_5, i4 9

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:40 %tmp_24 = call i8 @galois_multiplication, i8 %cpy_4, i4 13

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc15.i.split:41 %tmp_25 = call i8 @galois_multiplication, i8 %cpy, i4 11

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:42 %xor_ln584_2 = xor i8 %tmp_24, i8 %tmp_25

]]></Node>
<StgValue><ssdm name="xor_ln584_2"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:43 %xor_ln584_1 = xor i8 %tmp_22, i8 %tmp_23

]]></Node>
<StgValue><ssdm name="xor_ln584_1"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc15.i.split:44 %xor_ln584 = xor i8 %xor_ln584_1, i8 %xor_ln584_2

]]></Node>
<StgValue><ssdm name="xor_ln584"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc15.i.split:47 %store_ln557 = store i8 %xor_ln580, i4 %state_addr_10

]]></Node>
<StgValue><ssdm name="store_ln557"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc15.i.split:1 %specpipeline_ln544 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_22

]]></Node>
<StgValue><ssdm name="specpipeline_ln544"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc15.i.split:2 %specloopname_ln537 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln537"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc15.i.split:48 %store_ln557 = store i8 %xor_ln584, i4 %state_addr_11

]]></Node>
<StgValue><ssdm name="store_ln557"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
for.inc15.i.split:50 %br_ln542 = br void %for.inc15.i

]]></Node>
<StgValue><ssdm name="br_ln542"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
