# Up-Down Counter (Verilog)

This folder contains an up-down counter implemented in Verilog HDL.

## Files
- counter_ud.v : RTL design
- counter_ud_tb.v : Testbench
- counter_ud_synth.png : Synthesis result

## Tools
- Icarus Verilog
- GTKWave
- Yosys 

## Simulation

GTKWave waveform screenshot and VCD files are available in the 'waveforms/' folder.
