INFO: [VRFC 10-163] Analyzing VHDL file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.sim/sim_1/synth/func/TDC_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Control
INFO: [VRFC 10-307] analyzing entity MuxUart
INFO: [VRFC 10-307] analyzing entity Mux_exp
INFO: [VRFC 10-307] analyzing entity SynchTDL
INFO: [VRFC 10-307] analyzing entity SynchVDL
INFO: [VRFC 10-307] analyzing entity TDL
INFO: [VRFC 10-307] analyzing entity TermDecoder
INFO: [VRFC 10-307] analyzing entity ThermoDecoderTDL
INFO: [VRFC 10-307] analyzing entity VDL
INFO: [VRFC 10-307] analyzing entity tUART
INFO: [VRFC 10-307] analyzing entity \FifoTDL__blk_mem_gen_prim_wrapper\
INFO: [VRFC 10-307] analyzing entity \FifoTDL__rd_bin_cntr\
INFO: [VRFC 10-307] analyzing entity \FifoTDL__rd_status_flags_ss\
INFO: [VRFC 10-307] analyzing entity \FifoTDL__synchronizer_ff\
INFO: [VRFC 10-307] analyzing entity \FifoTDL__synchronizer_ff_0\
INFO: [VRFC 10-307] analyzing entity \FifoTDL__synchronizer_ff_1\
INFO: [VRFC 10-307] analyzing entity \FifoTDL__synchronizer_ff_2\
INFO: [VRFC 10-307] analyzing entity \FifoTDL__wr_bin_cntr\
INFO: [VRFC 10-307] analyzing entity \FifoTDL__wr_status_flags_ss\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__blk_mem_gen_prim_wrapper\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__rd_bin_cntr\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__rd_status_flags_ss\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__synchronizer_ff\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__synchronizer_ff_0\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__synchronizer_ff_1\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__synchronizer_ff_2\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__wr_bin_cntr\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__wr_status_flags_ss\
INFO: [VRFC 10-307] analyzing entity \FifoTDL__blk_mem_gen_prim_width\
INFO: [VRFC 10-307] analyzing entity \FifoTDL__rd_logic\
INFO: [VRFC 10-307] analyzing entity \FifoTDL__reset_blk_ramfifo\
INFO: [VRFC 10-307] analyzing entity \FifoTDL__wr_logic\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__blk_mem_gen_prim_width\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__rd_logic\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__reset_blk_ramfifo\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__wr_logic\
INFO: [VRFC 10-307] analyzing entity \FifoTDL__blk_mem_gen_generic_cstr\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__blk_mem_gen_generic_cstr\
INFO: [VRFC 10-307] analyzing entity \FifoTDL__blk_mem_gen_top\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__blk_mem_gen_top\
INFO: [VRFC 10-307] analyzing entity \FifoTDL__blk_mem_gen_v8_3_6_synth\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__blk_mem_gen_v8_3_6_synth\
INFO: [VRFC 10-307] analyzing entity \FifoTDL__blk_mem_gen_v8_3_6\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__blk_mem_gen_v8_3_6\
INFO: [VRFC 10-307] analyzing entity \FifoTDL__memory\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__memory\
INFO: [VRFC 10-307] analyzing entity \FifoTDL__fifo_generator_ramfifo\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__fifo_generator_ramfifo\
INFO: [VRFC 10-307] analyzing entity \FifoTDL__fifo_generator_top\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__fifo_generator_top\
INFO: [VRFC 10-307] analyzing entity \FifoTDL__fifo_generator_v13_1_4_synth\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__fifo_generator_v13_1_4_synth\
INFO: [VRFC 10-307] analyzing entity \FifoTDL__fifo_generator_v13_1_4\
INFO: [VRFC 10-307] analyzing entity \FifoVDL__fifo_generator_v13_1_4\
INFO: [VRFC 10-307] analyzing entity FifoTDL
INFO: [VRFC 10-307] analyzing entity FifoVDL
INFO: [VRFC 10-307] analyzing entity UartModule
INFO: [VRFC 10-307] analyzing entity TDC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/imports/new/TDC_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/TDC_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TDC_tb
