

================================================================
== Vitis HLS Report for 'arrayinput'
================================================================
* Date:           Sat Sep  4 22:59:01 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        arrayinput_prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.693 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   17|   17|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop1   |       11|       11|         3|          1|          1|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    296|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    120|    -|
|Register         |        -|    -|     215|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     215|    416|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_194_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln16_1_fu_166_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln16_2_fu_216_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln16_3_fu_184_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln16_4_fu_172_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln16_5_fu_178_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln16_6_fu_189_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln16_fu_211_p2       |         +|   0|  0|  39|          32|          32|
    |c_d0                     |         +|   0|  0|  32|          32|          32|
    |icmp_ln12_fu_200_p2      |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 296|         267|         264|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_address0               |  14|          3|    4|         12|
    |a_address1               |  14|          3|    4|         12|
    |ap_NS_fsm                |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |b_address0               |  14|          3|    4|         12|
    |b_address1               |  14|          3|    4|         12|
    |j_reg_155                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 120|         25|   23|         67|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |a_load_reg_271                   |  32|   0|   32|          0|
    |add_ln16_1_reg_266               |  32|   0|   32|          0|
    |add_ln16_5_reg_281               |  32|   0|   32|          0|
    |add_ln16_6_reg_286               |  32|   0|   32|          0|
    |add_ln16_reg_306                 |  32|   0|   32|          0|
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |b_load_1_reg_246                 |  32|   0|   32|          0|
    |c_addr_reg_300                   |   4|   0|    4|          0|
    |c_addr_reg_300_pp0_iter1_reg     |   4|   0|    4|          0|
    |icmp_ln12_reg_296                |   1|   0|    1|          0|
    |icmp_ln12_reg_296_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_reg_155                        |   4|   0|    4|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 215|   0|  215|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|    arrayinput|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|    arrayinput|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|    arrayinput|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|    arrayinput|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|    arrayinput|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|    arrayinput|  return value|
|a_address0  |  out|    4|   ap_memory|             a|         array|
|a_ce0       |  out|    1|   ap_memory|             a|         array|
|a_q0        |   in|   32|   ap_memory|             a|         array|
|a_address1  |  out|    4|   ap_memory|             a|         array|
|a_ce1       |  out|    1|   ap_memory|             a|         array|
|a_q1        |   in|   32|   ap_memory|             a|         array|
|b_address0  |  out|    4|   ap_memory|             b|         array|
|b_ce0       |  out|    1|   ap_memory|             b|         array|
|b_q0        |   in|   32|   ap_memory|             b|         array|
|b_address1  |  out|    4|   ap_memory|             b|         array|
|b_ce1       |  out|    1|   ap_memory|             b|         array|
|b_q1        |   in|   32|   ap_memory|             b|         array|
|c_address0  |  out|    4|   ap_memory|             c|         array|
|c_ce0       |  out|    1|   ap_memory|             c|         array|
|c_we0       |  out|    1|   ap_memory|             c|         array|
|c_d0        |  out|   32|   ap_memory|             c|         array|
|c_address1  |  out|    4|   ap_memory|             c|         array|
|c_ce1       |  out|    1|   ap_memory|             c|         array|
|c_q1        |   in|   32|   ap_memory|             c|         array|
+------------+-----+-----+------------+--------------+--------------+

