#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec  8 15:58:30 2019
# Process ID: 13476
# Current directory: D:/UPM/4.1/SED - Sistemas Electronicos Digitales/TRABAJOS/Trabajo FPGA - Jukebox/Proyecto_Jukebox
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25092 D:\UPM\4.1\SED - Sistemas Electronicos Digitales\TRABAJOS\Trabajo FPGA - Jukebox\Proyecto_Jukebox\Proyecto_Jukebox.xpr
# Log file: D:/UPM/4.1/SED - Sistemas Electronicos Digitales/TRABAJOS/Trabajo FPGA - Jukebox/Proyecto_Jukebox/vivado.log
# Journal file: D:/UPM/4.1/SED - Sistemas Electronicos Digitales/TRABAJOS/Trabajo FPGA - Jukebox/Proyecto_Jukebox\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/UPM/4.1/SED - Sistemas Electronicos Digitales/TRABAJOS/Trabajo FPGA - Jukebox/Proyecto_Jukebox/Proyecto_Jukebox.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/UPM/4.1/SED - Sistemas Electronicos Digitales/TRABAJOS/Trabajo FPGA - Jukebox/Proyecto_Jukebox'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 848.891 ; gain = 217.527
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UPM/4.1/SED - Sistemas Electronicos Digitales/TRABAJOS/Trabajo FPGA - Jukebox/Proyecto_Jukebox/Proyecto_Jukebox.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UPM/4.1/SED - Sistemas Electronicos Digitales/TRABAJOS/Trabajo FPGA - Jukebox/Proyecto_Jukebox/Proyecto_Jukebox.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UPM/4.1/SED - Sistemas Electronicos Digitales/TRABAJOS/Trabajo FPGA - Jukebox/Proyecto_Jukebox/Proyecto_Jukebox.srcs/sources_1/new/Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UPM/4.1/SED - Sistemas Electronicos Digitales/TRABAJOS/Trabajo FPGA - Jukebox/Proyecto_Jukebox/Proyecto_Jukebox.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UPM/4.1/SED - Sistemas Electronicos Digitales/TRABAJOS/Trabajo FPGA - Jukebox/Proyecto_Jukebox/Proyecto_Jukebox.sim/sim_1/behav/xsim'
"xelab -wto fd3e626a928c4c2db374f3689a38471c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto fd3e626a928c4c2db374f3689a38471c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Top [top_default]
Compiling architecture bench of entity xil_defaultlib.top_tb
Built simulation snapshot Top_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 867.309 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UPM/4.1/SED - Sistemas Electronicos Digitales/TRABAJOS/Trabajo FPGA - Jukebox/Proyecto_Jukebox/Proyecto_Jukebox.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 883.098 ; gain = 15.789
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 883.098 ; gain = 15.789
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 897.262 ; gain = 14.164
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 16:01:29 2019...
