vendor_name = ModelSim
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/negRegister.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/PcLogic.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Test2.mif
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Sorter2.mif
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Alu.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/InstMemory.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Register.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Test2.a32
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Sorter2.a32
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/SevenSeg.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/SignExtension.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/PLL.qip
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/PLL.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Controller.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Mux2to1.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/RegisterFile.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/DataMemory.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/BranchAddrCalculator.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/comparator.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Amir.hex
source_file = 1, ../led_test/output_files/stp4.stp
source_file = 1, ../led_test/output_files/stp5.stp
source_file = 1, ../led_test/output_files/stp1.stp
source_file = 1, ../led_test/output_files/Chain2.cdf
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Waveform.vwf
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/bad_test.stp
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/stp1.stp
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Mux4to1.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/PipeLineReg.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Bubbler.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/db/Debug.cbx.xml
design_name = Project4
instance = comp, \SW[0]~I , SW[0], Project4, 1
instance = comp, \SW[1]~I , SW[1], Project4, 1
instance = comp, \SW[2]~I , SW[2], Project4, 1
instance = comp, \SW[3]~I , SW[3], Project4, 1
instance = comp, \SW[4]~I , SW[4], Project4, 1
instance = comp, \SW[5]~I , SW[5], Project4, 1
instance = comp, \SW[6]~I , SW[6], Project4, 1
instance = comp, \SW[7]~I , SW[7], Project4, 1
instance = comp, \SW[8]~I , SW[8], Project4, 1
instance = comp, \SW[9]~I , SW[9], Project4, 1
instance = comp, \KEY[0]~I , KEY[0], Project4, 1
instance = comp, \KEY[1]~I , KEY[1], Project4, 1
instance = comp, \KEY[2]~I , KEY[2], Project4, 1
instance = comp, \KEY[3]~I , KEY[3], Project4, 1
instance = comp, \LEDR[0]~I , LEDR[0], Project4, 1
instance = comp, \LEDR[1]~I , LEDR[1], Project4, 1
instance = comp, \LEDR[2]~I , LEDR[2], Project4, 1
instance = comp, \LEDR[3]~I , LEDR[3], Project4, 1
instance = comp, \LEDR[4]~I , LEDR[4], Project4, 1
instance = comp, \LEDR[5]~I , LEDR[5], Project4, 1
instance = comp, \LEDR[6]~I , LEDR[6], Project4, 1
instance = comp, \LEDR[7]~I , LEDR[7], Project4, 1
instance = comp, \LEDR[8]~I , LEDR[8], Project4, 1
instance = comp, \LEDR[9]~I , LEDR[9], Project4, 1
instance = comp, \LEDG[0]~I , LEDG[0], Project4, 1
instance = comp, \LEDG[1]~I , LEDG[1], Project4, 1
instance = comp, \LEDG[2]~I , LEDG[2], Project4, 1
instance = comp, \LEDG[3]~I , LEDG[3], Project4, 1
instance = comp, \LEDG[4]~I , LEDG[4], Project4, 1
instance = comp, \LEDG[5]~I , LEDG[5], Project4, 1
instance = comp, \LEDG[6]~I , LEDG[6], Project4, 1
instance = comp, \LEDG[7]~I , LEDG[7], Project4, 1
instance = comp, \HEX0[0]~I , HEX0[0], Project4, 1
instance = comp, \HEX0[1]~I , HEX0[1], Project4, 1
instance = comp, \HEX0[2]~I , HEX0[2], Project4, 1
instance = comp, \HEX0[3]~I , HEX0[3], Project4, 1
instance = comp, \HEX0[4]~I , HEX0[4], Project4, 1
instance = comp, \HEX0[5]~I , HEX0[5], Project4, 1
instance = comp, \HEX0[6]~I , HEX0[6], Project4, 1
instance = comp, \HEX1[0]~I , HEX1[0], Project4, 1
instance = comp, \HEX1[1]~I , HEX1[1], Project4, 1
instance = comp, \HEX1[2]~I , HEX1[2], Project4, 1
instance = comp, \HEX1[3]~I , HEX1[3], Project4, 1
instance = comp, \HEX1[4]~I , HEX1[4], Project4, 1
instance = comp, \HEX1[5]~I , HEX1[5], Project4, 1
instance = comp, \HEX1[6]~I , HEX1[6], Project4, 1
instance = comp, \HEX2[0]~I , HEX2[0], Project4, 1
instance = comp, \HEX2[1]~I , HEX2[1], Project4, 1
instance = comp, \HEX2[2]~I , HEX2[2], Project4, 1
instance = comp, \HEX2[3]~I , HEX2[3], Project4, 1
instance = comp, \HEX2[4]~I , HEX2[4], Project4, 1
instance = comp, \HEX2[5]~I , HEX2[5], Project4, 1
instance = comp, \HEX2[6]~I , HEX2[6], Project4, 1
instance = comp, \HEX3[0]~I , HEX3[0], Project4, 1
instance = comp, \HEX3[1]~I , HEX3[1], Project4, 1
instance = comp, \HEX3[2]~I , HEX3[2], Project4, 1
instance = comp, \HEX3[3]~I , HEX3[3], Project4, 1
instance = comp, \HEX3[4]~I , HEX3[4], Project4, 1
instance = comp, \HEX3[5]~I , HEX3[5], Project4, 1
instance = comp, \HEX3[6]~I , HEX3[6], Project4, 1
instance = comp, \CLOCK_50~I , CLOCK_50, Project4, 1
