
LAB3_NRF_R_AND_T.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000645c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  080065ec  080065ec  000165ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006798  08006798  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  08006798  08006798  00016798  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080067a0  080067a0  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080067a0  080067a0  000167a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080067a4  080067a4  000167a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  080067a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001bc  20000088  08006830  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000244  08006830  00020244  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017683  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003176  00000000  00000000  0003773b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001528  00000000  00000000  0003a8b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013b0  00000000  00000000  0003bde0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029eb8  00000000  00000000  0003d190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b18f  00000000  00000000  00067048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f9345  00000000  00000000  000821d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0017b51c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ff8  00000000  00000000  0017b56c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080065d4 	.word	0x080065d4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	080065d4 	.word	0x080065d4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <delay_us>:
#define CH_Num	120
#define debug_out(fmt,args...)  printf(fmt,##args)
//#define debug_out(fmt,args...) 

void delay_us(uint32_t n)
{
 8000574:	b480      	push	{r7}
 8000576:	b085      	sub	sp, #20
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
	unsigned char i;

	while(n--)
 800057c:	e007      	b.n	800058e <delay_us+0x1a>
	{
		i = 8;
 800057e:	2308      	movs	r3, #8
 8000580:	73fb      	strb	r3, [r7, #15]
		while(i--);
 8000582:	bf00      	nop
 8000584:	7bfb      	ldrb	r3, [r7, #15]
 8000586:	1e5a      	subs	r2, r3, #1
 8000588:	73fa      	strb	r2, [r7, #15]
 800058a:	2b00      	cmp	r3, #0
 800058c:	d1fa      	bne.n	8000584 <delay_us+0x10>
	while(n--)
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	1e5a      	subs	r2, r3, #1
 8000592:	607a      	str	r2, [r7, #4]
 8000594:	2b00      	cmp	r3, #0
 8000596:	d1f2      	bne.n	800057e <delay_us+0xa>
	}
}
 8000598:	bf00      	nop
 800059a:	bf00      	nop
 800059c:	3714      	adds	r7, #20
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
	...

080005a8 <NRF24L01_Init>:
//ï¿½ï¿½Ê¼ï¿½ï¿½24L01ï¿½ï¿½IOï¿½ï¿½
void NRF24L01_Init(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
	//spi init
	//gpio init
	Clr_NRF24L01_CE;    // chip enable
 80005ac:	2200      	movs	r2, #0
 80005ae:	2104      	movs	r1, #4
 80005b0:	4806      	ldr	r0, [pc, #24]	; (80005cc <NRF24L01_Init+0x24>)
 80005b2:	f001 f9df 	bl	8001974 <HAL_GPIO_WritePin>
	Set_NRF24L01_CSN;   // Spi disable
 80005b6:	2201      	movs	r2, #1
 80005b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005bc:	4804      	ldr	r0, [pc, #16]	; (80005d0 <NRF24L01_Init+0x28>)
 80005be:	f001 f9d9 	bl	8001974 <HAL_GPIO_WritePin>
	delay_us(100);
 80005c2:	2064      	movs	r0, #100	; 0x64
 80005c4:	f7ff ffd6 	bl	8000574 <delay_us>
}
 80005c8:	bf00      	nop
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	48000800 	.word	0x48000800
 80005d0:	48000400 	.word	0x48000400

080005d4 <nRF24_SPI_Send_Byte>:

//ï¿½ï¿½×°spiï¿½ï¿½Ð´ï¿½ï¿½ï¿½ï¿½
unsigned char nRF24_SPI_Send_Byte(unsigned char txdata)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b086      	sub	sp, #24
 80005d8:	af02      	add	r7, sp, #8
 80005da:	4603      	mov	r3, r0
 80005dc:	71fb      	strb	r3, [r7, #7]
	unsigned char rxdata;
	HAL_SPI_TransmitReceive(&hspi2, &txdata, &rxdata, 1, 0x10);
 80005de:	f107 020f 	add.w	r2, r7, #15
 80005e2:	1df9      	adds	r1, r7, #7
 80005e4:	2310      	movs	r3, #16
 80005e6:	9300      	str	r3, [sp, #0]
 80005e8:	2301      	movs	r3, #1
 80005ea:	4804      	ldr	r0, [pc, #16]	; (80005fc <nRF24_SPI_Send_Byte+0x28>)
 80005ec:	f003 f985 	bl	80038fa <HAL_SPI_TransmitReceive>
	return(rxdata);							// return read unsigned char
 80005f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	3710      	adds	r7, #16
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	200000f8 	.word	0x200000f8

08000600 <NRF24L01_Write_Reg>:


//Í¨ï¿½ï¿½SPIÐ´ï¿½Ä´ï¿½ï¿½ï¿½
unsigned char NRF24L01_Write_Reg(unsigned char regaddr,unsigned char data)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b084      	sub	sp, #16
 8000604:	af00      	add	r7, sp, #0
 8000606:	4603      	mov	r3, r0
 8000608:	460a      	mov	r2, r1
 800060a:	71fb      	strb	r3, [r7, #7]
 800060c:	4613      	mov	r3, r2
 800060e:	71bb      	strb	r3, [r7, #6]
	unsigned char status;
	Clr_NRF24L01_CSN;                    //Ê¹ï¿½ï¿½SPIï¿½ï¿½ï¿½ï¿½
 8000610:	2200      	movs	r2, #0
 8000612:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000616:	480c      	ldr	r0, [pc, #48]	; (8000648 <NRF24L01_Write_Reg+0x48>)
 8000618:	f001 f9ac 	bl	8001974 <HAL_GPIO_WritePin>
	status =nRF24_SPI_Send_Byte(regaddr); //ï¿½ï¿½ï¿½Í¼Ä´ï¿½ï¿½ï¿½ï¿½ï¿½
 800061c:	79fb      	ldrb	r3, [r7, #7]
 800061e:	4618      	mov	r0, r3
 8000620:	f7ff ffd8 	bl	80005d4 <nRF24_SPI_Send_Byte>
 8000624:	4603      	mov	r3, r0
 8000626:	73fb      	strb	r3, [r7, #15]
	nRF24_SPI_Send_Byte(data);            //Ð´ï¿½ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½Öµ
 8000628:	79bb      	ldrb	r3, [r7, #6]
 800062a:	4618      	mov	r0, r3
 800062c:	f7ff ffd2 	bl	80005d4 <nRF24_SPI_Send_Byte>
	Set_NRF24L01_CSN;                    //ï¿½ï¿½Ö¹SPIï¿½ï¿½ï¿½ï¿½
 8000630:	2201      	movs	r2, #1
 8000632:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000636:	4804      	ldr	r0, [pc, #16]	; (8000648 <NRF24L01_Write_Reg+0x48>)
 8000638:	f001 f99c 	bl	8001974 <HAL_GPIO_WritePin>
	return(status);       		         //ï¿½ï¿½ï¿½ï¿½×´Ì¬Öµ
 800063c:	7bfb      	ldrb	r3, [r7, #15]
}
 800063e:	4618      	mov	r0, r3
 8000640:	3710      	adds	r7, #16
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	48000400 	.word	0x48000400

0800064c <NRF24L01_Read_Reg>:
//ï¿½ï¿½È¡SPIï¿½Ä´ï¿½ï¿½ï¿½Öµ ï¿½ï¿½regaddr:Òªï¿½ï¿½ï¿½Ä¼Ä´ï¿½ï¿½ï¿½
unsigned char NRF24L01_Read_Reg(unsigned char regaddr)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af00      	add	r7, sp, #0
 8000652:	4603      	mov	r3, r0
 8000654:	71fb      	strb	r3, [r7, #7]
	unsigned char reg_val;
	Clr_NRF24L01_CSN;                //Ê¹ï¿½ï¿½SPIï¿½ï¿½ï¿½ï¿½
 8000656:	2200      	movs	r2, #0
 8000658:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800065c:	480b      	ldr	r0, [pc, #44]	; (800068c <NRF24L01_Read_Reg+0x40>)
 800065e:	f001 f989 	bl	8001974 <HAL_GPIO_WritePin>
	nRF24_SPI_Send_Byte(regaddr);     //ï¿½ï¿½ï¿½Í¼Ä´ï¿½ï¿½ï¿½ï¿½ï¿½
 8000662:	79fb      	ldrb	r3, [r7, #7]
 8000664:	4618      	mov	r0, r3
 8000666:	f7ff ffb5 	bl	80005d4 <nRF24_SPI_Send_Byte>
	reg_val=nRF24_SPI_Send_Byte(0XFF);//ï¿½ï¿½È¡ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 800066a:	20ff      	movs	r0, #255	; 0xff
 800066c:	f7ff ffb2 	bl	80005d4 <nRF24_SPI_Send_Byte>
 8000670:	4603      	mov	r3, r0
 8000672:	73fb      	strb	r3, [r7, #15]
	Set_NRF24L01_CSN;                //ï¿½ï¿½Ö¹SPIï¿½ï¿½ï¿½ï¿½
 8000674:	2201      	movs	r2, #1
 8000676:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800067a:	4804      	ldr	r0, [pc, #16]	; (800068c <NRF24L01_Read_Reg+0x40>)
 800067c:	f001 f97a 	bl	8001974 <HAL_GPIO_WritePin>
	return(reg_val);                 //ï¿½ï¿½ï¿½ï¿½×´Ì¬Öµ
 8000680:	7bfb      	ldrb	r3, [r7, #15]
}
 8000682:	4618      	mov	r0, r3
 8000684:	3710      	adds	r7, #16
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	48000400 	.word	0x48000400

08000690 <NRF24L01_Read_Buf>:
//ï¿½ï¿½Ö¸ï¿½ï¿½Î»ï¿½Ã¶ï¿½ï¿½ï¿½Ö¸ï¿½ï¿½ï¿½ï¿½ï¿½Èµï¿½ï¿½ï¿½ï¿½ï¿½
//*pBuf:ï¿½ï¿½ï¿½ï¿½Ö¸ï¿½ï¿½
//ï¿½ï¿½ï¿½ï¿½Öµ,ï¿½Ë´Î¶ï¿½ï¿½ï¿½ï¿½ï¿½×´Ì¬ï¿½Ä´ï¿½ï¿½ï¿½Öµ
unsigned char NRF24L01_Read_Buf(unsigned char regaddr,unsigned char *pBuf,unsigned char datalen)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b084      	sub	sp, #16
 8000694:	af00      	add	r7, sp, #0
 8000696:	4603      	mov	r3, r0
 8000698:	6039      	str	r1, [r7, #0]
 800069a:	71fb      	strb	r3, [r7, #7]
 800069c:	4613      	mov	r3, r2
 800069e:	71bb      	strb	r3, [r7, #6]
	unsigned char status,u8_ctr;
	Clr_NRF24L01_CSN;                     //Ê¹ï¿½ï¿½SPIï¿½ï¿½ï¿½ï¿½
 80006a0:	2200      	movs	r2, #0
 80006a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006a6:	480d      	ldr	r0, [pc, #52]	; (80006dc <NRF24L01_Read_Buf+0x4c>)
 80006a8:	f001 f964 	bl	8001974 <HAL_GPIO_WritePin>
	status=nRF24_SPI_Send_Byte(regaddr);   //ï¿½ï¿½ï¿½Í¼Ä´ï¿½ï¿½ï¿½Öµ(Î»ï¿½ï¿½),ï¿½ï¿½ï¿½ï¿½È¡×´Ì¬Öµ
 80006ac:	79fb      	ldrb	r3, [r7, #7]
 80006ae:	4618      	mov	r0, r3
 80006b0:	f7ff ff90 	bl	80005d4 <nRF24_SPI_Send_Byte>
 80006b4:	4603      	mov	r3, r0
 80006b6:	73fb      	strb	r3, [r7, #15]
	//for(u8_ctr=0;u8_ctr<datalen;u8_ctr++)pBuf[u8_ctr]=SPI_ReadWriteByte(0XFF);//ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
	HAL_SPI_Receive(&hspi2, pBuf, datalen, 0x10);
 80006b8:	79bb      	ldrb	r3, [r7, #6]
 80006ba:	b29a      	uxth	r2, r3
 80006bc:	2310      	movs	r3, #16
 80006be:	6839      	ldr	r1, [r7, #0]
 80006c0:	4807      	ldr	r0, [pc, #28]	; (80006e0 <NRF24L01_Read_Buf+0x50>)
 80006c2:	f002 ffea 	bl	800369a <HAL_SPI_Receive>
	Set_NRF24L01_CSN;                     //ï¿½Ø±ï¿½SPIï¿½ï¿½ï¿½ï¿½
 80006c6:	2201      	movs	r2, #1
 80006c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006cc:	4803      	ldr	r0, [pc, #12]	; (80006dc <NRF24L01_Read_Buf+0x4c>)
 80006ce:	f001 f951 	bl	8001974 <HAL_GPIO_WritePin>
	return status;                        //ï¿½ï¿½ï¿½Ø¶ï¿½ï¿½ï¿½ï¿½ï¿½×´Ì¬Öµ
 80006d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	3710      	adds	r7, #16
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	48000400 	.word	0x48000400
 80006e0:	200000f8 	.word	0x200000f8

080006e4 <NRF24L01_Write_Buf>:
//ï¿½ï¿½Ö¸ï¿½ï¿½Î»ï¿½ï¿½Ð´Ö¸ï¿½ï¿½ï¿½ï¿½ï¿½Èµï¿½ï¿½ï¿½ï¿½ï¿½
//*pBuf:ï¿½ï¿½ï¿½ï¿½Ö¸ï¿½ï¿½
//ï¿½ï¿½ï¿½ï¿½Öµ,ï¿½Ë´Î¶ï¿½ï¿½ï¿½ï¿½ï¿½×´Ì¬ï¿½Ä´ï¿½ï¿½ï¿½Öµ
unsigned char NRF24L01_Write_Buf(unsigned char regaddr, unsigned char *pBuf, unsigned char datalen)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b084      	sub	sp, #16
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	4603      	mov	r3, r0
 80006ec:	6039      	str	r1, [r7, #0]
 80006ee:	71fb      	strb	r3, [r7, #7]
 80006f0:	4613      	mov	r3, r2
 80006f2:	71bb      	strb	r3, [r7, #6]
	unsigned char status,u8_ctr;
	Clr_NRF24L01_CSN;                                    //Ê¹ï¿½ï¿½SPIï¿½ï¿½ï¿½ï¿½
 80006f4:	2200      	movs	r2, #0
 80006f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006fa:	480d      	ldr	r0, [pc, #52]	; (8000730 <NRF24L01_Write_Buf+0x4c>)
 80006fc:	f001 f93a 	bl	8001974 <HAL_GPIO_WritePin>
	status = nRF24_SPI_Send_Byte(regaddr);                //ï¿½ï¿½ï¿½Í¼Ä´ï¿½ï¿½ï¿½Öµ(Î»ï¿½ï¿½),ï¿½ï¿½ï¿½ï¿½È¡×´Ì¬Öµ
 8000700:	79fb      	ldrb	r3, [r7, #7]
 8000702:	4618      	mov	r0, r3
 8000704:	f7ff ff66 	bl	80005d4 <nRF24_SPI_Send_Byte>
 8000708:	4603      	mov	r3, r0
 800070a:	73fb      	strb	r3, [r7, #15]
	//for(u8_ctr=0; u8_ctr<datalen; u8_ctr++)SPI_ReadWriteByte(*pBuf++); //Ð´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
	HAL_SPI_Transmit(&hspi2, pBuf, datalen, 0x10);
 800070c:	79bb      	ldrb	r3, [r7, #6]
 800070e:	b29a      	uxth	r2, r3
 8000710:	2310      	movs	r3, #16
 8000712:	6839      	ldr	r1, [r7, #0]
 8000714:	4807      	ldr	r0, [pc, #28]	; (8000734 <NRF24L01_Write_Buf+0x50>)
 8000716:	f002 fe52 	bl	80033be <HAL_SPI_Transmit>
	Set_NRF24L01_CSN;                                    //ï¿½Ø±ï¿½SPIï¿½ï¿½ï¿½ï¿½
 800071a:	2201      	movs	r2, #1
 800071c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000720:	4803      	ldr	r0, [pc, #12]	; (8000730 <NRF24L01_Write_Buf+0x4c>)
 8000722:	f001 f927 	bl	8001974 <HAL_GPIO_WritePin>
	return status;                                       //ï¿½ï¿½ï¿½Ø¶ï¿½ï¿½ï¿½ï¿½ï¿½×´Ì¬Öµ
 8000726:	7bfb      	ldrb	r3, [r7, #15]
}
 8000728:	4618      	mov	r0, r3
 800072a:	3710      	adds	r7, #16
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	48000400 	.word	0x48000400
 8000734:	200000f8 	.word	0x200000f8

08000738 <NRF24L01_TxPacket>:
//ï¿½ï¿½ï¿½ï¿½NRF24L01ï¿½ï¿½ï¿½ï¿½Ò»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
//txbuf:ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½×µï¿½Ö·
//ï¿½ï¿½ï¿½ï¿½Öµ:ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½×´ï¿½ï¿½
unsigned char NRF24L01_TxPacket(unsigned char *txbuf)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
	unsigned char state;
	Clr_NRF24L01_CE;
 8000740:	2200      	movs	r2, #0
 8000742:	2104      	movs	r1, #4
 8000744:	481f      	ldr	r0, [pc, #124]	; (80007c4 <NRF24L01_TxPacket+0x8c>)
 8000746:	f001 f915 	bl	8001974 <HAL_GPIO_WritePin>
	NRF24L01_Write_Buf(WR_TX_PLOAD,txbuf,TX_PLOAD_WIDTH);//Ð´ï¿½ï¿½ï¿½Ýµï¿½TX BUF  32ï¿½ï¿½ï¿½Ö½ï¿½
 800074a:	2220      	movs	r2, #32
 800074c:	6879      	ldr	r1, [r7, #4]
 800074e:	20a0      	movs	r0, #160	; 0xa0
 8000750:	f7ff ffc8 	bl	80006e4 <NRF24L01_Write_Buf>
	Set_NRF24L01_CE;                                     //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 8000754:	2201      	movs	r2, #1
 8000756:	2104      	movs	r1, #4
 8000758:	481a      	ldr	r0, [pc, #104]	; (80007c4 <NRF24L01_TxPacket+0x8c>)
 800075a:	f001 f90b 	bl	8001974 <HAL_GPIO_WritePin>
	while(READ_NRF24L01_IRQ!=0);                         //ï¿½È´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 800075e:	bf00      	nop
 8000760:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000764:	4817      	ldr	r0, [pc, #92]	; (80007c4 <NRF24L01_TxPacket+0x8c>)
 8000766:	f001 f8ed 	bl	8001944 <HAL_GPIO_ReadPin>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d1f7      	bne.n	8000760 <NRF24L01_TxPacket+0x28>
	state=NRF24L01_Read_Reg(STATUS);                     //ï¿½ï¿½È¡×´Ì¬ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½Öµ
 8000770:	2007      	movs	r0, #7
 8000772:	f7ff ff6b 	bl	800064c <NRF24L01_Read_Reg>
 8000776:	4603      	mov	r3, r0
 8000778:	73fb      	strb	r3, [r7, #15]
	NRF24L01_Write_Reg(SPI_WRITE_REG+STATUS,state);      //ï¿½ï¿½ï¿½TX_DSï¿½ï¿½MAX_RTï¿½Ð¶Ï±ï¿½Ö¾
 800077a:	7bfb      	ldrb	r3, [r7, #15]
 800077c:	4619      	mov	r1, r3
 800077e:	2027      	movs	r0, #39	; 0x27
 8000780:	f7ff ff3e 	bl	8000600 <NRF24L01_Write_Reg>
	if(state&MAX_TX)                                     //ï¿½ïµ½ï¿½ï¿½ï¿½ï¿½Ø·ï¿½ï¿½ï¿½ï¿½ï¿½
 8000784:	7bfb      	ldrb	r3, [r7, #15]
 8000786:	f003 0310 	and.w	r3, r3, #16
 800078a:	2b00      	cmp	r3, #0
 800078c:	d008      	beq.n	80007a0 <NRF24L01_TxPacket+0x68>
	{
		NRF24L01_Write_Reg(FLUSH_TX,0xff);               //ï¿½ï¿½ï¿½TX FIFOï¿½Ä´ï¿½ï¿½ï¿½
 800078e:	21ff      	movs	r1, #255	; 0xff
 8000790:	20e1      	movs	r0, #225	; 0xe1
 8000792:	f7ff ff35 	bl	8000600 <NRF24L01_Write_Reg>
		debug_out("TX MAX_TX error!\r\n");
 8000796:	480c      	ldr	r0, [pc, #48]	; (80007c8 <NRF24L01_TxPacket+0x90>)
 8000798:	f004 ff9e 	bl	80056d8 <puts>
		return MAX_TX;
 800079c:	2310      	movs	r3, #16
 800079e:	e00d      	b.n	80007bc <NRF24L01_TxPacket+0x84>
	}
	if(state&TX_OK)                                      //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 80007a0:	7bfb      	ldrb	r3, [r7, #15]
 80007a2:	f003 0320 	and.w	r3, r3, #32
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d004      	beq.n	80007b4 <NRF24L01_TxPacket+0x7c>
	{
		debug_out("TX OK!\r\n");
 80007aa:	4808      	ldr	r0, [pc, #32]	; (80007cc <NRF24L01_TxPacket+0x94>)
 80007ac:	f004 ff94 	bl	80056d8 <puts>
		return TX_OK;
 80007b0:	2320      	movs	r3, #32
 80007b2:	e003      	b.n	80007bc <NRF24L01_TxPacket+0x84>
	}
	debug_out("TX other error!\r\n");
 80007b4:	4806      	ldr	r0, [pc, #24]	; (80007d0 <NRF24L01_TxPacket+0x98>)
 80007b6:	f004 ff8f 	bl	80056d8 <puts>
	return 0xff;                                         //ï¿½ï¿½ï¿½ï¿½Ô­ï¿½ï¿½ï¿½ï¿½Ê§ï¿½ï¿½
 80007ba:	23ff      	movs	r3, #255	; 0xff
}
 80007bc:	4618      	mov	r0, r3
 80007be:	3710      	adds	r7, #16
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	48000800 	.word	0x48000800
 80007c8:	080065ec 	.word	0x080065ec
 80007cc:	08006600 	.word	0x08006600
 80007d0:	08006608 	.word	0x08006608

080007d4 <TX_Mode>:
//ï¿½ï¿½ï¿½ï¿½TXï¿½ï¿½Ö·,Ð´TXï¿½ï¿½ï¿½Ý¿ï¿½ï¿½,ï¿½ï¿½ï¿½ï¿½RXï¿½Ô¶ï¿½Ó¦ï¿½ï¿½Äµï¿½Ö·,ï¿½ï¿½ï¿½TXï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½,
//Ñ¡ï¿½ï¿½RFÆµï¿½ï¿½,ï¿½ï¿½ï¿½ï¿½ï¿½Êºï¿½LNA HCURR PWR_UP,CRCÊ¹ï¿½ï¿½
//ï¿½ï¿½CEï¿½ï¿½ßºï¿½,ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½RXÄ£Ê½,ï¿½ï¿½ï¿½ï¿½ï¿½Ô½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
//CEÎªï¿½ß´ï¿½ï¿½ï¿½10us,ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½.
void TX_Mode(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
	Clr_NRF24L01_CE;
 80007d8:	2200      	movs	r2, #0
 80007da:	2104      	movs	r1, #4
 80007dc:	4815      	ldr	r0, [pc, #84]	; (8000834 <TX_Mode+0x60>)
 80007de:	f001 f8c9 	bl	8001974 <HAL_GPIO_WritePin>
	//Ð´TXï¿½Úµï¿½ï¿½Ö·
	NRF24L01_Write_Buf(SPI_WRITE_REG+TX_ADDR,(unsigned char*)INIT_ADDR0,TX_ADR_WIDTH);
 80007e2:	2205      	movs	r2, #5
 80007e4:	4914      	ldr	r1, [pc, #80]	; (8000838 <TX_Mode+0x64>)
 80007e6:	2030      	movs	r0, #48	; 0x30
 80007e8:	f7ff ff7c 	bl	80006e4 <NRF24L01_Write_Buf>
	//ï¿½ï¿½ï¿½ï¿½TXï¿½Úµï¿½ï¿½Ö·,ï¿½ï¿½ÒªÎªï¿½ï¿½Ê¹ï¿½ï¿½ACK
	NRF24L01_Write_Buf(SPI_WRITE_REG+RX_ADDR_P0,(unsigned char*)INIT_ADDR0,RX_ADR_WIDTH);
 80007ec:	2205      	movs	r2, #5
 80007ee:	4912      	ldr	r1, [pc, #72]	; (8000838 <TX_Mode+0x64>)
 80007f0:	202a      	movs	r0, #42	; 0x2a
 80007f2:	f7ff ff77 	bl	80006e4 <NRF24L01_Write_Buf>

	//Ê¹ï¿½ï¿½Í¨ï¿½ï¿½0ï¿½ï¿½ï¿½Ô¶ï¿½Ó¦ï¿½ï¿½
	NRF24L01_Write_Reg(SPI_WRITE_REG+EN_AA,0x01);
 80007f6:	2101      	movs	r1, #1
 80007f8:	2021      	movs	r0, #33	; 0x21
 80007fa:	f7ff ff01 	bl	8000600 <NRF24L01_Write_Reg>
	//Ê¹ï¿½ï¿½Í¨ï¿½ï¿½0ï¿½Ä½ï¿½ï¿½Õµï¿½Ö·
	NRF24L01_Write_Reg(SPI_WRITE_REG+EN_RXADDR,0x01);
 80007fe:	2101      	movs	r1, #1
 8000800:	2022      	movs	r0, #34	; 0x22
 8000802:	f7ff fefd 	bl	8000600 <NRF24L01_Write_Reg>
	//ï¿½ï¿½ï¿½ï¿½ï¿½Ô¶ï¿½ï¿½Ø·ï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½:500us + 86us;ï¿½ï¿½ï¿½ï¿½Ô¶ï¿½ï¿½Ø·ï¿½ï¿½ï¿½ï¿½ï¿½:10ï¿½ï¿½
	NRF24L01_Write_Reg(SPI_WRITE_REG+SETUP_RETR,0x1a);
 8000806:	211a      	movs	r1, #26
 8000808:	2024      	movs	r0, #36	; 0x24
 800080a:	f7ff fef9 	bl	8000600 <NRF24L01_Write_Reg>
	//ï¿½ï¿½ï¿½ï¿½RFÍ¨ï¿½ï¿½Îª40
	NRF24L01_Write_Reg(SPI_WRITE_REG+RF_CH,CH_Num);
 800080e:	2178      	movs	r1, #120	; 0x78
 8000810:	2025      	movs	r0, #37	; 0x25
 8000812:	f7ff fef5 	bl	8000600 <NRF24L01_Write_Reg>
	//ï¿½ï¿½ï¿½ï¿½TXï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½,0dbï¿½ï¿½ï¿½ï¿½,2Mbps,ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½æ¿ªï¿½ï¿½
	NRF24L01_Write_Reg(SPI_WRITE_REG+RF_SETUP,0x0f);
 8000816:	210f      	movs	r1, #15
 8000818:	2026      	movs	r0, #38	; 0x26
 800081a:	f7ff fef1 	bl	8000600 <NRF24L01_Write_Reg>
	//ï¿½ï¿½ï¿½Ã»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ä£Ê½ï¿½Ä²ï¿½ï¿½ï¿½;PWR_UP,EN_CRC,16BIT_CRC,PRIM_RXï¿½ï¿½ï¿½ï¿½Ä£Ê½,ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð¶ï¿½
	NRF24L01_Write_Reg(SPI_WRITE_REG+CONFIG,0x0e);
 800081e:	210e      	movs	r1, #14
 8000820:	2020      	movs	r0, #32
 8000822:	f7ff feed 	bl	8000600 <NRF24L01_Write_Reg>
	// CEÎªï¿½ï¿½,10usï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
	Set_NRF24L01_CE;
 8000826:	2201      	movs	r2, #1
 8000828:	2104      	movs	r1, #4
 800082a:	4802      	ldr	r0, [pc, #8]	; (8000834 <TX_Mode+0x60>)
 800082c:	f001 f8a2 	bl	8001974 <HAL_GPIO_WritePin>
}
 8000830:	bf00      	nop
 8000832:	bd80      	pop	{r7, pc}
 8000834:	48000800 	.word	0x48000800
 8000838:	080066b0 	.word	0x080066b0

0800083c <NRF24L01_Check>:

//ï¿½Ïµï¿½ï¿½ï¿½NRF24L01ï¿½Ç·ï¿½ï¿½ï¿½Î»
//Ð´5ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½È»ï¿½ï¿½ï¿½Ù¶ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð±È½Ï£ï¿½
//ï¿½ï¿½Í¬Ê±ï¿½ï¿½ï¿½ï¿½Öµ:0ï¿½ï¿½ï¿½ï¿½Ê¾ï¿½ï¿½Î»;ï¿½ï¿½ï¿½ò·µ»ï¿½1ï¿½ï¿½ï¿½ï¿½Ê¾ï¿½ï¿½ï¿½ï¿½Î»
unsigned char NRF24L01_Check(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b084      	sub	sp, #16
 8000840:	af00      	add	r7, sp, #0
	unsigned char buf[5]= {0XA5,0XA5,0XA5,0XA5,0XA5};
 8000842:	4a1b      	ldr	r2, [pc, #108]	; (80008b0 <NRF24L01_Check+0x74>)
 8000844:	f107 0308 	add.w	r3, r7, #8
 8000848:	e892 0003 	ldmia.w	r2, {r0, r1}
 800084c:	6018      	str	r0, [r3, #0]
 800084e:	3304      	adds	r3, #4
 8000850:	7019      	strb	r1, [r3, #0]
	unsigned char buf1[5];
	unsigned char i;
	NRF24L01_Write_Buf(SPI_WRITE_REG+TX_ADDR,buf,5);//Ð´ï¿½ï¿½5ï¿½ï¿½ï¿½Ö½ÚµÄµï¿½Ö·.
 8000852:	f107 0308 	add.w	r3, r7, #8
 8000856:	2205      	movs	r2, #5
 8000858:	4619      	mov	r1, r3
 800085a:	2030      	movs	r0, #48	; 0x30
 800085c:	f7ff ff42 	bl	80006e4 <NRF24L01_Write_Buf>
	NRF24L01_Read_Buf(TX_ADDR,buf1,5);              //ï¿½ï¿½ï¿½ï¿½Ð´ï¿½ï¿½Äµï¿½Ö·
 8000860:	463b      	mov	r3, r7
 8000862:	2205      	movs	r2, #5
 8000864:	4619      	mov	r1, r3
 8000866:	2010      	movs	r0, #16
 8000868:	f7ff ff12 	bl	8000690 <NRF24L01_Read_Buf>
	for(i=0; i<5; i++)if(buf1[i]!=0XA5)break;
 800086c:	2300      	movs	r3, #0
 800086e:	73fb      	strb	r3, [r7, #15]
 8000870:	e009      	b.n	8000886 <NRF24L01_Check+0x4a>
 8000872:	7bfb      	ldrb	r3, [r7, #15]
 8000874:	3310      	adds	r3, #16
 8000876:	443b      	add	r3, r7
 8000878:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800087c:	2ba5      	cmp	r3, #165	; 0xa5
 800087e:	d106      	bne.n	800088e <NRF24L01_Check+0x52>
 8000880:	7bfb      	ldrb	r3, [r7, #15]
 8000882:	3301      	adds	r3, #1
 8000884:	73fb      	strb	r3, [r7, #15]
 8000886:	7bfb      	ldrb	r3, [r7, #15]
 8000888:	2b04      	cmp	r3, #4
 800088a:	d9f2      	bls.n	8000872 <NRF24L01_Check+0x36>
 800088c:	e000      	b.n	8000890 <NRF24L01_Check+0x54>
 800088e:	bf00      	nop
	if(i!=5)
 8000890:	7bfb      	ldrb	r3, [r7, #15]
 8000892:	2b05      	cmp	r3, #5
 8000894:	d004      	beq.n	80008a0 <NRF24L01_Check+0x64>
	{
		debug_out(("nRF24L01 TEST FAIL\r\n"));
 8000896:	4807      	ldr	r0, [pc, #28]	; (80008b4 <NRF24L01_Check+0x78>)
 8000898:	f004 ff1e 	bl	80056d8 <puts>
		return 1;                               //NRF24L01ï¿½ï¿½ï¿½ï¿½Î»
 800089c:	2301      	movs	r3, #1
 800089e:	e003      	b.n	80008a8 <NRF24L01_Check+0x6c>
	}
	debug_out(("nRF24L01 TEST OK\r\n"));
 80008a0:	4805      	ldr	r0, [pc, #20]	; (80008b8 <NRF24L01_Check+0x7c>)
 80008a2:	f004 ff19 	bl	80056d8 <puts>
	return 0;		                           //NRF24L01ï¿½ï¿½Î»
 80008a6:	2300      	movs	r3, #0
}
 80008a8:	4618      	mov	r0, r3
 80008aa:	3710      	adds	r7, #16
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	08006664 	.word	0x08006664
 80008b4:	0800663c 	.word	0x0800663c
 80008b8:	08006650 	.word	0x08006650

080008bc <Tx_Init>:
 *  Created on: 2023Äê5ÔÂ9ÈÕ
 *      Author: Rd
 */

#include "Si24R1.h"
void Tx_Init(void){
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
	NRF24L01_Init();
 80008c0:	f7ff fe72 	bl	80005a8 <NRF24L01_Init>
	printf("\r\ninit OK!\r\n");
 80008c4:	4804      	ldr	r0, [pc, #16]	; (80008d8 <Tx_Init+0x1c>)
 80008c6:	f004 ff07 	bl	80056d8 <puts>
	NRF24L01_Check();
 80008ca:	f7ff ffb7 	bl	800083c <NRF24L01_Check>
	TX_Mode();
 80008ce:	f7ff ff81 	bl	80007d4 <TX_Mode>
}
 80008d2:	bf00      	nop
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	0800666c 	.word	0x0800666c

080008dc <Tx_loop>:
	}
	printf("\r\n");
	return 1;
}

uint8_t Tx_loop(uint8_t *tmp_buf){
 80008dc:	b580      	push	{r7, lr}
 80008de:	b084      	sub	sp, #16
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]

	if(NRF24L01_TxPacket(tmp_buf) == 0x20)
 80008e4:	6878      	ldr	r0, [r7, #4]
 80008e6:	f7ff ff27 	bl	8000738 <NRF24L01_TxPacket>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b20      	cmp	r3, #32
 80008ee:	d11c      	bne.n	800092a <Tx_loop+0x4e>
	{
		//read ack data;
		//NRF24L01_RxPacket(tmp_buf2);
    printf("send data OK!\r\n");
 80008f0:	4812      	ldr	r0, [pc, #72]	; (800093c <Tx_loop+0x60>)
 80008f2:	f004 fef1 	bl	80056d8 <puts>
    uint8_t i;
		for(i=0;i<32;i++)
 80008f6:	2300      	movs	r3, #0
 80008f8:	73fb      	strb	r3, [r7, #15]
 80008fa:	e00a      	b.n	8000912 <Tx_loop+0x36>
			printf(" %02x",tmp_buf[i]);
 80008fc:	7bfb      	ldrb	r3, [r7, #15]
 80008fe:	687a      	ldr	r2, [r7, #4]
 8000900:	4413      	add	r3, r2
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	4619      	mov	r1, r3
 8000906:	480e      	ldr	r0, [pc, #56]	; (8000940 <Tx_loop+0x64>)
 8000908:	f004 fe60 	bl	80055cc <iprintf>
		for(i=0;i<32;i++)
 800090c:	7bfb      	ldrb	r3, [r7, #15]
 800090e:	3301      	adds	r3, #1
 8000910:	73fb      	strb	r3, [r7, #15]
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	2b1f      	cmp	r3, #31
 8000916:	d9f1      	bls.n	80008fc <Tx_loop+0x20>
		printf("\r\n");
 8000918:	480a      	ldr	r0, [pc, #40]	; (8000944 <Tx_loop+0x68>)
 800091a:	f004 fedd 	bl	80056d8 <puts>
		printf("%s",tmp_buf);
 800091e:	6879      	ldr	r1, [r7, #4]
 8000920:	4809      	ldr	r0, [pc, #36]	; (8000948 <Tx_loop+0x6c>)
 8000922:	f004 fe53 	bl	80055cc <iprintf>
		return 1;
 8000926:	2301      	movs	r3, #1
 8000928:	e003      	b.n	8000932 <Tx_loop+0x56>
	}
	else
	{
		printf("send error!");
 800092a:	4808      	ldr	r0, [pc, #32]	; (800094c <Tx_loop+0x70>)
 800092c:	f004 fe4e 	bl	80055cc <iprintf>
		return 0;
 8000930:	2300      	movs	r3, #0
	}
	printf("\r\n");
}
 8000932:	4618      	mov	r0, r3
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	08006694 	.word	0x08006694
 8000940:	08006678 	.word	0x08006678
 8000944:	08006680 	.word	0x08006680
 8000948:	08006684 	.word	0x08006684
 800094c:	080066a4 	.word	0x080066a4

08000950 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b08a      	sub	sp, #40	; 0x28
 8000954:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000956:	f107 0314 	add.w	r3, r7, #20
 800095a:	2200      	movs	r2, #0
 800095c:	601a      	str	r2, [r3, #0]
 800095e:	605a      	str	r2, [r3, #4]
 8000960:	609a      	str	r2, [r3, #8]
 8000962:	60da      	str	r2, [r3, #12]
 8000964:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000966:	4b52      	ldr	r3, [pc, #328]	; (8000ab0 <MX_GPIO_Init+0x160>)
 8000968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800096a:	4a51      	ldr	r2, [pc, #324]	; (8000ab0 <MX_GPIO_Init+0x160>)
 800096c:	f043 0304 	orr.w	r3, r3, #4
 8000970:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000972:	4b4f      	ldr	r3, [pc, #316]	; (8000ab0 <MX_GPIO_Init+0x160>)
 8000974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000976:	f003 0304 	and.w	r3, r3, #4
 800097a:	613b      	str	r3, [r7, #16]
 800097c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800097e:	4b4c      	ldr	r3, [pc, #304]	; (8000ab0 <MX_GPIO_Init+0x160>)
 8000980:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000982:	4a4b      	ldr	r2, [pc, #300]	; (8000ab0 <MX_GPIO_Init+0x160>)
 8000984:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000988:	64d3      	str	r3, [r2, #76]	; 0x4c
 800098a:	4b49      	ldr	r3, [pc, #292]	; (8000ab0 <MX_GPIO_Init+0x160>)
 800098c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800098e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000992:	60fb      	str	r3, [r7, #12]
 8000994:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000996:	4b46      	ldr	r3, [pc, #280]	; (8000ab0 <MX_GPIO_Init+0x160>)
 8000998:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800099a:	4a45      	ldr	r2, [pc, #276]	; (8000ab0 <MX_GPIO_Init+0x160>)
 800099c:	f043 0301 	orr.w	r3, r3, #1
 80009a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009a2:	4b43      	ldr	r3, [pc, #268]	; (8000ab0 <MX_GPIO_Init+0x160>)
 80009a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009a6:	f003 0301 	and.w	r3, r3, #1
 80009aa:	60bb      	str	r3, [r7, #8]
 80009ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ae:	4b40      	ldr	r3, [pc, #256]	; (8000ab0 <MX_GPIO_Init+0x160>)
 80009b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009b2:	4a3f      	ldr	r2, [pc, #252]	; (8000ab0 <MX_GPIO_Init+0x160>)
 80009b4:	f043 0302 	orr.w	r3, r3, #2
 80009b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009ba:	4b3d      	ldr	r3, [pc, #244]	; (8000ab0 <MX_GPIO_Init+0x160>)
 80009bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009be:	f003 0302 	and.w	r3, r3, #2
 80009c2:	607b      	str	r3, [r7, #4]
 80009c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CE_24L01_Pin|GPIO_PIN_9, GPIO_PIN_RESET);
 80009c6:	2200      	movs	r2, #0
 80009c8:	f44f 7101 	mov.w	r1, #516	; 0x204
 80009cc:	4839      	ldr	r0, [pc, #228]	; (8000ab4 <MX_GPIO_Init+0x164>)
 80009ce:	f000 ffd1 	bl	8001974 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CSN_24L01_Pin|BEEP_Pin, GPIO_PIN_RESET);
 80009d2:	2200      	movs	r2, #0
 80009d4:	f44f 5184 	mov.w	r1, #4224	; 0x1080
 80009d8:	4837      	ldr	r0, [pc, #220]	; (8000ab8 <MX_GPIO_Init+0x168>)
 80009da:	f000 ffcb 	bl	8001974 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RED_Pin|Blue_Pin, GPIO_PIN_SET);
 80009de:	2201      	movs	r2, #1
 80009e0:	f44f 5188 	mov.w	r1, #4352	; 0x1100
 80009e4:	4833      	ldr	r0, [pc, #204]	; (8000ab4 <MX_GPIO_Init+0x164>)
 80009e6:	f000 ffc5 	bl	8001974 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IRQ_24L01_Pin;
 80009ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009f0:	2300      	movs	r3, #0
 80009f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	2300      	movs	r3, #0
 80009f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IRQ_24L01_GPIO_Port, &GPIO_InitStruct);
 80009f8:	f107 0314 	add.w	r3, r7, #20
 80009fc:	4619      	mov	r1, r3
 80009fe:	482d      	ldr	r0, [pc, #180]	; (8000ab4 <MX_GPIO_Init+0x164>)
 8000a00:	f000 fdf6 	bl	80015f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CE_24L01_Pin;
 8000a04:	2304      	movs	r3, #4
 8000a06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a10:	2303      	movs	r3, #3
 8000a12:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CE_24L01_GPIO_Port, &GPIO_InitStruct);
 8000a14:	f107 0314 	add.w	r3, r7, #20
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4826      	ldr	r0, [pc, #152]	; (8000ab4 <MX_GPIO_Init+0x164>)
 8000a1c:	f000 fde8 	bl	80015f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = CSN_24L01_Pin|BEEP_Pin;
 8000a20:	f44f 5384 	mov.w	r3, #4224	; 0x1080
 8000a24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a26:	2301      	movs	r3, #1
 8000a28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a2e:	2303      	movs	r3, #3
 8000a30:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a32:	f107 0314 	add.w	r3, r7, #20
 8000a36:	4619      	mov	r1, r3
 8000a38:	481f      	ldr	r0, [pc, #124]	; (8000ab8 <MX_GPIO_Init+0x168>)
 8000a3a:	f000 fdd9 	bl	80015f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = RED_Pin|Blue_Pin;
 8000a3e:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8000a42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a44:	2301      	movs	r3, #1
 8000a46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a4c:	2302      	movs	r3, #2
 8000a4e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a50:	f107 0314 	add.w	r3, r7, #20
 8000a54:	4619      	mov	r1, r3
 8000a56:	4817      	ldr	r0, [pc, #92]	; (8000ab4 <MX_GPIO_Init+0x164>)
 8000a58:	f000 fdca 	bl	80015f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000a5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a62:	2301      	movs	r3, #1
 8000a64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a6e:	f107 0314 	add.w	r3, r7, #20
 8000a72:	4619      	mov	r1, r3
 8000a74:	480f      	ldr	r0, [pc, #60]	; (8000ab4 <MX_GPIO_Init+0x164>)
 8000a76:	f000 fdbb 	bl	80015f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Pin;
 8000a7a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000a7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a80:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000a84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a86:	2300      	movs	r3, #0
 8000a88:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_GPIO_Port, &GPIO_InitStruct);
 8000a8a:	f107 0314 	add.w	r3, r7, #20
 8000a8e:	4619      	mov	r1, r3
 8000a90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a94:	f000 fdac 	bl	80015f0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 8000a98:	2200      	movs	r2, #0
 8000a9a:	2104      	movs	r1, #4
 8000a9c:	2028      	movs	r0, #40	; 0x28
 8000a9e:	f000 fd70 	bl	8001582 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000aa2:	2028      	movs	r0, #40	; 0x28
 8000aa4:	f000 fd89 	bl	80015ba <HAL_NVIC_EnableIRQ>

}
 8000aa8:	bf00      	nop
 8000aaa:	3728      	adds	r7, #40	; 0x28
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	40021000 	.word	0x40021000
 8000ab4:	48000800 	.word	0x48000800
 8000ab8:	48000400 	.word	0x48000400

08000abc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ac0:	4b1b      	ldr	r3, [pc, #108]	; (8000b30 <MX_I2C1_Init+0x74>)
 8000ac2:	4a1c      	ldr	r2, [pc, #112]	; (8000b34 <MX_I2C1_Init+0x78>)
 8000ac4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8000ac6:	4b1a      	ldr	r3, [pc, #104]	; (8000b30 <MX_I2C1_Init+0x74>)
 8000ac8:	4a1b      	ldr	r2, [pc, #108]	; (8000b38 <MX_I2C1_Init+0x7c>)
 8000aca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000acc:	4b18      	ldr	r3, [pc, #96]	; (8000b30 <MX_I2C1_Init+0x74>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ad2:	4b17      	ldr	r3, [pc, #92]	; (8000b30 <MX_I2C1_Init+0x74>)
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ad8:	4b15      	ldr	r3, [pc, #84]	; (8000b30 <MX_I2C1_Init+0x74>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000ade:	4b14      	ldr	r3, [pc, #80]	; (8000b30 <MX_I2C1_Init+0x74>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ae4:	4b12      	ldr	r3, [pc, #72]	; (8000b30 <MX_I2C1_Init+0x74>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000aea:	4b11      	ldr	r3, [pc, #68]	; (8000b30 <MX_I2C1_Init+0x74>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000af0:	4b0f      	ldr	r3, [pc, #60]	; (8000b30 <MX_I2C1_Init+0x74>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000af6:	480e      	ldr	r0, [pc, #56]	; (8000b30 <MX_I2C1_Init+0x74>)
 8000af8:	f000 ff77 	bl	80019ea <HAL_I2C_Init>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000b02:	f000 f8e4 	bl	8000cce <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b06:	2100      	movs	r1, #0
 8000b08:	4809      	ldr	r0, [pc, #36]	; (8000b30 <MX_I2C1_Init+0x74>)
 8000b0a:	f000 fffd 	bl	8001b08 <HAL_I2CEx_ConfigAnalogFilter>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000b14:	f000 f8db 	bl	8000cce <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b18:	2100      	movs	r1, #0
 8000b1a:	4805      	ldr	r0, [pc, #20]	; (8000b30 <MX_I2C1_Init+0x74>)
 8000b1c:	f001 f83f 	bl	8001b9e <HAL_I2CEx_ConfigDigitalFilter>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000b26:	f000 f8d2 	bl	8000cce <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	200000a4 	.word	0x200000a4
 8000b34:	40005400 	.word	0x40005400
 8000b38:	10909cec 	.word	0x10909cec

08000b3c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b0ac      	sub	sp, #176	; 0xb0
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b44:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000b48:	2200      	movs	r2, #0
 8000b4a:	601a      	str	r2, [r3, #0]
 8000b4c:	605a      	str	r2, [r3, #4]
 8000b4e:	609a      	str	r2, [r3, #8]
 8000b50:	60da      	str	r2, [r3, #12]
 8000b52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b54:	f107 0314 	add.w	r3, r7, #20
 8000b58:	2288      	movs	r2, #136	; 0x88
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f004 fd2d 	bl	80055bc <memset>
  if(i2cHandle->Instance==I2C1)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	4a21      	ldr	r2, [pc, #132]	; (8000bec <HAL_I2C_MspInit+0xb0>)
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	d13b      	bne.n	8000be4 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000b6c:	2340      	movs	r3, #64	; 0x40
 8000b6e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000b70:	2300      	movs	r3, #0
 8000b72:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b74:	f107 0314 	add.w	r3, r7, #20
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f001 fec1 	bl	8002900 <HAL_RCCEx_PeriphCLKConfig>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000b84:	f000 f8a3 	bl	8000cce <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b88:	4b19      	ldr	r3, [pc, #100]	; (8000bf0 <HAL_I2C_MspInit+0xb4>)
 8000b8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b8c:	4a18      	ldr	r2, [pc, #96]	; (8000bf0 <HAL_I2C_MspInit+0xb4>)
 8000b8e:	f043 0302 	orr.w	r3, r3, #2
 8000b92:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b94:	4b16      	ldr	r3, [pc, #88]	; (8000bf0 <HAL_I2C_MspInit+0xb4>)
 8000b96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b98:	f003 0302 	and.w	r3, r3, #2
 8000b9c:	613b      	str	r3, [r7, #16]
 8000b9e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ba0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000ba4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ba8:	2312      	movs	r3, #18
 8000baa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bb4:	2303      	movs	r3, #3
 8000bb6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000bba:	2304      	movs	r3, #4
 8000bbc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bc0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	480b      	ldr	r0, [pc, #44]	; (8000bf4 <HAL_I2C_MspInit+0xb8>)
 8000bc8:	f000 fd12 	bl	80015f0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bcc:	4b08      	ldr	r3, [pc, #32]	; (8000bf0 <HAL_I2C_MspInit+0xb4>)
 8000bce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bd0:	4a07      	ldr	r2, [pc, #28]	; (8000bf0 <HAL_I2C_MspInit+0xb4>)
 8000bd2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000bd6:	6593      	str	r3, [r2, #88]	; 0x58
 8000bd8:	4b05      	ldr	r3, [pc, #20]	; (8000bf0 <HAL_I2C_MspInit+0xb4>)
 8000bda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bdc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000be0:	60fb      	str	r3, [r7, #12]
 8000be2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000be4:	bf00      	nop
 8000be6:	37b0      	adds	r7, #176	; 0xb0
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	40005400 	.word	0x40005400
 8000bf0:	40021000 	.word	0x40021000
 8000bf4:	48000400 	.word	0x48000400

08000bf8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bfc:	f000 fb4d 	bl	800129a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c00:	f000 f816 	bl	8000c30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c04:	f7ff fea4 	bl	8000950 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000c08:	f000 fa22 	bl	8001050 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000c0c:	f000 fa90 	bl	8001130 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000c10:	f7ff ff54 	bl	8000abc <MX_I2C1_Init>
  MX_SPI2_Init();
 8000c14:	f000 f884 	bl	8000d20 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  Tx_Init();
 8000c18:	f7ff fe50 	bl	80008bc <Tx_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Tx_loop(TX_BUF);
 8000c1c:	4803      	ldr	r0, [pc, #12]	; (8000c2c <main+0x34>)
 8000c1e:	f7ff fe5d 	bl	80008dc <Tx_loop>
	  HAL_Delay(1000);
 8000c22:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c26:	f000 fbad 	bl	8001384 <HAL_Delay>
	  Tx_loop(TX_BUF);
 8000c2a:	e7f7      	b.n	8000c1c <main+0x24>
 8000c2c:	20000000 	.word	0x20000000

08000c30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b096      	sub	sp, #88	; 0x58
 8000c34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c36:	f107 0314 	add.w	r3, r7, #20
 8000c3a:	2244      	movs	r2, #68	; 0x44
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f004 fcbc 	bl	80055bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c44:	463b      	mov	r3, r7
 8000c46:	2200      	movs	r2, #0
 8000c48:	601a      	str	r2, [r3, #0]
 8000c4a:	605a      	str	r2, [r3, #4]
 8000c4c:	609a      	str	r2, [r3, #8]
 8000c4e:	60da      	str	r2, [r3, #12]
 8000c50:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c52:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000c56:	f000 fffd 	bl	8001c54 <HAL_PWREx_ControlVoltageScaling>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d001      	beq.n	8000c64 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000c60:	f000 f835 	bl	8000cce <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c64:	2301      	movs	r3, #1
 8000c66:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c68:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c6c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c6e:	2302      	movs	r3, #2
 8000c70:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c72:	2303      	movs	r3, #3
 8000c74:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000c76:	2301      	movs	r3, #1
 8000c78:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 8000c7a:	2314      	movs	r3, #20
 8000c7c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000c7e:	2307      	movs	r3, #7
 8000c80:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c82:	2302      	movs	r3, #2
 8000c84:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c86:	2302      	movs	r3, #2
 8000c88:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c8a:	f107 0314 	add.w	r3, r7, #20
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f001 f836 	bl	8001d00 <HAL_RCC_OscConfig>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000c9a:	f000 f818 	bl	8000cce <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c9e:	230f      	movs	r3, #15
 8000ca0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ca2:	2303      	movs	r3, #3
 8000ca4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000caa:	2300      	movs	r3, #0
 8000cac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000cb2:	463b      	mov	r3, r7
 8000cb4:	2104      	movs	r1, #4
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f001 fbfe 	bl	80024b8 <HAL_RCC_ClockConfig>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000cc2:	f000 f804 	bl	8000cce <Error_Handler>
  }
}
 8000cc6:	bf00      	nop
 8000cc8:	3758      	adds	r7, #88	; 0x58
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cce:	b480      	push	{r7}
 8000cd0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cd2:	b672      	cpsid	i
}
 8000cd4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cd6:	e7fe      	b.n	8000cd6 <Error_Handler+0x8>

08000cd8 <__io_putchar>:
#include "printf.h"

PUTCHAR_PROTOTYPE
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000ce0:	1d39      	adds	r1, r7, #4
 8000ce2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	4803      	ldr	r0, [pc, #12]	; (8000cf8 <__io_putchar+0x20>)
 8000cea:	f003 fe6f 	bl	80049cc <HAL_UART_Transmit>

    return ch;
 8000cee:	687b      	ldr	r3, [r7, #4]
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	200001ac 	.word	0x200001ac

08000cfc <__io_getchar>:

GETCHAR_PROTOTYPE
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
  int ch;

  HAL_UART_Receive(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000d02:	1d39      	adds	r1, r7, #4
 8000d04:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d08:	2201      	movs	r2, #1
 8000d0a:	4804      	ldr	r0, [pc, #16]	; (8000d1c <__io_getchar+0x20>)
 8000d0c:	f003 fef2 	bl	8004af4 <HAL_UART_Receive>
  return ch;
 8000d10:	687b      	ldr	r3, [r7, #4]
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	200001ac 	.word	0x200001ac

08000d20 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000d24:	4b1b      	ldr	r3, [pc, #108]	; (8000d94 <MX_SPI2_Init+0x74>)
 8000d26:	4a1c      	ldr	r2, [pc, #112]	; (8000d98 <MX_SPI2_Init+0x78>)
 8000d28:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000d2a:	4b1a      	ldr	r3, [pc, #104]	; (8000d94 <MX_SPI2_Init+0x74>)
 8000d2c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000d30:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000d32:	4b18      	ldr	r3, [pc, #96]	; (8000d94 <MX_SPI2_Init+0x74>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000d38:	4b16      	ldr	r3, [pc, #88]	; (8000d94 <MX_SPI2_Init+0x74>)
 8000d3a:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000d3e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d40:	4b14      	ldr	r3, [pc, #80]	; (8000d94 <MX_SPI2_Init+0x74>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d46:	4b13      	ldr	r3, [pc, #76]	; (8000d94 <MX_SPI2_Init+0x74>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000d4c:	4b11      	ldr	r3, [pc, #68]	; (8000d94 <MX_SPI2_Init+0x74>)
 8000d4e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d52:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000d54:	4b0f      	ldr	r3, [pc, #60]	; (8000d94 <MX_SPI2_Init+0x74>)
 8000d56:	2228      	movs	r2, #40	; 0x28
 8000d58:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d5a:	4b0e      	ldr	r3, [pc, #56]	; (8000d94 <MX_SPI2_Init+0x74>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d60:	4b0c      	ldr	r3, [pc, #48]	; (8000d94 <MX_SPI2_Init+0x74>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d66:	4b0b      	ldr	r3, [pc, #44]	; (8000d94 <MX_SPI2_Init+0x74>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000d6c:	4b09      	ldr	r3, [pc, #36]	; (8000d94 <MX_SPI2_Init+0x74>)
 8000d6e:	2207      	movs	r2, #7
 8000d70:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d72:	4b08      	ldr	r3, [pc, #32]	; (8000d94 <MX_SPI2_Init+0x74>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d78:	4b06      	ldr	r3, [pc, #24]	; (8000d94 <MX_SPI2_Init+0x74>)
 8000d7a:	2208      	movs	r2, #8
 8000d7c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000d7e:	4805      	ldr	r0, [pc, #20]	; (8000d94 <MX_SPI2_Init+0x74>)
 8000d80:	f002 fa7a 	bl	8003278 <HAL_SPI_Init>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d001      	beq.n	8000d8e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000d8a:	f7ff ffa0 	bl	8000cce <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000d8e:	bf00      	nop
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	200000f8 	.word	0x200000f8
 8000d98:	40003800 	.word	0x40003800

08000d9c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b08a      	sub	sp, #40	; 0x28
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da4:	f107 0314 	add.w	r3, r7, #20
 8000da8:	2200      	movs	r2, #0
 8000daa:	601a      	str	r2, [r3, #0]
 8000dac:	605a      	str	r2, [r3, #4]
 8000dae:	609a      	str	r2, [r3, #8]
 8000db0:	60da      	str	r2, [r3, #12]
 8000db2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a17      	ldr	r2, [pc, #92]	; (8000e18 <HAL_SPI_MspInit+0x7c>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d128      	bne.n	8000e10 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000dbe:	4b17      	ldr	r3, [pc, #92]	; (8000e1c <HAL_SPI_MspInit+0x80>)
 8000dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dc2:	4a16      	ldr	r2, [pc, #88]	; (8000e1c <HAL_SPI_MspInit+0x80>)
 8000dc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000dc8:	6593      	str	r3, [r2, #88]	; 0x58
 8000dca:	4b14      	ldr	r3, [pc, #80]	; (8000e1c <HAL_SPI_MspInit+0x80>)
 8000dcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000dd2:	613b      	str	r3, [r7, #16]
 8000dd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dd6:	4b11      	ldr	r3, [pc, #68]	; (8000e1c <HAL_SPI_MspInit+0x80>)
 8000dd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dda:	4a10      	ldr	r2, [pc, #64]	; (8000e1c <HAL_SPI_MspInit+0x80>)
 8000ddc:	f043 0302 	orr.w	r3, r3, #2
 8000de0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000de2:	4b0e      	ldr	r3, [pc, #56]	; (8000e1c <HAL_SPI_MspInit+0x80>)
 8000de4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000de6:	f003 0302 	and.w	r3, r3, #2
 8000dea:	60fb      	str	r3, [r7, #12]
 8000dec:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000dee:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000df2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df4:	2302      	movs	r3, #2
 8000df6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dfc:	2303      	movs	r3, #3
 8000dfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000e00:	2305      	movs	r3, #5
 8000e02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e04:	f107 0314 	add.w	r3, r7, #20
 8000e08:	4619      	mov	r1, r3
 8000e0a:	4805      	ldr	r0, [pc, #20]	; (8000e20 <HAL_SPI_MspInit+0x84>)
 8000e0c:	f000 fbf0 	bl	80015f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000e10:	bf00      	nop
 8000e12:	3728      	adds	r7, #40	; 0x28
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	40003800 	.word	0x40003800
 8000e1c:	40021000 	.word	0x40021000
 8000e20:	48000400 	.word	0x48000400

08000e24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e2a:	4b0f      	ldr	r3, [pc, #60]	; (8000e68 <HAL_MspInit+0x44>)
 8000e2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e2e:	4a0e      	ldr	r2, [pc, #56]	; (8000e68 <HAL_MspInit+0x44>)
 8000e30:	f043 0301 	orr.w	r3, r3, #1
 8000e34:	6613      	str	r3, [r2, #96]	; 0x60
 8000e36:	4b0c      	ldr	r3, [pc, #48]	; (8000e68 <HAL_MspInit+0x44>)
 8000e38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e3a:	f003 0301 	and.w	r3, r3, #1
 8000e3e:	607b      	str	r3, [r7, #4]
 8000e40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e42:	4b09      	ldr	r3, [pc, #36]	; (8000e68 <HAL_MspInit+0x44>)
 8000e44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e46:	4a08      	ldr	r2, [pc, #32]	; (8000e68 <HAL_MspInit+0x44>)
 8000e48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e4c:	6593      	str	r3, [r2, #88]	; 0x58
 8000e4e:	4b06      	ldr	r3, [pc, #24]	; (8000e68 <HAL_MspInit+0x44>)
 8000e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e56:	603b      	str	r3, [r7, #0]
 8000e58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e5a:	bf00      	nop
 8000e5c:	370c      	adds	r7, #12
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop
 8000e68:	40021000 	.word	0x40021000

08000e6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e70:	e7fe      	b.n	8000e70 <NMI_Handler+0x4>

08000e72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e72:	b480      	push	{r7}
 8000e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e76:	e7fe      	b.n	8000e76 <HardFault_Handler+0x4>

08000e78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e7c:	e7fe      	b.n	8000e7c <MemManage_Handler+0x4>

08000e7e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e7e:	b480      	push	{r7}
 8000e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e82:	e7fe      	b.n	8000e82 <BusFault_Handler+0x4>

08000e84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e88:	e7fe      	b.n	8000e88 <UsageFault_Handler+0x4>

08000e8a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e8a:	b480      	push	{r7}
 8000e8c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e8e:	bf00      	nop
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr

08000e98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e9c:	bf00      	nop
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr

08000ea6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ea6:	b480      	push	{r7}
 8000ea8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eaa:	bf00      	nop
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr

08000eb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000eb8:	f000 fa44 	bl	8001344 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ebc:	bf00      	nop
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000ec4:	4802      	ldr	r0, [pc, #8]	; (8000ed0 <TIM2_IRQHandler+0x10>)
 8000ec6:	f003 f93e 	bl	8004146 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	20000160 	.word	0x20000160

08000ed4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Pin);
 8000ed8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000edc:	f000 fd62 	bl	80019a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000ee0:	bf00      	nop
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b086      	sub	sp, #24
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	617b      	str	r3, [r7, #20]
 8000ef4:	e00a      	b.n	8000f0c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ef6:	f7ff ff01 	bl	8000cfc <__io_getchar>
 8000efa:	4601      	mov	r1, r0
 8000efc:	68bb      	ldr	r3, [r7, #8]
 8000efe:	1c5a      	adds	r2, r3, #1
 8000f00:	60ba      	str	r2, [r7, #8]
 8000f02:	b2ca      	uxtb	r2, r1
 8000f04:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	3301      	adds	r3, #1
 8000f0a:	617b      	str	r3, [r7, #20]
 8000f0c:	697a      	ldr	r2, [r7, #20]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	429a      	cmp	r2, r3
 8000f12:	dbf0      	blt.n	8000ef6 <_read+0x12>
  }

  return len;
 8000f14:	687b      	ldr	r3, [r7, #4]
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3718      	adds	r7, #24
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	b086      	sub	sp, #24
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	60f8      	str	r0, [r7, #12]
 8000f26:	60b9      	str	r1, [r7, #8]
 8000f28:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	617b      	str	r3, [r7, #20]
 8000f2e:	e009      	b.n	8000f44 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	1c5a      	adds	r2, r3, #1
 8000f34:	60ba      	str	r2, [r7, #8]
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f7ff fecd 	bl	8000cd8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	3301      	adds	r3, #1
 8000f42:	617b      	str	r3, [r7, #20]
 8000f44:	697a      	ldr	r2, [r7, #20]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	dbf1      	blt.n	8000f30 <_write+0x12>
  }
  return len;
 8000f4c:	687b      	ldr	r3, [r7, #4]
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3718      	adds	r7, #24
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <_close>:

int _close(int file)
{
 8000f56:	b480      	push	{r7}
 8000f58:	b083      	sub	sp, #12
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	370c      	adds	r7, #12
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr

08000f6e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f6e:	b480      	push	{r7}
 8000f70:	b083      	sub	sp, #12
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	6078      	str	r0, [r7, #4]
 8000f76:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f7e:	605a      	str	r2, [r3, #4]
  return 0;
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr

08000f8e <_isatty>:

int _isatty(int file)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	b083      	sub	sp, #12
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f96:	2301      	movs	r3, #1
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	370c      	adds	r7, #12
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr

08000fa4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b085      	sub	sp, #20
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	60f8      	str	r0, [r7, #12]
 8000fac:	60b9      	str	r1, [r7, #8]
 8000fae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000fb0:	2300      	movs	r3, #0
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3714      	adds	r7, #20
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
	...

08000fc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b086      	sub	sp, #24
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fc8:	4a14      	ldr	r2, [pc, #80]	; (800101c <_sbrk+0x5c>)
 8000fca:	4b15      	ldr	r3, [pc, #84]	; (8001020 <_sbrk+0x60>)
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fd4:	4b13      	ldr	r3, [pc, #76]	; (8001024 <_sbrk+0x64>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d102      	bne.n	8000fe2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fdc:	4b11      	ldr	r3, [pc, #68]	; (8001024 <_sbrk+0x64>)
 8000fde:	4a12      	ldr	r2, [pc, #72]	; (8001028 <_sbrk+0x68>)
 8000fe0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fe2:	4b10      	ldr	r3, [pc, #64]	; (8001024 <_sbrk+0x64>)
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4413      	add	r3, r2
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d207      	bcs.n	8001000 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ff0:	f004 faba 	bl	8005568 <__errno>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	220c      	movs	r2, #12
 8000ff8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ffa:	f04f 33ff 	mov.w	r3, #4294967295
 8000ffe:	e009      	b.n	8001014 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001000:	4b08      	ldr	r3, [pc, #32]	; (8001024 <_sbrk+0x64>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001006:	4b07      	ldr	r3, [pc, #28]	; (8001024 <_sbrk+0x64>)
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4413      	add	r3, r2
 800100e:	4a05      	ldr	r2, [pc, #20]	; (8001024 <_sbrk+0x64>)
 8001010:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001012:	68fb      	ldr	r3, [r7, #12]
}
 8001014:	4618      	mov	r0, r3
 8001016:	3718      	adds	r7, #24
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	20018000 	.word	0x20018000
 8001020:	00000400 	.word	0x00000400
 8001024:	2000015c 	.word	0x2000015c
 8001028:	20000248 	.word	0x20000248

0800102c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001030:	4b06      	ldr	r3, [pc, #24]	; (800104c <SystemInit+0x20>)
 8001032:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001036:	4a05      	ldr	r2, [pc, #20]	; (800104c <SystemInit+0x20>)
 8001038:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800103c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	e000ed00 	.word	0xe000ed00

08001050 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b088      	sub	sp, #32
 8001054:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001056:	f107 0310 	add.w	r3, r7, #16
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001064:	1d3b      	adds	r3, r7, #4
 8001066:	2200      	movs	r2, #0
 8001068:	601a      	str	r2, [r3, #0]
 800106a:	605a      	str	r2, [r3, #4]
 800106c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800106e:	4b1d      	ldr	r3, [pc, #116]	; (80010e4 <MX_TIM2_Init+0x94>)
 8001070:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001074:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8001076:	4b1b      	ldr	r3, [pc, #108]	; (80010e4 <MX_TIM2_Init+0x94>)
 8001078:	224f      	movs	r2, #79	; 0x4f
 800107a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 800107c:	4b19      	ldr	r3, [pc, #100]	; (80010e4 <MX_TIM2_Init+0x94>)
 800107e:	2210      	movs	r2, #16
 8001080:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2;
 8001082:	4b18      	ldr	r3, [pc, #96]	; (80010e4 <MX_TIM2_Init+0x94>)
 8001084:	2202      	movs	r2, #2
 8001086:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001088:	4b16      	ldr	r3, [pc, #88]	; (80010e4 <MX_TIM2_Init+0x94>)
 800108a:	2200      	movs	r2, #0
 800108c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800108e:	4b15      	ldr	r3, [pc, #84]	; (80010e4 <MX_TIM2_Init+0x94>)
 8001090:	2200      	movs	r2, #0
 8001092:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001094:	4813      	ldr	r0, [pc, #76]	; (80010e4 <MX_TIM2_Init+0x94>)
 8001096:	f002 ffff 	bl	8004098 <HAL_TIM_Base_Init>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80010a0:	f7ff fe15 	bl	8000cce <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010a8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010aa:	f107 0310 	add.w	r3, r7, #16
 80010ae:	4619      	mov	r1, r3
 80010b0:	480c      	ldr	r0, [pc, #48]	; (80010e4 <MX_TIM2_Init+0x94>)
 80010b2:	f003 f967 	bl	8004384 <HAL_TIM_ConfigClockSource>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80010bc:	f7ff fe07 	bl	8000cce <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010c0:	2300      	movs	r3, #0
 80010c2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010c4:	2300      	movs	r3, #0
 80010c6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010c8:	1d3b      	adds	r3, r7, #4
 80010ca:	4619      	mov	r1, r3
 80010cc:	4805      	ldr	r0, [pc, #20]	; (80010e4 <MX_TIM2_Init+0x94>)
 80010ce:	f003 fb89 	bl	80047e4 <HAL_TIMEx_MasterConfigSynchronization>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80010d8:	f7ff fdf9 	bl	8000cce <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010dc:	bf00      	nop
 80010de:	3720      	adds	r7, #32
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20000160 	.word	0x20000160

080010e8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010f8:	d113      	bne.n	8001122 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010fa:	4b0c      	ldr	r3, [pc, #48]	; (800112c <HAL_TIM_Base_MspInit+0x44>)
 80010fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010fe:	4a0b      	ldr	r2, [pc, #44]	; (800112c <HAL_TIM_Base_MspInit+0x44>)
 8001100:	f043 0301 	orr.w	r3, r3, #1
 8001104:	6593      	str	r3, [r2, #88]	; 0x58
 8001106:	4b09      	ldr	r3, [pc, #36]	; (800112c <HAL_TIM_Base_MspInit+0x44>)
 8001108:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800110a:	f003 0301 	and.w	r3, r3, #1
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001112:	2200      	movs	r2, #0
 8001114:	2100      	movs	r1, #0
 8001116:	201c      	movs	r0, #28
 8001118:	f000 fa33 	bl	8001582 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800111c:	201c      	movs	r0, #28
 800111e:	f000 fa4c 	bl	80015ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001122:	bf00      	nop
 8001124:	3710      	adds	r7, #16
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	40021000 	.word	0x40021000

08001130 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001134:	4b14      	ldr	r3, [pc, #80]	; (8001188 <MX_USART2_UART_Init+0x58>)
 8001136:	4a15      	ldr	r2, [pc, #84]	; (800118c <MX_USART2_UART_Init+0x5c>)
 8001138:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800113a:	4b13      	ldr	r3, [pc, #76]	; (8001188 <MX_USART2_UART_Init+0x58>)
 800113c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001140:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001142:	4b11      	ldr	r3, [pc, #68]	; (8001188 <MX_USART2_UART_Init+0x58>)
 8001144:	2200      	movs	r2, #0
 8001146:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001148:	4b0f      	ldr	r3, [pc, #60]	; (8001188 <MX_USART2_UART_Init+0x58>)
 800114a:	2200      	movs	r2, #0
 800114c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800114e:	4b0e      	ldr	r3, [pc, #56]	; (8001188 <MX_USART2_UART_Init+0x58>)
 8001150:	2200      	movs	r2, #0
 8001152:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001154:	4b0c      	ldr	r3, [pc, #48]	; (8001188 <MX_USART2_UART_Init+0x58>)
 8001156:	220c      	movs	r2, #12
 8001158:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800115a:	4b0b      	ldr	r3, [pc, #44]	; (8001188 <MX_USART2_UART_Init+0x58>)
 800115c:	2200      	movs	r2, #0
 800115e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001160:	4b09      	ldr	r3, [pc, #36]	; (8001188 <MX_USART2_UART_Init+0x58>)
 8001162:	2200      	movs	r2, #0
 8001164:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001166:	4b08      	ldr	r3, [pc, #32]	; (8001188 <MX_USART2_UART_Init+0x58>)
 8001168:	2200      	movs	r2, #0
 800116a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800116c:	4b06      	ldr	r3, [pc, #24]	; (8001188 <MX_USART2_UART_Init+0x58>)
 800116e:	2200      	movs	r2, #0
 8001170:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001172:	4805      	ldr	r0, [pc, #20]	; (8001188 <MX_USART2_UART_Init+0x58>)
 8001174:	f003 fbdc 	bl	8004930 <HAL_UART_Init>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800117e:	f7ff fda6 	bl	8000cce <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	200001ac 	.word	0x200001ac
 800118c:	40004400 	.word	0x40004400

08001190 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b0ac      	sub	sp, #176	; 0xb0
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001198:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	60da      	str	r2, [r3, #12]
 80011a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011a8:	f107 0314 	add.w	r3, r7, #20
 80011ac:	2288      	movs	r2, #136	; 0x88
 80011ae:	2100      	movs	r1, #0
 80011b0:	4618      	mov	r0, r3
 80011b2:	f004 fa03 	bl	80055bc <memset>
  if(uartHandle->Instance==USART2)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a21      	ldr	r2, [pc, #132]	; (8001240 <HAL_UART_MspInit+0xb0>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d13b      	bne.n	8001238 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80011c0:	2302      	movs	r3, #2
 80011c2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80011c4:	2300      	movs	r3, #0
 80011c6:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011c8:	f107 0314 	add.w	r3, r7, #20
 80011cc:	4618      	mov	r0, r3
 80011ce:	f001 fb97 	bl	8002900 <HAL_RCCEx_PeriphCLKConfig>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80011d8:	f7ff fd79 	bl	8000cce <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011dc:	4b19      	ldr	r3, [pc, #100]	; (8001244 <HAL_UART_MspInit+0xb4>)
 80011de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011e0:	4a18      	ldr	r2, [pc, #96]	; (8001244 <HAL_UART_MspInit+0xb4>)
 80011e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011e6:	6593      	str	r3, [r2, #88]	; 0x58
 80011e8:	4b16      	ldr	r3, [pc, #88]	; (8001244 <HAL_UART_MspInit+0xb4>)
 80011ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011f0:	613b      	str	r3, [r7, #16]
 80011f2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f4:	4b13      	ldr	r3, [pc, #76]	; (8001244 <HAL_UART_MspInit+0xb4>)
 80011f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011f8:	4a12      	ldr	r2, [pc, #72]	; (8001244 <HAL_UART_MspInit+0xb4>)
 80011fa:	f043 0301 	orr.w	r3, r3, #1
 80011fe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001200:	4b10      	ldr	r3, [pc, #64]	; (8001244 <HAL_UART_MspInit+0xb4>)
 8001202:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001204:	f003 0301 	and.w	r3, r3, #1
 8001208:	60fb      	str	r3, [r7, #12]
 800120a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800120c:	230c      	movs	r3, #12
 800120e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001212:	2302      	movs	r3, #2
 8001214:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001218:	2300      	movs	r3, #0
 800121a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800121e:	2303      	movs	r3, #3
 8001220:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001224:	2307      	movs	r3, #7
 8001226:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800122e:	4619      	mov	r1, r3
 8001230:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001234:	f000 f9dc 	bl	80015f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001238:	bf00      	nop
 800123a:	37b0      	adds	r7, #176	; 0xb0
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40004400 	.word	0x40004400
 8001244:	40021000 	.word	0x40021000

08001248 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001248:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001280 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800124c:	f7ff feee 	bl	800102c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001250:	480c      	ldr	r0, [pc, #48]	; (8001284 <LoopForever+0x6>)
  ldr r1, =_edata
 8001252:	490d      	ldr	r1, [pc, #52]	; (8001288 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001254:	4a0d      	ldr	r2, [pc, #52]	; (800128c <LoopForever+0xe>)
  movs r3, #0
 8001256:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001258:	e002      	b.n	8001260 <LoopCopyDataInit>

0800125a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800125a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800125c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800125e:	3304      	adds	r3, #4

08001260 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001260:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001262:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001264:	d3f9      	bcc.n	800125a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001266:	4a0a      	ldr	r2, [pc, #40]	; (8001290 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001268:	4c0a      	ldr	r4, [pc, #40]	; (8001294 <LoopForever+0x16>)
  movs r3, #0
 800126a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800126c:	e001      	b.n	8001272 <LoopFillZerobss>

0800126e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800126e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001270:	3204      	adds	r2, #4

08001272 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001272:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001274:	d3fb      	bcc.n	800126e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001276:	f004 f97d 	bl	8005574 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800127a:	f7ff fcbd 	bl	8000bf8 <main>

0800127e <LoopForever>:

LoopForever:
    b LoopForever
 800127e:	e7fe      	b.n	800127e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001280:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001284:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001288:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 800128c:	080067a8 	.word	0x080067a8
  ldr r2, =_sbss
 8001290:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8001294:	20000244 	.word	0x20000244

08001298 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001298:	e7fe      	b.n	8001298 <ADC1_2_IRQHandler>

0800129a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800129a:	b580      	push	{r7, lr}
 800129c:	b082      	sub	sp, #8
 800129e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012a0:	2300      	movs	r3, #0
 80012a2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012a4:	2003      	movs	r0, #3
 80012a6:	f000 f961 	bl	800156c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012aa:	2000      	movs	r0, #0
 80012ac:	f000 f80e 	bl	80012cc <HAL_InitTick>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d002      	beq.n	80012bc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	71fb      	strb	r3, [r7, #7]
 80012ba:	e001      	b.n	80012c0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80012bc:	f7ff fdb2 	bl	8000e24 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012c0:	79fb      	ldrb	r3, [r7, #7]
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
	...

080012cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80012d4:	2300      	movs	r3, #0
 80012d6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80012d8:	4b17      	ldr	r3, [pc, #92]	; (8001338 <HAL_InitTick+0x6c>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d023      	beq.n	8001328 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80012e0:	4b16      	ldr	r3, [pc, #88]	; (800133c <HAL_InitTick+0x70>)
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	4b14      	ldr	r3, [pc, #80]	; (8001338 <HAL_InitTick+0x6c>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	4619      	mov	r1, r3
 80012ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80012f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80012f6:	4618      	mov	r0, r3
 80012f8:	f000 f96d 	bl	80015d6 <HAL_SYSTICK_Config>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d10f      	bne.n	8001322 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2b0f      	cmp	r3, #15
 8001306:	d809      	bhi.n	800131c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001308:	2200      	movs	r2, #0
 800130a:	6879      	ldr	r1, [r7, #4]
 800130c:	f04f 30ff 	mov.w	r0, #4294967295
 8001310:	f000 f937 	bl	8001582 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001314:	4a0a      	ldr	r2, [pc, #40]	; (8001340 <HAL_InitTick+0x74>)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6013      	str	r3, [r2, #0]
 800131a:	e007      	b.n	800132c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800131c:	2301      	movs	r3, #1
 800131e:	73fb      	strb	r3, [r7, #15]
 8001320:	e004      	b.n	800132c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	73fb      	strb	r3, [r7, #15]
 8001326:	e001      	b.n	800132c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001328:	2301      	movs	r3, #1
 800132a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800132c:	7bfb      	ldrb	r3, [r7, #15]
}
 800132e:	4618      	mov	r0, r3
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20000020 	.word	0x20000020
 800133c:	20000018 	.word	0x20000018
 8001340:	2000001c 	.word	0x2000001c

08001344 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001348:	4b06      	ldr	r3, [pc, #24]	; (8001364 <HAL_IncTick+0x20>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	461a      	mov	r2, r3
 800134e:	4b06      	ldr	r3, [pc, #24]	; (8001368 <HAL_IncTick+0x24>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4413      	add	r3, r2
 8001354:	4a04      	ldr	r2, [pc, #16]	; (8001368 <HAL_IncTick+0x24>)
 8001356:	6013      	str	r3, [r2, #0]
}
 8001358:	bf00      	nop
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	20000020 	.word	0x20000020
 8001368:	20000230 	.word	0x20000230

0800136c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  return uwTick;
 8001370:	4b03      	ldr	r3, [pc, #12]	; (8001380 <HAL_GetTick+0x14>)
 8001372:	681b      	ldr	r3, [r3, #0]
}
 8001374:	4618      	mov	r0, r3
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	20000230 	.word	0x20000230

08001384 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800138c:	f7ff ffee 	bl	800136c <HAL_GetTick>
 8001390:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800139c:	d005      	beq.n	80013aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800139e:	4b0a      	ldr	r3, [pc, #40]	; (80013c8 <HAL_Delay+0x44>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	461a      	mov	r2, r3
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	4413      	add	r3, r2
 80013a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013aa:	bf00      	nop
 80013ac:	f7ff ffde 	bl	800136c <HAL_GetTick>
 80013b0:	4602      	mov	r2, r0
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	68fa      	ldr	r2, [r7, #12]
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d8f7      	bhi.n	80013ac <HAL_Delay+0x28>
  {
  }
}
 80013bc:	bf00      	nop
 80013be:	bf00      	nop
 80013c0:	3710      	adds	r7, #16
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	20000020 	.word	0x20000020

080013cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b085      	sub	sp, #20
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f003 0307 	and.w	r3, r3, #7
 80013da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013dc:	4b0c      	ldr	r3, [pc, #48]	; (8001410 <__NVIC_SetPriorityGrouping+0x44>)
 80013de:	68db      	ldr	r3, [r3, #12]
 80013e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013e2:	68ba      	ldr	r2, [r7, #8]
 80013e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013e8:	4013      	ands	r3, r2
 80013ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013fe:	4a04      	ldr	r2, [pc, #16]	; (8001410 <__NVIC_SetPriorityGrouping+0x44>)
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	60d3      	str	r3, [r2, #12]
}
 8001404:	bf00      	nop
 8001406:	3714      	adds	r7, #20
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr
 8001410:	e000ed00 	.word	0xe000ed00

08001414 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001418:	4b04      	ldr	r3, [pc, #16]	; (800142c <__NVIC_GetPriorityGrouping+0x18>)
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	0a1b      	lsrs	r3, r3, #8
 800141e:	f003 0307 	and.w	r3, r3, #7
}
 8001422:	4618      	mov	r0, r3
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr
 800142c:	e000ed00 	.word	0xe000ed00

08001430 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	4603      	mov	r3, r0
 8001438:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800143a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800143e:	2b00      	cmp	r3, #0
 8001440:	db0b      	blt.n	800145a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001442:	79fb      	ldrb	r3, [r7, #7]
 8001444:	f003 021f 	and.w	r2, r3, #31
 8001448:	4907      	ldr	r1, [pc, #28]	; (8001468 <__NVIC_EnableIRQ+0x38>)
 800144a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144e:	095b      	lsrs	r3, r3, #5
 8001450:	2001      	movs	r0, #1
 8001452:	fa00 f202 	lsl.w	r2, r0, r2
 8001456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800145a:	bf00      	nop
 800145c:	370c      	adds	r7, #12
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	e000e100 	.word	0xe000e100

0800146c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	6039      	str	r1, [r7, #0]
 8001476:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001478:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147c:	2b00      	cmp	r3, #0
 800147e:	db0a      	blt.n	8001496 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	b2da      	uxtb	r2, r3
 8001484:	490c      	ldr	r1, [pc, #48]	; (80014b8 <__NVIC_SetPriority+0x4c>)
 8001486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148a:	0112      	lsls	r2, r2, #4
 800148c:	b2d2      	uxtb	r2, r2
 800148e:	440b      	add	r3, r1
 8001490:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001494:	e00a      	b.n	80014ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	b2da      	uxtb	r2, r3
 800149a:	4908      	ldr	r1, [pc, #32]	; (80014bc <__NVIC_SetPriority+0x50>)
 800149c:	79fb      	ldrb	r3, [r7, #7]
 800149e:	f003 030f 	and.w	r3, r3, #15
 80014a2:	3b04      	subs	r3, #4
 80014a4:	0112      	lsls	r2, r2, #4
 80014a6:	b2d2      	uxtb	r2, r2
 80014a8:	440b      	add	r3, r1
 80014aa:	761a      	strb	r2, [r3, #24]
}
 80014ac:	bf00      	nop
 80014ae:	370c      	adds	r7, #12
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr
 80014b8:	e000e100 	.word	0xe000e100
 80014bc:	e000ed00 	.word	0xe000ed00

080014c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b089      	sub	sp, #36	; 0x24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	60b9      	str	r1, [r7, #8]
 80014ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	f003 0307 	and.w	r3, r3, #7
 80014d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014d4:	69fb      	ldr	r3, [r7, #28]
 80014d6:	f1c3 0307 	rsb	r3, r3, #7
 80014da:	2b04      	cmp	r3, #4
 80014dc:	bf28      	it	cs
 80014de:	2304      	movcs	r3, #4
 80014e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	3304      	adds	r3, #4
 80014e6:	2b06      	cmp	r3, #6
 80014e8:	d902      	bls.n	80014f0 <NVIC_EncodePriority+0x30>
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	3b03      	subs	r3, #3
 80014ee:	e000      	b.n	80014f2 <NVIC_EncodePriority+0x32>
 80014f0:	2300      	movs	r3, #0
 80014f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f4:	f04f 32ff 	mov.w	r2, #4294967295
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	fa02 f303 	lsl.w	r3, r2, r3
 80014fe:	43da      	mvns	r2, r3
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	401a      	ands	r2, r3
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001508:	f04f 31ff 	mov.w	r1, #4294967295
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	fa01 f303 	lsl.w	r3, r1, r3
 8001512:	43d9      	mvns	r1, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001518:	4313      	orrs	r3, r2
         );
}
 800151a:	4618      	mov	r0, r3
 800151c:	3724      	adds	r7, #36	; 0x24
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
	...

08001528 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	3b01      	subs	r3, #1
 8001534:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001538:	d301      	bcc.n	800153e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800153a:	2301      	movs	r3, #1
 800153c:	e00f      	b.n	800155e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800153e:	4a0a      	ldr	r2, [pc, #40]	; (8001568 <SysTick_Config+0x40>)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	3b01      	subs	r3, #1
 8001544:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001546:	210f      	movs	r1, #15
 8001548:	f04f 30ff 	mov.w	r0, #4294967295
 800154c:	f7ff ff8e 	bl	800146c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001550:	4b05      	ldr	r3, [pc, #20]	; (8001568 <SysTick_Config+0x40>)
 8001552:	2200      	movs	r2, #0
 8001554:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001556:	4b04      	ldr	r3, [pc, #16]	; (8001568 <SysTick_Config+0x40>)
 8001558:	2207      	movs	r2, #7
 800155a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800155c:	2300      	movs	r3, #0
}
 800155e:	4618      	mov	r0, r3
 8001560:	3708      	adds	r7, #8
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	e000e010 	.word	0xe000e010

0800156c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001574:	6878      	ldr	r0, [r7, #4]
 8001576:	f7ff ff29 	bl	80013cc <__NVIC_SetPriorityGrouping>
}
 800157a:	bf00      	nop
 800157c:	3708      	adds	r7, #8
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}

08001582 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001582:	b580      	push	{r7, lr}
 8001584:	b086      	sub	sp, #24
 8001586:	af00      	add	r7, sp, #0
 8001588:	4603      	mov	r3, r0
 800158a:	60b9      	str	r1, [r7, #8]
 800158c:	607a      	str	r2, [r7, #4]
 800158e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001590:	2300      	movs	r3, #0
 8001592:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001594:	f7ff ff3e 	bl	8001414 <__NVIC_GetPriorityGrouping>
 8001598:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800159a:	687a      	ldr	r2, [r7, #4]
 800159c:	68b9      	ldr	r1, [r7, #8]
 800159e:	6978      	ldr	r0, [r7, #20]
 80015a0:	f7ff ff8e 	bl	80014c0 <NVIC_EncodePriority>
 80015a4:	4602      	mov	r2, r0
 80015a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015aa:	4611      	mov	r1, r2
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7ff ff5d 	bl	800146c <__NVIC_SetPriority>
}
 80015b2:	bf00      	nop
 80015b4:	3718      	adds	r7, #24
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}

080015ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b082      	sub	sp, #8
 80015be:	af00      	add	r7, sp, #0
 80015c0:	4603      	mov	r3, r0
 80015c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7ff ff31 	bl	8001430 <__NVIC_EnableIRQ>
}
 80015ce:	bf00      	nop
 80015d0:	3708      	adds	r7, #8
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}

080015d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015d6:	b580      	push	{r7, lr}
 80015d8:	b082      	sub	sp, #8
 80015da:	af00      	add	r7, sp, #0
 80015dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f7ff ffa2 	bl	8001528 <SysTick_Config>
 80015e4:	4603      	mov	r3, r0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
	...

080015f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b087      	sub	sp, #28
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015fa:	2300      	movs	r3, #0
 80015fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015fe:	e17f      	b.n	8001900 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	2101      	movs	r1, #1
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	fa01 f303 	lsl.w	r3, r1, r3
 800160c:	4013      	ands	r3, r2
 800160e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	2b00      	cmp	r3, #0
 8001614:	f000 8171 	beq.w	80018fa <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f003 0303 	and.w	r3, r3, #3
 8001620:	2b01      	cmp	r3, #1
 8001622:	d005      	beq.n	8001630 <HAL_GPIO_Init+0x40>
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f003 0303 	and.w	r3, r3, #3
 800162c:	2b02      	cmp	r3, #2
 800162e:	d130      	bne.n	8001692 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	005b      	lsls	r3, r3, #1
 800163a:	2203      	movs	r2, #3
 800163c:	fa02 f303 	lsl.w	r3, r2, r3
 8001640:	43db      	mvns	r3, r3
 8001642:	693a      	ldr	r2, [r7, #16]
 8001644:	4013      	ands	r3, r2
 8001646:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	68da      	ldr	r2, [r3, #12]
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	005b      	lsls	r3, r3, #1
 8001650:	fa02 f303 	lsl.w	r3, r2, r3
 8001654:	693a      	ldr	r2, [r7, #16]
 8001656:	4313      	orrs	r3, r2
 8001658:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	693a      	ldr	r2, [r7, #16]
 800165e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001666:	2201      	movs	r2, #1
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	fa02 f303 	lsl.w	r3, r2, r3
 800166e:	43db      	mvns	r3, r3
 8001670:	693a      	ldr	r2, [r7, #16]
 8001672:	4013      	ands	r3, r2
 8001674:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	091b      	lsrs	r3, r3, #4
 800167c:	f003 0201 	and.w	r2, r3, #1
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	fa02 f303 	lsl.w	r3, r2, r3
 8001686:	693a      	ldr	r2, [r7, #16]
 8001688:	4313      	orrs	r3, r2
 800168a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	693a      	ldr	r2, [r7, #16]
 8001690:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f003 0303 	and.w	r3, r3, #3
 800169a:	2b03      	cmp	r3, #3
 800169c:	d118      	bne.n	80016d0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016a2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80016a4:	2201      	movs	r2, #1
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ac:	43db      	mvns	r3, r3
 80016ae:	693a      	ldr	r2, [r7, #16]
 80016b0:	4013      	ands	r3, r2
 80016b2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	08db      	lsrs	r3, r3, #3
 80016ba:	f003 0201 	and.w	r2, r3, #1
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	fa02 f303 	lsl.w	r3, r2, r3
 80016c4:	693a      	ldr	r2, [r7, #16]
 80016c6:	4313      	orrs	r3, r2
 80016c8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	693a      	ldr	r2, [r7, #16]
 80016ce:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f003 0303 	and.w	r3, r3, #3
 80016d8:	2b03      	cmp	r3, #3
 80016da:	d017      	beq.n	800170c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	68db      	ldr	r3, [r3, #12]
 80016e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	005b      	lsls	r3, r3, #1
 80016e6:	2203      	movs	r2, #3
 80016e8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ec:	43db      	mvns	r3, r3
 80016ee:	693a      	ldr	r2, [r7, #16]
 80016f0:	4013      	ands	r3, r2
 80016f2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	689a      	ldr	r2, [r3, #8]
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	005b      	lsls	r3, r3, #1
 80016fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001700:	693a      	ldr	r2, [r7, #16]
 8001702:	4313      	orrs	r3, r2
 8001704:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	693a      	ldr	r2, [r7, #16]
 800170a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f003 0303 	and.w	r3, r3, #3
 8001714:	2b02      	cmp	r3, #2
 8001716:	d123      	bne.n	8001760 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	08da      	lsrs	r2, r3, #3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	3208      	adds	r2, #8
 8001720:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001724:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	f003 0307 	and.w	r3, r3, #7
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	220f      	movs	r2, #15
 8001730:	fa02 f303 	lsl.w	r3, r2, r3
 8001734:	43db      	mvns	r3, r3
 8001736:	693a      	ldr	r2, [r7, #16]
 8001738:	4013      	ands	r3, r2
 800173a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	691a      	ldr	r2, [r3, #16]
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	f003 0307 	and.w	r3, r3, #7
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	fa02 f303 	lsl.w	r3, r2, r3
 800174c:	693a      	ldr	r2, [r7, #16]
 800174e:	4313      	orrs	r3, r2
 8001750:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	08da      	lsrs	r2, r3, #3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	3208      	adds	r2, #8
 800175a:	6939      	ldr	r1, [r7, #16]
 800175c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	2203      	movs	r2, #3
 800176c:	fa02 f303 	lsl.w	r3, r2, r3
 8001770:	43db      	mvns	r3, r3
 8001772:	693a      	ldr	r2, [r7, #16]
 8001774:	4013      	ands	r3, r2
 8001776:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f003 0203 	and.w	r2, r3, #3
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	005b      	lsls	r3, r3, #1
 8001784:	fa02 f303 	lsl.w	r3, r2, r3
 8001788:	693a      	ldr	r2, [r7, #16]
 800178a:	4313      	orrs	r3, r2
 800178c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	693a      	ldr	r2, [r7, #16]
 8001792:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800179c:	2b00      	cmp	r3, #0
 800179e:	f000 80ac 	beq.w	80018fa <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017a2:	4b5f      	ldr	r3, [pc, #380]	; (8001920 <HAL_GPIO_Init+0x330>)
 80017a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017a6:	4a5e      	ldr	r2, [pc, #376]	; (8001920 <HAL_GPIO_Init+0x330>)
 80017a8:	f043 0301 	orr.w	r3, r3, #1
 80017ac:	6613      	str	r3, [r2, #96]	; 0x60
 80017ae:	4b5c      	ldr	r3, [pc, #368]	; (8001920 <HAL_GPIO_Init+0x330>)
 80017b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017b2:	f003 0301 	and.w	r3, r3, #1
 80017b6:	60bb      	str	r3, [r7, #8]
 80017b8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80017ba:	4a5a      	ldr	r2, [pc, #360]	; (8001924 <HAL_GPIO_Init+0x334>)
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	089b      	lsrs	r3, r3, #2
 80017c0:	3302      	adds	r3, #2
 80017c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	f003 0303 	and.w	r3, r3, #3
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	220f      	movs	r2, #15
 80017d2:	fa02 f303 	lsl.w	r3, r2, r3
 80017d6:	43db      	mvns	r3, r3
 80017d8:	693a      	ldr	r2, [r7, #16]
 80017da:	4013      	ands	r3, r2
 80017dc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80017e4:	d025      	beq.n	8001832 <HAL_GPIO_Init+0x242>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	4a4f      	ldr	r2, [pc, #316]	; (8001928 <HAL_GPIO_Init+0x338>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d01f      	beq.n	800182e <HAL_GPIO_Init+0x23e>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4a4e      	ldr	r2, [pc, #312]	; (800192c <HAL_GPIO_Init+0x33c>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d019      	beq.n	800182a <HAL_GPIO_Init+0x23a>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a4d      	ldr	r2, [pc, #308]	; (8001930 <HAL_GPIO_Init+0x340>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d013      	beq.n	8001826 <HAL_GPIO_Init+0x236>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a4c      	ldr	r2, [pc, #304]	; (8001934 <HAL_GPIO_Init+0x344>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d00d      	beq.n	8001822 <HAL_GPIO_Init+0x232>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a4b      	ldr	r2, [pc, #300]	; (8001938 <HAL_GPIO_Init+0x348>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d007      	beq.n	800181e <HAL_GPIO_Init+0x22e>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4a4a      	ldr	r2, [pc, #296]	; (800193c <HAL_GPIO_Init+0x34c>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d101      	bne.n	800181a <HAL_GPIO_Init+0x22a>
 8001816:	2306      	movs	r3, #6
 8001818:	e00c      	b.n	8001834 <HAL_GPIO_Init+0x244>
 800181a:	2307      	movs	r3, #7
 800181c:	e00a      	b.n	8001834 <HAL_GPIO_Init+0x244>
 800181e:	2305      	movs	r3, #5
 8001820:	e008      	b.n	8001834 <HAL_GPIO_Init+0x244>
 8001822:	2304      	movs	r3, #4
 8001824:	e006      	b.n	8001834 <HAL_GPIO_Init+0x244>
 8001826:	2303      	movs	r3, #3
 8001828:	e004      	b.n	8001834 <HAL_GPIO_Init+0x244>
 800182a:	2302      	movs	r3, #2
 800182c:	e002      	b.n	8001834 <HAL_GPIO_Init+0x244>
 800182e:	2301      	movs	r3, #1
 8001830:	e000      	b.n	8001834 <HAL_GPIO_Init+0x244>
 8001832:	2300      	movs	r3, #0
 8001834:	697a      	ldr	r2, [r7, #20]
 8001836:	f002 0203 	and.w	r2, r2, #3
 800183a:	0092      	lsls	r2, r2, #2
 800183c:	4093      	lsls	r3, r2
 800183e:	693a      	ldr	r2, [r7, #16]
 8001840:	4313      	orrs	r3, r2
 8001842:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001844:	4937      	ldr	r1, [pc, #220]	; (8001924 <HAL_GPIO_Init+0x334>)
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	089b      	lsrs	r3, r3, #2
 800184a:	3302      	adds	r3, #2
 800184c:	693a      	ldr	r2, [r7, #16]
 800184e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001852:	4b3b      	ldr	r3, [pc, #236]	; (8001940 <HAL_GPIO_Init+0x350>)
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	43db      	mvns	r3, r3
 800185c:	693a      	ldr	r2, [r7, #16]
 800185e:	4013      	ands	r3, r2
 8001860:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d003      	beq.n	8001876 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800186e:	693a      	ldr	r2, [r7, #16]
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	4313      	orrs	r3, r2
 8001874:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001876:	4a32      	ldr	r2, [pc, #200]	; (8001940 <HAL_GPIO_Init+0x350>)
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800187c:	4b30      	ldr	r3, [pc, #192]	; (8001940 <HAL_GPIO_Init+0x350>)
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	43db      	mvns	r3, r3
 8001886:	693a      	ldr	r2, [r7, #16]
 8001888:	4013      	ands	r3, r2
 800188a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001894:	2b00      	cmp	r3, #0
 8001896:	d003      	beq.n	80018a0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001898:	693a      	ldr	r2, [r7, #16]
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	4313      	orrs	r3, r2
 800189e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80018a0:	4a27      	ldr	r2, [pc, #156]	; (8001940 <HAL_GPIO_Init+0x350>)
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80018a6:	4b26      	ldr	r3, [pc, #152]	; (8001940 <HAL_GPIO_Init+0x350>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	43db      	mvns	r3, r3
 80018b0:	693a      	ldr	r2, [r7, #16]
 80018b2:	4013      	ands	r3, r2
 80018b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d003      	beq.n	80018ca <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80018c2:	693a      	ldr	r2, [r7, #16]
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80018ca:	4a1d      	ldr	r2, [pc, #116]	; (8001940 <HAL_GPIO_Init+0x350>)
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80018d0:	4b1b      	ldr	r3, [pc, #108]	; (8001940 <HAL_GPIO_Init+0x350>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	43db      	mvns	r3, r3
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	4013      	ands	r3, r2
 80018de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d003      	beq.n	80018f4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80018ec:	693a      	ldr	r2, [r7, #16]
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80018f4:	4a12      	ldr	r2, [pc, #72]	; (8001940 <HAL_GPIO_Init+0x350>)
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	3301      	adds	r3, #1
 80018fe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	fa22 f303 	lsr.w	r3, r2, r3
 800190a:	2b00      	cmp	r3, #0
 800190c:	f47f ae78 	bne.w	8001600 <HAL_GPIO_Init+0x10>
  }
}
 8001910:	bf00      	nop
 8001912:	bf00      	nop
 8001914:	371c      	adds	r7, #28
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	40021000 	.word	0x40021000
 8001924:	40010000 	.word	0x40010000
 8001928:	48000400 	.word	0x48000400
 800192c:	48000800 	.word	0x48000800
 8001930:	48000c00 	.word	0x48000c00
 8001934:	48001000 	.word	0x48001000
 8001938:	48001400 	.word	0x48001400
 800193c:	48001800 	.word	0x48001800
 8001940:	40010400 	.word	0x40010400

08001944 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001944:	b480      	push	{r7}
 8001946:	b085      	sub	sp, #20
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	460b      	mov	r3, r1
 800194e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	691a      	ldr	r2, [r3, #16]
 8001954:	887b      	ldrh	r3, [r7, #2]
 8001956:	4013      	ands	r3, r2
 8001958:	2b00      	cmp	r3, #0
 800195a:	d002      	beq.n	8001962 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800195c:	2301      	movs	r3, #1
 800195e:	73fb      	strb	r3, [r7, #15]
 8001960:	e001      	b.n	8001966 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001962:	2300      	movs	r3, #0
 8001964:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001966:	7bfb      	ldrb	r3, [r7, #15]
}
 8001968:	4618      	mov	r0, r3
 800196a:	3714      	adds	r7, #20
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	460b      	mov	r3, r1
 800197e:	807b      	strh	r3, [r7, #2]
 8001980:	4613      	mov	r3, r2
 8001982:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001984:	787b      	ldrb	r3, [r7, #1]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d003      	beq.n	8001992 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800198a:	887a      	ldrh	r2, [r7, #2]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001990:	e002      	b.n	8001998 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001992:	887a      	ldrh	r2, [r7, #2]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001998:	bf00      	nop
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr

080019a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80019ae:	4b08      	ldr	r3, [pc, #32]	; (80019d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80019b0:	695a      	ldr	r2, [r3, #20]
 80019b2:	88fb      	ldrh	r3, [r7, #6]
 80019b4:	4013      	ands	r3, r2
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d006      	beq.n	80019c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80019ba:	4a05      	ldr	r2, [pc, #20]	; (80019d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80019bc:	88fb      	ldrh	r3, [r7, #6]
 80019be:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80019c0:	88fb      	ldrh	r3, [r7, #6]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f000 f806 	bl	80019d4 <HAL_GPIO_EXTI_Callback>
  }
}
 80019c8:	bf00      	nop
 80019ca:	3708      	adds	r7, #8
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40010400 	.word	0x40010400

080019d4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	4603      	mov	r3, r0
 80019dc:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80019de:	bf00      	nop
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr

080019ea <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80019ea:	b580      	push	{r7, lr}
 80019ec:	b082      	sub	sp, #8
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d101      	bne.n	80019fc <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e081      	b.n	8001b00 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d106      	bne.n	8001a16 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f7ff f893 	bl	8000b3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2224      	movs	r2, #36	; 0x24
 8001a1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f022 0201 	bic.w	r2, r2, #1
 8001a2c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	685a      	ldr	r2, [r3, #4]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001a3a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	689a      	ldr	r2, [r3, #8]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001a4a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d107      	bne.n	8001a64 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	689a      	ldr	r2, [r3, #8]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001a60:	609a      	str	r2, [r3, #8]
 8001a62:	e006      	b.n	8001a72 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	689a      	ldr	r2, [r3, #8]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001a70:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d104      	bne.n	8001a84 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a82:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	6812      	ldr	r2, [r2, #0]
 8001a8e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a96:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	68da      	ldr	r2, [r3, #12]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001aa6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	691a      	ldr	r2, [r3, #16]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	695b      	ldr	r3, [r3, #20]
 8001ab0:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	699b      	ldr	r3, [r3, #24]
 8001ab8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	430a      	orrs	r2, r1
 8001ac0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	69d9      	ldr	r1, [r3, #28]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6a1a      	ldr	r2, [r3, #32]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	430a      	orrs	r2, r1
 8001ad0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f042 0201 	orr.w	r2, r2, #1
 8001ae0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2220      	movs	r2, #32
 8001aec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2200      	movs	r2, #0
 8001af4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2200      	movs	r2, #0
 8001afa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001afe:	2300      	movs	r3, #0
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3708      	adds	r7, #8
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	2b20      	cmp	r3, #32
 8001b1c:	d138      	bne.n	8001b90 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d101      	bne.n	8001b2c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001b28:	2302      	movs	r3, #2
 8001b2a:	e032      	b.n	8001b92 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2201      	movs	r2, #1
 8001b30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2224      	movs	r2, #36	; 0x24
 8001b38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f022 0201 	bic.w	r2, r2, #1
 8001b4a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001b5a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	6819      	ldr	r1, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	683a      	ldr	r2, [r7, #0]
 8001b68:	430a      	orrs	r2, r1
 8001b6a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f042 0201 	orr.w	r2, r2, #1
 8001b7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2220      	movs	r2, #32
 8001b80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2200      	movs	r2, #0
 8001b88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	e000      	b.n	8001b92 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001b90:	2302      	movs	r3, #2
  }
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	370c      	adds	r7, #12
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr

08001b9e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001b9e:	b480      	push	{r7}
 8001ba0:	b085      	sub	sp, #20
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
 8001ba6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001bae:	b2db      	uxtb	r3, r3
 8001bb0:	2b20      	cmp	r3, #32
 8001bb2:	d139      	bne.n	8001c28 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d101      	bne.n	8001bc2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	e033      	b.n	8001c2a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2224      	movs	r2, #36	; 0x24
 8001bce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f022 0201 	bic.w	r2, r2, #1
 8001be0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001bf0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	021b      	lsls	r3, r3, #8
 8001bf6:	68fa      	ldr	r2, [r7, #12]
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	68fa      	ldr	r2, [r7, #12]
 8001c02:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f042 0201 	orr.w	r2, r2, #1
 8001c12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2220      	movs	r2, #32
 8001c18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2200      	movs	r2, #0
 8001c20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001c24:	2300      	movs	r3, #0
 8001c26:	e000      	b.n	8001c2a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001c28:	2302      	movs	r3, #2
  }
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3714      	adds	r7, #20
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
	...

08001c38 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001c3c:	4b04      	ldr	r3, [pc, #16]	; (8001c50 <HAL_PWREx_GetVoltageRange+0x18>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop
 8001c50:	40007000 	.word	0x40007000

08001c54 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b085      	sub	sp, #20
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c62:	d130      	bne.n	8001cc6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c64:	4b23      	ldr	r3, [pc, #140]	; (8001cf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001c6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c70:	d038      	beq.n	8001ce4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c72:	4b20      	ldr	r3, [pc, #128]	; (8001cf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001c7a:	4a1e      	ldr	r2, [pc, #120]	; (8001cf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c7c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c80:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001c82:	4b1d      	ldr	r3, [pc, #116]	; (8001cf8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	2232      	movs	r2, #50	; 0x32
 8001c88:	fb02 f303 	mul.w	r3, r2, r3
 8001c8c:	4a1b      	ldr	r2, [pc, #108]	; (8001cfc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c92:	0c9b      	lsrs	r3, r3, #18
 8001c94:	3301      	adds	r3, #1
 8001c96:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c98:	e002      	b.n	8001ca0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	3b01      	subs	r3, #1
 8001c9e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ca0:	4b14      	ldr	r3, [pc, #80]	; (8001cf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ca2:	695b      	ldr	r3, [r3, #20]
 8001ca4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ca8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cac:	d102      	bne.n	8001cb4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d1f2      	bne.n	8001c9a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001cb4:	4b0f      	ldr	r3, [pc, #60]	; (8001cf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cb6:	695b      	ldr	r3, [r3, #20]
 8001cb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cc0:	d110      	bne.n	8001ce4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e00f      	b.n	8001ce6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001cc6:	4b0b      	ldr	r3, [pc, #44]	; (8001cf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001cce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cd2:	d007      	beq.n	8001ce4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001cd4:	4b07      	ldr	r3, [pc, #28]	; (8001cf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001cdc:	4a05      	ldr	r2, [pc, #20]	; (8001cf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cde:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ce2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3714      	adds	r7, #20
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	40007000 	.word	0x40007000
 8001cf8:	20000018 	.word	0x20000018
 8001cfc:	431bde83 	.word	0x431bde83

08001d00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b088      	sub	sp, #32
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d101      	bne.n	8001d12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e3ca      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d12:	4b97      	ldr	r3, [pc, #604]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	f003 030c 	and.w	r3, r3, #12
 8001d1a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d1c:	4b94      	ldr	r3, [pc, #592]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	f003 0303 	and.w	r3, r3, #3
 8001d24:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f003 0310 	and.w	r3, r3, #16
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	f000 80e4 	beq.w	8001efc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d34:	69bb      	ldr	r3, [r7, #24]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d007      	beq.n	8001d4a <HAL_RCC_OscConfig+0x4a>
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	2b0c      	cmp	r3, #12
 8001d3e:	f040 808b 	bne.w	8001e58 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	f040 8087 	bne.w	8001e58 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d4a:	4b89      	ldr	r3, [pc, #548]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0302 	and.w	r3, r3, #2
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d005      	beq.n	8001d62 <HAL_RCC_OscConfig+0x62>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	699b      	ldr	r3, [r3, #24]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d101      	bne.n	8001d62 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e3a2      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6a1a      	ldr	r2, [r3, #32]
 8001d66:	4b82      	ldr	r3, [pc, #520]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0308 	and.w	r3, r3, #8
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d004      	beq.n	8001d7c <HAL_RCC_OscConfig+0x7c>
 8001d72:	4b7f      	ldr	r3, [pc, #508]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d7a:	e005      	b.n	8001d88 <HAL_RCC_OscConfig+0x88>
 8001d7c:	4b7c      	ldr	r3, [pc, #496]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001d7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d82:	091b      	lsrs	r3, r3, #4
 8001d84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d223      	bcs.n	8001dd4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6a1b      	ldr	r3, [r3, #32]
 8001d90:	4618      	mov	r0, r3
 8001d92:	f000 fd55 	bl	8002840 <RCC_SetFlashLatencyFromMSIRange>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e383      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001da0:	4b73      	ldr	r3, [pc, #460]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a72      	ldr	r2, [pc, #456]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001da6:	f043 0308 	orr.w	r3, r3, #8
 8001daa:	6013      	str	r3, [r2, #0]
 8001dac:	4b70      	ldr	r3, [pc, #448]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6a1b      	ldr	r3, [r3, #32]
 8001db8:	496d      	ldr	r1, [pc, #436]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001dbe:	4b6c      	ldr	r3, [pc, #432]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	69db      	ldr	r3, [r3, #28]
 8001dca:	021b      	lsls	r3, r3, #8
 8001dcc:	4968      	ldr	r1, [pc, #416]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	604b      	str	r3, [r1, #4]
 8001dd2:	e025      	b.n	8001e20 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001dd4:	4b66      	ldr	r3, [pc, #408]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a65      	ldr	r2, [pc, #404]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001dda:	f043 0308 	orr.w	r3, r3, #8
 8001dde:	6013      	str	r3, [r2, #0]
 8001de0:	4b63      	ldr	r3, [pc, #396]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6a1b      	ldr	r3, [r3, #32]
 8001dec:	4960      	ldr	r1, [pc, #384]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001dee:	4313      	orrs	r3, r2
 8001df0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001df2:	4b5f      	ldr	r3, [pc, #380]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	69db      	ldr	r3, [r3, #28]
 8001dfe:	021b      	lsls	r3, r3, #8
 8001e00:	495b      	ldr	r1, [pc, #364]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001e02:	4313      	orrs	r3, r2
 8001e04:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e06:	69bb      	ldr	r3, [r7, #24]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d109      	bne.n	8001e20 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6a1b      	ldr	r3, [r3, #32]
 8001e10:	4618      	mov	r0, r3
 8001e12:	f000 fd15 	bl	8002840 <RCC_SetFlashLatencyFromMSIRange>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e343      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e20:	f000 fc4a 	bl	80026b8 <HAL_RCC_GetSysClockFreq>
 8001e24:	4602      	mov	r2, r0
 8001e26:	4b52      	ldr	r3, [pc, #328]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	091b      	lsrs	r3, r3, #4
 8001e2c:	f003 030f 	and.w	r3, r3, #15
 8001e30:	4950      	ldr	r1, [pc, #320]	; (8001f74 <HAL_RCC_OscConfig+0x274>)
 8001e32:	5ccb      	ldrb	r3, [r1, r3]
 8001e34:	f003 031f 	and.w	r3, r3, #31
 8001e38:	fa22 f303 	lsr.w	r3, r2, r3
 8001e3c:	4a4e      	ldr	r2, [pc, #312]	; (8001f78 <HAL_RCC_OscConfig+0x278>)
 8001e3e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001e40:	4b4e      	ldr	r3, [pc, #312]	; (8001f7c <HAL_RCC_OscConfig+0x27c>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7ff fa41 	bl	80012cc <HAL_InitTick>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001e4e:	7bfb      	ldrb	r3, [r7, #15]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d052      	beq.n	8001efa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001e54:	7bfb      	ldrb	r3, [r7, #15]
 8001e56:	e327      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	699b      	ldr	r3, [r3, #24]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d032      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001e60:	4b43      	ldr	r3, [pc, #268]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a42      	ldr	r2, [pc, #264]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001e66:	f043 0301 	orr.w	r3, r3, #1
 8001e6a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e6c:	f7ff fa7e 	bl	800136c <HAL_GetTick>
 8001e70:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e72:	e008      	b.n	8001e86 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e74:	f7ff fa7a 	bl	800136c <HAL_GetTick>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	2b02      	cmp	r3, #2
 8001e80:	d901      	bls.n	8001e86 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001e82:	2303      	movs	r3, #3
 8001e84:	e310      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e86:	4b3a      	ldr	r3, [pc, #232]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0302 	and.w	r3, r3, #2
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d0f0      	beq.n	8001e74 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e92:	4b37      	ldr	r3, [pc, #220]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a36      	ldr	r2, [pc, #216]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001e98:	f043 0308 	orr.w	r3, r3, #8
 8001e9c:	6013      	str	r3, [r2, #0]
 8001e9e:	4b34      	ldr	r3, [pc, #208]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6a1b      	ldr	r3, [r3, #32]
 8001eaa:	4931      	ldr	r1, [pc, #196]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001eac:	4313      	orrs	r3, r2
 8001eae:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001eb0:	4b2f      	ldr	r3, [pc, #188]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	69db      	ldr	r3, [r3, #28]
 8001ebc:	021b      	lsls	r3, r3, #8
 8001ebe:	492c      	ldr	r1, [pc, #176]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	604b      	str	r3, [r1, #4]
 8001ec4:	e01a      	b.n	8001efc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001ec6:	4b2a      	ldr	r3, [pc, #168]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a29      	ldr	r2, [pc, #164]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001ecc:	f023 0301 	bic.w	r3, r3, #1
 8001ed0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001ed2:	f7ff fa4b 	bl	800136c <HAL_GetTick>
 8001ed6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ed8:	e008      	b.n	8001eec <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001eda:	f7ff fa47 	bl	800136c <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d901      	bls.n	8001eec <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	e2dd      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001eec:	4b20      	ldr	r3, [pc, #128]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 0302 	and.w	r3, r3, #2
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d1f0      	bne.n	8001eda <HAL_RCC_OscConfig+0x1da>
 8001ef8:	e000      	b.n	8001efc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001efa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0301 	and.w	r3, r3, #1
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d074      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001f08:	69bb      	ldr	r3, [r7, #24]
 8001f0a:	2b08      	cmp	r3, #8
 8001f0c:	d005      	beq.n	8001f1a <HAL_RCC_OscConfig+0x21a>
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	2b0c      	cmp	r3, #12
 8001f12:	d10e      	bne.n	8001f32 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	2b03      	cmp	r3, #3
 8001f18:	d10b      	bne.n	8001f32 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f1a:	4b15      	ldr	r3, [pc, #84]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d064      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x2f0>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d160      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e2ba      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f3a:	d106      	bne.n	8001f4a <HAL_RCC_OscConfig+0x24a>
 8001f3c:	4b0c      	ldr	r3, [pc, #48]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a0b      	ldr	r2, [pc, #44]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001f42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f46:	6013      	str	r3, [r2, #0]
 8001f48:	e026      	b.n	8001f98 <HAL_RCC_OscConfig+0x298>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f52:	d115      	bne.n	8001f80 <HAL_RCC_OscConfig+0x280>
 8001f54:	4b06      	ldr	r3, [pc, #24]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a05      	ldr	r2, [pc, #20]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001f5a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f5e:	6013      	str	r3, [r2, #0]
 8001f60:	4b03      	ldr	r3, [pc, #12]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a02      	ldr	r2, [pc, #8]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001f66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f6a:	6013      	str	r3, [r2, #0]
 8001f6c:	e014      	b.n	8001f98 <HAL_RCC_OscConfig+0x298>
 8001f6e:	bf00      	nop
 8001f70:	40021000 	.word	0x40021000
 8001f74:	080066b8 	.word	0x080066b8
 8001f78:	20000018 	.word	0x20000018
 8001f7c:	2000001c 	.word	0x2000001c
 8001f80:	4ba0      	ldr	r3, [pc, #640]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a9f      	ldr	r2, [pc, #636]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8001f86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f8a:	6013      	str	r3, [r2, #0]
 8001f8c:	4b9d      	ldr	r3, [pc, #628]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a9c      	ldr	r2, [pc, #624]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8001f92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d013      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa0:	f7ff f9e4 	bl	800136c <HAL_GetTick>
 8001fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fa6:	e008      	b.n	8001fba <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fa8:	f7ff f9e0 	bl	800136c <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	2b64      	cmp	r3, #100	; 0x64
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e276      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fba:	4b92      	ldr	r3, [pc, #584]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d0f0      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x2a8>
 8001fc6:	e014      	b.n	8001ff2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fc8:	f7ff f9d0 	bl	800136c <HAL_GetTick>
 8001fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fce:	e008      	b.n	8001fe2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fd0:	f7ff f9cc 	bl	800136c <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	2b64      	cmp	r3, #100	; 0x64
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e262      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fe2:	4b88      	ldr	r3, [pc, #544]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d1f0      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x2d0>
 8001fee:	e000      	b.n	8001ff2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ff0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 0302 	and.w	r3, r3, #2
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d060      	beq.n	80020c0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001ffe:	69bb      	ldr	r3, [r7, #24]
 8002000:	2b04      	cmp	r3, #4
 8002002:	d005      	beq.n	8002010 <HAL_RCC_OscConfig+0x310>
 8002004:	69bb      	ldr	r3, [r7, #24]
 8002006:	2b0c      	cmp	r3, #12
 8002008:	d119      	bne.n	800203e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	2b02      	cmp	r3, #2
 800200e:	d116      	bne.n	800203e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002010:	4b7c      	ldr	r3, [pc, #496]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002018:	2b00      	cmp	r3, #0
 800201a:	d005      	beq.n	8002028 <HAL_RCC_OscConfig+0x328>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d101      	bne.n	8002028 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e23f      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002028:	4b76      	ldr	r3, [pc, #472]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	691b      	ldr	r3, [r3, #16]
 8002034:	061b      	lsls	r3, r3, #24
 8002036:	4973      	ldr	r1, [pc, #460]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002038:	4313      	orrs	r3, r2
 800203a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800203c:	e040      	b.n	80020c0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	68db      	ldr	r3, [r3, #12]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d023      	beq.n	800208e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002046:	4b6f      	ldr	r3, [pc, #444]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a6e      	ldr	r2, [pc, #440]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 800204c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002050:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002052:	f7ff f98b 	bl	800136c <HAL_GetTick>
 8002056:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002058:	e008      	b.n	800206c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800205a:	f7ff f987 	bl	800136c <HAL_GetTick>
 800205e:	4602      	mov	r2, r0
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	1ad3      	subs	r3, r2, r3
 8002064:	2b02      	cmp	r3, #2
 8002066:	d901      	bls.n	800206c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	e21d      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800206c:	4b65      	ldr	r3, [pc, #404]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002074:	2b00      	cmp	r3, #0
 8002076:	d0f0      	beq.n	800205a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002078:	4b62      	ldr	r3, [pc, #392]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	691b      	ldr	r3, [r3, #16]
 8002084:	061b      	lsls	r3, r3, #24
 8002086:	495f      	ldr	r1, [pc, #380]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002088:	4313      	orrs	r3, r2
 800208a:	604b      	str	r3, [r1, #4]
 800208c:	e018      	b.n	80020c0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800208e:	4b5d      	ldr	r3, [pc, #372]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a5c      	ldr	r2, [pc, #368]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002094:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002098:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800209a:	f7ff f967 	bl	800136c <HAL_GetTick>
 800209e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020a0:	e008      	b.n	80020b4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020a2:	f7ff f963 	bl	800136c <HAL_GetTick>
 80020a6:	4602      	mov	r2, r0
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	1ad3      	subs	r3, r2, r3
 80020ac:	2b02      	cmp	r3, #2
 80020ae:	d901      	bls.n	80020b4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80020b0:	2303      	movs	r3, #3
 80020b2:	e1f9      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020b4:	4b53      	ldr	r3, [pc, #332]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d1f0      	bne.n	80020a2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0308 	and.w	r3, r3, #8
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d03c      	beq.n	8002146 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	695b      	ldr	r3, [r3, #20]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d01c      	beq.n	800210e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020d4:	4b4b      	ldr	r3, [pc, #300]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 80020d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020da:	4a4a      	ldr	r2, [pc, #296]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 80020dc:	f043 0301 	orr.w	r3, r3, #1
 80020e0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020e4:	f7ff f942 	bl	800136c <HAL_GetTick>
 80020e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020ea:	e008      	b.n	80020fe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020ec:	f7ff f93e 	bl	800136c <HAL_GetTick>
 80020f0:	4602      	mov	r2, r0
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	d901      	bls.n	80020fe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80020fa:	2303      	movs	r3, #3
 80020fc:	e1d4      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020fe:	4b41      	ldr	r3, [pc, #260]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002100:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002104:	f003 0302 	and.w	r3, r3, #2
 8002108:	2b00      	cmp	r3, #0
 800210a:	d0ef      	beq.n	80020ec <HAL_RCC_OscConfig+0x3ec>
 800210c:	e01b      	b.n	8002146 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800210e:	4b3d      	ldr	r3, [pc, #244]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002110:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002114:	4a3b      	ldr	r2, [pc, #236]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002116:	f023 0301 	bic.w	r3, r3, #1
 800211a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800211e:	f7ff f925 	bl	800136c <HAL_GetTick>
 8002122:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002124:	e008      	b.n	8002138 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002126:	f7ff f921 	bl	800136c <HAL_GetTick>
 800212a:	4602      	mov	r2, r0
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	1ad3      	subs	r3, r2, r3
 8002130:	2b02      	cmp	r3, #2
 8002132:	d901      	bls.n	8002138 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002134:	2303      	movs	r3, #3
 8002136:	e1b7      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002138:	4b32      	ldr	r3, [pc, #200]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 800213a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	2b00      	cmp	r3, #0
 8002144:	d1ef      	bne.n	8002126 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f003 0304 	and.w	r3, r3, #4
 800214e:	2b00      	cmp	r3, #0
 8002150:	f000 80a6 	beq.w	80022a0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002154:	2300      	movs	r3, #0
 8002156:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002158:	4b2a      	ldr	r3, [pc, #168]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 800215a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800215c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002160:	2b00      	cmp	r3, #0
 8002162:	d10d      	bne.n	8002180 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002164:	4b27      	ldr	r3, [pc, #156]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002166:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002168:	4a26      	ldr	r2, [pc, #152]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 800216a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800216e:	6593      	str	r3, [r2, #88]	; 0x58
 8002170:	4b24      	ldr	r3, [pc, #144]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002172:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002174:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002178:	60bb      	str	r3, [r7, #8]
 800217a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800217c:	2301      	movs	r3, #1
 800217e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002180:	4b21      	ldr	r3, [pc, #132]	; (8002208 <HAL_RCC_OscConfig+0x508>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002188:	2b00      	cmp	r3, #0
 800218a:	d118      	bne.n	80021be <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800218c:	4b1e      	ldr	r3, [pc, #120]	; (8002208 <HAL_RCC_OscConfig+0x508>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a1d      	ldr	r2, [pc, #116]	; (8002208 <HAL_RCC_OscConfig+0x508>)
 8002192:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002196:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002198:	f7ff f8e8 	bl	800136c <HAL_GetTick>
 800219c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800219e:	e008      	b.n	80021b2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021a0:	f7ff f8e4 	bl	800136c <HAL_GetTick>
 80021a4:	4602      	mov	r2, r0
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d901      	bls.n	80021b2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e17a      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021b2:	4b15      	ldr	r3, [pc, #84]	; (8002208 <HAL_RCC_OscConfig+0x508>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d0f0      	beq.n	80021a0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d108      	bne.n	80021d8 <HAL_RCC_OscConfig+0x4d8>
 80021c6:	4b0f      	ldr	r3, [pc, #60]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 80021c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021cc:	4a0d      	ldr	r2, [pc, #52]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 80021ce:	f043 0301 	orr.w	r3, r3, #1
 80021d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80021d6:	e029      	b.n	800222c <HAL_RCC_OscConfig+0x52c>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	2b05      	cmp	r3, #5
 80021de:	d115      	bne.n	800220c <HAL_RCC_OscConfig+0x50c>
 80021e0:	4b08      	ldr	r3, [pc, #32]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 80021e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021e6:	4a07      	ldr	r2, [pc, #28]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 80021e8:	f043 0304 	orr.w	r3, r3, #4
 80021ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80021f0:	4b04      	ldr	r3, [pc, #16]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 80021f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021f6:	4a03      	ldr	r2, [pc, #12]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 80021f8:	f043 0301 	orr.w	r3, r3, #1
 80021fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002200:	e014      	b.n	800222c <HAL_RCC_OscConfig+0x52c>
 8002202:	bf00      	nop
 8002204:	40021000 	.word	0x40021000
 8002208:	40007000 	.word	0x40007000
 800220c:	4b9c      	ldr	r3, [pc, #624]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 800220e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002212:	4a9b      	ldr	r2, [pc, #620]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002214:	f023 0301 	bic.w	r3, r3, #1
 8002218:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800221c:	4b98      	ldr	r3, [pc, #608]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 800221e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002222:	4a97      	ldr	r2, [pc, #604]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002224:	f023 0304 	bic.w	r3, r3, #4
 8002228:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d016      	beq.n	8002262 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002234:	f7ff f89a 	bl	800136c <HAL_GetTick>
 8002238:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800223a:	e00a      	b.n	8002252 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800223c:	f7ff f896 	bl	800136c <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	f241 3288 	movw	r2, #5000	; 0x1388
 800224a:	4293      	cmp	r3, r2
 800224c:	d901      	bls.n	8002252 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800224e:	2303      	movs	r3, #3
 8002250:	e12a      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002252:	4b8b      	ldr	r3, [pc, #556]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002254:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002258:	f003 0302 	and.w	r3, r3, #2
 800225c:	2b00      	cmp	r3, #0
 800225e:	d0ed      	beq.n	800223c <HAL_RCC_OscConfig+0x53c>
 8002260:	e015      	b.n	800228e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002262:	f7ff f883 	bl	800136c <HAL_GetTick>
 8002266:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002268:	e00a      	b.n	8002280 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800226a:	f7ff f87f 	bl	800136c <HAL_GetTick>
 800226e:	4602      	mov	r2, r0
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	1ad3      	subs	r3, r2, r3
 8002274:	f241 3288 	movw	r2, #5000	; 0x1388
 8002278:	4293      	cmp	r3, r2
 800227a:	d901      	bls.n	8002280 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800227c:	2303      	movs	r3, #3
 800227e:	e113      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002280:	4b7f      	ldr	r3, [pc, #508]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002282:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002286:	f003 0302 	and.w	r3, r3, #2
 800228a:	2b00      	cmp	r3, #0
 800228c:	d1ed      	bne.n	800226a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800228e:	7ffb      	ldrb	r3, [r7, #31]
 8002290:	2b01      	cmp	r3, #1
 8002292:	d105      	bne.n	80022a0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002294:	4b7a      	ldr	r3, [pc, #488]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002296:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002298:	4a79      	ldr	r2, [pc, #484]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 800229a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800229e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	f000 80fe 	beq.w	80024a6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	f040 80d0 	bne.w	8002454 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80022b4:	4b72      	ldr	r3, [pc, #456]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	f003 0203 	and.w	r2, r3, #3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d130      	bne.n	800232a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d2:	3b01      	subs	r3, #1
 80022d4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d127      	bne.n	800232a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022e4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d11f      	bne.n	800232a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80022f4:	2a07      	cmp	r2, #7
 80022f6:	bf14      	ite	ne
 80022f8:	2201      	movne	r2, #1
 80022fa:	2200      	moveq	r2, #0
 80022fc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80022fe:	4293      	cmp	r3, r2
 8002300:	d113      	bne.n	800232a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800230c:	085b      	lsrs	r3, r3, #1
 800230e:	3b01      	subs	r3, #1
 8002310:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002312:	429a      	cmp	r2, r3
 8002314:	d109      	bne.n	800232a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002320:	085b      	lsrs	r3, r3, #1
 8002322:	3b01      	subs	r3, #1
 8002324:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002326:	429a      	cmp	r2, r3
 8002328:	d06e      	beq.n	8002408 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800232a:	69bb      	ldr	r3, [r7, #24]
 800232c:	2b0c      	cmp	r3, #12
 800232e:	d069      	beq.n	8002404 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002330:	4b53      	ldr	r3, [pc, #332]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002338:	2b00      	cmp	r3, #0
 800233a:	d105      	bne.n	8002348 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800233c:	4b50      	ldr	r3, [pc, #320]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e0ad      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800234c:	4b4c      	ldr	r3, [pc, #304]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a4b      	ldr	r2, [pc, #300]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002352:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002356:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002358:	f7ff f808 	bl	800136c <HAL_GetTick>
 800235c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800235e:	e008      	b.n	8002372 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002360:	f7ff f804 	bl	800136c <HAL_GetTick>
 8002364:	4602      	mov	r2, r0
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	2b02      	cmp	r3, #2
 800236c:	d901      	bls.n	8002372 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800236e:	2303      	movs	r3, #3
 8002370:	e09a      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002372:	4b43      	ldr	r3, [pc, #268]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d1f0      	bne.n	8002360 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800237e:	4b40      	ldr	r3, [pc, #256]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002380:	68da      	ldr	r2, [r3, #12]
 8002382:	4b40      	ldr	r3, [pc, #256]	; (8002484 <HAL_RCC_OscConfig+0x784>)
 8002384:	4013      	ands	r3, r2
 8002386:	687a      	ldr	r2, [r7, #4]
 8002388:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800238e:	3a01      	subs	r2, #1
 8002390:	0112      	lsls	r2, r2, #4
 8002392:	4311      	orrs	r1, r2
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002398:	0212      	lsls	r2, r2, #8
 800239a:	4311      	orrs	r1, r2
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80023a0:	0852      	lsrs	r2, r2, #1
 80023a2:	3a01      	subs	r2, #1
 80023a4:	0552      	lsls	r2, r2, #21
 80023a6:	4311      	orrs	r1, r2
 80023a8:	687a      	ldr	r2, [r7, #4]
 80023aa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80023ac:	0852      	lsrs	r2, r2, #1
 80023ae:	3a01      	subs	r2, #1
 80023b0:	0652      	lsls	r2, r2, #25
 80023b2:	4311      	orrs	r1, r2
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80023b8:	0912      	lsrs	r2, r2, #4
 80023ba:	0452      	lsls	r2, r2, #17
 80023bc:	430a      	orrs	r2, r1
 80023be:	4930      	ldr	r1, [pc, #192]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 80023c0:	4313      	orrs	r3, r2
 80023c2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80023c4:	4b2e      	ldr	r3, [pc, #184]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a2d      	ldr	r2, [pc, #180]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 80023ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023ce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80023d0:	4b2b      	ldr	r3, [pc, #172]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	4a2a      	ldr	r2, [pc, #168]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 80023d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023da:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80023dc:	f7fe ffc6 	bl	800136c <HAL_GetTick>
 80023e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023e2:	e008      	b.n	80023f6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023e4:	f7fe ffc2 	bl	800136c <HAL_GetTick>
 80023e8:	4602      	mov	r2, r0
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e058      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023f6:	4b22      	ldr	r3, [pc, #136]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d0f0      	beq.n	80023e4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002402:	e050      	b.n	80024a6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e04f      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002408:	4b1d      	ldr	r3, [pc, #116]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d148      	bne.n	80024a6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002414:	4b1a      	ldr	r3, [pc, #104]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a19      	ldr	r2, [pc, #100]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 800241a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800241e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002420:	4b17      	ldr	r3, [pc, #92]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	4a16      	ldr	r2, [pc, #88]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002426:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800242a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800242c:	f7fe ff9e 	bl	800136c <HAL_GetTick>
 8002430:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002432:	e008      	b.n	8002446 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002434:	f7fe ff9a 	bl	800136c <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b02      	cmp	r3, #2
 8002440:	d901      	bls.n	8002446 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e030      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002446:	4b0e      	ldr	r3, [pc, #56]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d0f0      	beq.n	8002434 <HAL_RCC_OscConfig+0x734>
 8002452:	e028      	b.n	80024a6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	2b0c      	cmp	r3, #12
 8002458:	d023      	beq.n	80024a2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800245a:	4b09      	ldr	r3, [pc, #36]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a08      	ldr	r2, [pc, #32]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002460:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002464:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002466:	f7fe ff81 	bl	800136c <HAL_GetTick>
 800246a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800246c:	e00c      	b.n	8002488 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800246e:	f7fe ff7d 	bl	800136c <HAL_GetTick>
 8002472:	4602      	mov	r2, r0
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	2b02      	cmp	r3, #2
 800247a:	d905      	bls.n	8002488 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800247c:	2303      	movs	r3, #3
 800247e:	e013      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
 8002480:	40021000 	.word	0x40021000
 8002484:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002488:	4b09      	ldr	r3, [pc, #36]	; (80024b0 <HAL_RCC_OscConfig+0x7b0>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002490:	2b00      	cmp	r3, #0
 8002492:	d1ec      	bne.n	800246e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002494:	4b06      	ldr	r3, [pc, #24]	; (80024b0 <HAL_RCC_OscConfig+0x7b0>)
 8002496:	68da      	ldr	r2, [r3, #12]
 8002498:	4905      	ldr	r1, [pc, #20]	; (80024b0 <HAL_RCC_OscConfig+0x7b0>)
 800249a:	4b06      	ldr	r3, [pc, #24]	; (80024b4 <HAL_RCC_OscConfig+0x7b4>)
 800249c:	4013      	ands	r3, r2
 800249e:	60cb      	str	r3, [r1, #12]
 80024a0:	e001      	b.n	80024a6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e000      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80024a6:	2300      	movs	r3, #0
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3720      	adds	r7, #32
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	40021000 	.word	0x40021000
 80024b4:	feeefffc 	.word	0xfeeefffc

080024b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d101      	bne.n	80024cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024c8:	2301      	movs	r3, #1
 80024ca:	e0e7      	b.n	800269c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024cc:	4b75      	ldr	r3, [pc, #468]	; (80026a4 <HAL_RCC_ClockConfig+0x1ec>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 0307 	and.w	r3, r3, #7
 80024d4:	683a      	ldr	r2, [r7, #0]
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d910      	bls.n	80024fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024da:	4b72      	ldr	r3, [pc, #456]	; (80026a4 <HAL_RCC_ClockConfig+0x1ec>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f023 0207 	bic.w	r2, r3, #7
 80024e2:	4970      	ldr	r1, [pc, #448]	; (80026a4 <HAL_RCC_ClockConfig+0x1ec>)
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ea:	4b6e      	ldr	r3, [pc, #440]	; (80026a4 <HAL_RCC_ClockConfig+0x1ec>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f003 0307 	and.w	r3, r3, #7
 80024f2:	683a      	ldr	r2, [r7, #0]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d001      	beq.n	80024fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e0cf      	b.n	800269c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 0302 	and.w	r3, r3, #2
 8002504:	2b00      	cmp	r3, #0
 8002506:	d010      	beq.n	800252a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	689a      	ldr	r2, [r3, #8]
 800250c:	4b66      	ldr	r3, [pc, #408]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002514:	429a      	cmp	r2, r3
 8002516:	d908      	bls.n	800252a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002518:	4b63      	ldr	r3, [pc, #396]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	4960      	ldr	r1, [pc, #384]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002526:	4313      	orrs	r3, r2
 8002528:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0301 	and.w	r3, r3, #1
 8002532:	2b00      	cmp	r3, #0
 8002534:	d04c      	beq.n	80025d0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	2b03      	cmp	r3, #3
 800253c:	d107      	bne.n	800254e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800253e:	4b5a      	ldr	r3, [pc, #360]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d121      	bne.n	800258e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e0a6      	b.n	800269c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	2b02      	cmp	r3, #2
 8002554:	d107      	bne.n	8002566 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002556:	4b54      	ldr	r3, [pc, #336]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d115      	bne.n	800258e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e09a      	b.n	800269c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d107      	bne.n	800257e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800256e:	4b4e      	ldr	r3, [pc, #312]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	2b00      	cmp	r3, #0
 8002578:	d109      	bne.n	800258e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e08e      	b.n	800269c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800257e:	4b4a      	ldr	r3, [pc, #296]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002586:	2b00      	cmp	r3, #0
 8002588:	d101      	bne.n	800258e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e086      	b.n	800269c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800258e:	4b46      	ldr	r3, [pc, #280]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	f023 0203 	bic.w	r2, r3, #3
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	4943      	ldr	r1, [pc, #268]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 800259c:	4313      	orrs	r3, r2
 800259e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025a0:	f7fe fee4 	bl	800136c <HAL_GetTick>
 80025a4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025a6:	e00a      	b.n	80025be <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025a8:	f7fe fee0 	bl	800136c <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d901      	bls.n	80025be <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	e06e      	b.n	800269c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025be:	4b3a      	ldr	r3, [pc, #232]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	f003 020c 	and.w	r2, r3, #12
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d1eb      	bne.n	80025a8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 0302 	and.w	r3, r3, #2
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d010      	beq.n	80025fe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	689a      	ldr	r2, [r3, #8]
 80025e0:	4b31      	ldr	r3, [pc, #196]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d208      	bcs.n	80025fe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025ec:	4b2e      	ldr	r3, [pc, #184]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	492b      	ldr	r1, [pc, #172]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 80025fa:	4313      	orrs	r3, r2
 80025fc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025fe:	4b29      	ldr	r3, [pc, #164]	; (80026a4 <HAL_RCC_ClockConfig+0x1ec>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0307 	and.w	r3, r3, #7
 8002606:	683a      	ldr	r2, [r7, #0]
 8002608:	429a      	cmp	r2, r3
 800260a:	d210      	bcs.n	800262e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800260c:	4b25      	ldr	r3, [pc, #148]	; (80026a4 <HAL_RCC_ClockConfig+0x1ec>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f023 0207 	bic.w	r2, r3, #7
 8002614:	4923      	ldr	r1, [pc, #140]	; (80026a4 <HAL_RCC_ClockConfig+0x1ec>)
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	4313      	orrs	r3, r2
 800261a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800261c:	4b21      	ldr	r3, [pc, #132]	; (80026a4 <HAL_RCC_ClockConfig+0x1ec>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 0307 	and.w	r3, r3, #7
 8002624:	683a      	ldr	r2, [r7, #0]
 8002626:	429a      	cmp	r2, r3
 8002628:	d001      	beq.n	800262e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e036      	b.n	800269c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 0304 	and.w	r3, r3, #4
 8002636:	2b00      	cmp	r3, #0
 8002638:	d008      	beq.n	800264c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800263a:	4b1b      	ldr	r3, [pc, #108]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	4918      	ldr	r1, [pc, #96]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002648:	4313      	orrs	r3, r2
 800264a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 0308 	and.w	r3, r3, #8
 8002654:	2b00      	cmp	r3, #0
 8002656:	d009      	beq.n	800266c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002658:	4b13      	ldr	r3, [pc, #76]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	691b      	ldr	r3, [r3, #16]
 8002664:	00db      	lsls	r3, r3, #3
 8002666:	4910      	ldr	r1, [pc, #64]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002668:	4313      	orrs	r3, r2
 800266a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800266c:	f000 f824 	bl	80026b8 <HAL_RCC_GetSysClockFreq>
 8002670:	4602      	mov	r2, r0
 8002672:	4b0d      	ldr	r3, [pc, #52]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	091b      	lsrs	r3, r3, #4
 8002678:	f003 030f 	and.w	r3, r3, #15
 800267c:	490b      	ldr	r1, [pc, #44]	; (80026ac <HAL_RCC_ClockConfig+0x1f4>)
 800267e:	5ccb      	ldrb	r3, [r1, r3]
 8002680:	f003 031f 	and.w	r3, r3, #31
 8002684:	fa22 f303 	lsr.w	r3, r2, r3
 8002688:	4a09      	ldr	r2, [pc, #36]	; (80026b0 <HAL_RCC_ClockConfig+0x1f8>)
 800268a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800268c:	4b09      	ldr	r3, [pc, #36]	; (80026b4 <HAL_RCC_ClockConfig+0x1fc>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4618      	mov	r0, r3
 8002692:	f7fe fe1b 	bl	80012cc <HAL_InitTick>
 8002696:	4603      	mov	r3, r0
 8002698:	72fb      	strb	r3, [r7, #11]

  return status;
 800269a:	7afb      	ldrb	r3, [r7, #11]
}
 800269c:	4618      	mov	r0, r3
 800269e:	3710      	adds	r7, #16
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	40022000 	.word	0x40022000
 80026a8:	40021000 	.word	0x40021000
 80026ac:	080066b8 	.word	0x080066b8
 80026b0:	20000018 	.word	0x20000018
 80026b4:	2000001c 	.word	0x2000001c

080026b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b089      	sub	sp, #36	; 0x24
 80026bc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80026be:	2300      	movs	r3, #0
 80026c0:	61fb      	str	r3, [r7, #28]
 80026c2:	2300      	movs	r3, #0
 80026c4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026c6:	4b3e      	ldr	r3, [pc, #248]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	f003 030c 	and.w	r3, r3, #12
 80026ce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026d0:	4b3b      	ldr	r3, [pc, #236]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	f003 0303 	and.w	r3, r3, #3
 80026d8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d005      	beq.n	80026ec <HAL_RCC_GetSysClockFreq+0x34>
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	2b0c      	cmp	r3, #12
 80026e4:	d121      	bne.n	800272a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d11e      	bne.n	800272a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80026ec:	4b34      	ldr	r3, [pc, #208]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f003 0308 	and.w	r3, r3, #8
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d107      	bne.n	8002708 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80026f8:	4b31      	ldr	r3, [pc, #196]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80026fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026fe:	0a1b      	lsrs	r3, r3, #8
 8002700:	f003 030f 	and.w	r3, r3, #15
 8002704:	61fb      	str	r3, [r7, #28]
 8002706:	e005      	b.n	8002714 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002708:	4b2d      	ldr	r3, [pc, #180]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x108>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	091b      	lsrs	r3, r3, #4
 800270e:	f003 030f 	and.w	r3, r3, #15
 8002712:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002714:	4a2b      	ldr	r2, [pc, #172]	; (80027c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800271c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d10d      	bne.n	8002740 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002728:	e00a      	b.n	8002740 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	2b04      	cmp	r3, #4
 800272e:	d102      	bne.n	8002736 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002730:	4b25      	ldr	r3, [pc, #148]	; (80027c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002732:	61bb      	str	r3, [r7, #24]
 8002734:	e004      	b.n	8002740 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	2b08      	cmp	r3, #8
 800273a:	d101      	bne.n	8002740 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800273c:	4b23      	ldr	r3, [pc, #140]	; (80027cc <HAL_RCC_GetSysClockFreq+0x114>)
 800273e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	2b0c      	cmp	r3, #12
 8002744:	d134      	bne.n	80027b0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002746:	4b1e      	ldr	r3, [pc, #120]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	f003 0303 	and.w	r3, r3, #3
 800274e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	2b02      	cmp	r3, #2
 8002754:	d003      	beq.n	800275e <HAL_RCC_GetSysClockFreq+0xa6>
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	2b03      	cmp	r3, #3
 800275a:	d003      	beq.n	8002764 <HAL_RCC_GetSysClockFreq+0xac>
 800275c:	e005      	b.n	800276a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800275e:	4b1a      	ldr	r3, [pc, #104]	; (80027c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002760:	617b      	str	r3, [r7, #20]
      break;
 8002762:	e005      	b.n	8002770 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002764:	4b19      	ldr	r3, [pc, #100]	; (80027cc <HAL_RCC_GetSysClockFreq+0x114>)
 8002766:	617b      	str	r3, [r7, #20]
      break;
 8002768:	e002      	b.n	8002770 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	617b      	str	r3, [r7, #20]
      break;
 800276e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002770:	4b13      	ldr	r3, [pc, #76]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	091b      	lsrs	r3, r3, #4
 8002776:	f003 0307 	and.w	r3, r3, #7
 800277a:	3301      	adds	r3, #1
 800277c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800277e:	4b10      	ldr	r3, [pc, #64]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	0a1b      	lsrs	r3, r3, #8
 8002784:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002788:	697a      	ldr	r2, [r7, #20]
 800278a:	fb03 f202 	mul.w	r2, r3, r2
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	fbb2 f3f3 	udiv	r3, r2, r3
 8002794:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002796:	4b0a      	ldr	r3, [pc, #40]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	0e5b      	lsrs	r3, r3, #25
 800279c:	f003 0303 	and.w	r3, r3, #3
 80027a0:	3301      	adds	r3, #1
 80027a2:	005b      	lsls	r3, r3, #1
 80027a4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80027a6:	697a      	ldr	r2, [r7, #20]
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80027b0:	69bb      	ldr	r3, [r7, #24]
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3724      	adds	r7, #36	; 0x24
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	40021000 	.word	0x40021000
 80027c4:	080066d0 	.word	0x080066d0
 80027c8:	00f42400 	.word	0x00f42400
 80027cc:	007a1200 	.word	0x007a1200

080027d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027d0:	b480      	push	{r7}
 80027d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027d4:	4b03      	ldr	r3, [pc, #12]	; (80027e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80027d6:	681b      	ldr	r3, [r3, #0]
}
 80027d8:	4618      	mov	r0, r3
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	20000018 	.word	0x20000018

080027e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80027ec:	f7ff fff0 	bl	80027d0 <HAL_RCC_GetHCLKFreq>
 80027f0:	4602      	mov	r2, r0
 80027f2:	4b06      	ldr	r3, [pc, #24]	; (800280c <HAL_RCC_GetPCLK1Freq+0x24>)
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	0a1b      	lsrs	r3, r3, #8
 80027f8:	f003 0307 	and.w	r3, r3, #7
 80027fc:	4904      	ldr	r1, [pc, #16]	; (8002810 <HAL_RCC_GetPCLK1Freq+0x28>)
 80027fe:	5ccb      	ldrb	r3, [r1, r3]
 8002800:	f003 031f 	and.w	r3, r3, #31
 8002804:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002808:	4618      	mov	r0, r3
 800280a:	bd80      	pop	{r7, pc}
 800280c:	40021000 	.word	0x40021000
 8002810:	080066c8 	.word	0x080066c8

08002814 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002818:	f7ff ffda 	bl	80027d0 <HAL_RCC_GetHCLKFreq>
 800281c:	4602      	mov	r2, r0
 800281e:	4b06      	ldr	r3, [pc, #24]	; (8002838 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	0adb      	lsrs	r3, r3, #11
 8002824:	f003 0307 	and.w	r3, r3, #7
 8002828:	4904      	ldr	r1, [pc, #16]	; (800283c <HAL_RCC_GetPCLK2Freq+0x28>)
 800282a:	5ccb      	ldrb	r3, [r1, r3]
 800282c:	f003 031f 	and.w	r3, r3, #31
 8002830:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002834:	4618      	mov	r0, r3
 8002836:	bd80      	pop	{r7, pc}
 8002838:	40021000 	.word	0x40021000
 800283c:	080066c8 	.word	0x080066c8

08002840 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b086      	sub	sp, #24
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002848:	2300      	movs	r3, #0
 800284a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800284c:	4b2a      	ldr	r3, [pc, #168]	; (80028f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800284e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002850:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002854:	2b00      	cmp	r3, #0
 8002856:	d003      	beq.n	8002860 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002858:	f7ff f9ee 	bl	8001c38 <HAL_PWREx_GetVoltageRange>
 800285c:	6178      	str	r0, [r7, #20]
 800285e:	e014      	b.n	800288a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002860:	4b25      	ldr	r3, [pc, #148]	; (80028f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002862:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002864:	4a24      	ldr	r2, [pc, #144]	; (80028f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002866:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800286a:	6593      	str	r3, [r2, #88]	; 0x58
 800286c:	4b22      	ldr	r3, [pc, #136]	; (80028f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800286e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002870:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002874:	60fb      	str	r3, [r7, #12]
 8002876:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002878:	f7ff f9de 	bl	8001c38 <HAL_PWREx_GetVoltageRange>
 800287c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800287e:	4b1e      	ldr	r3, [pc, #120]	; (80028f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002882:	4a1d      	ldr	r2, [pc, #116]	; (80028f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002884:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002888:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002890:	d10b      	bne.n	80028aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2b80      	cmp	r3, #128	; 0x80
 8002896:	d919      	bls.n	80028cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2ba0      	cmp	r3, #160	; 0xa0
 800289c:	d902      	bls.n	80028a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800289e:	2302      	movs	r3, #2
 80028a0:	613b      	str	r3, [r7, #16]
 80028a2:	e013      	b.n	80028cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028a4:	2301      	movs	r3, #1
 80028a6:	613b      	str	r3, [r7, #16]
 80028a8:	e010      	b.n	80028cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2b80      	cmp	r3, #128	; 0x80
 80028ae:	d902      	bls.n	80028b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80028b0:	2303      	movs	r3, #3
 80028b2:	613b      	str	r3, [r7, #16]
 80028b4:	e00a      	b.n	80028cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2b80      	cmp	r3, #128	; 0x80
 80028ba:	d102      	bne.n	80028c2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028bc:	2302      	movs	r3, #2
 80028be:	613b      	str	r3, [r7, #16]
 80028c0:	e004      	b.n	80028cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2b70      	cmp	r3, #112	; 0x70
 80028c6:	d101      	bne.n	80028cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028c8:	2301      	movs	r3, #1
 80028ca:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80028cc:	4b0b      	ldr	r3, [pc, #44]	; (80028fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f023 0207 	bic.w	r2, r3, #7
 80028d4:	4909      	ldr	r1, [pc, #36]	; (80028fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	4313      	orrs	r3, r2
 80028da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80028dc:	4b07      	ldr	r3, [pc, #28]	; (80028fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0307 	and.w	r3, r3, #7
 80028e4:	693a      	ldr	r2, [r7, #16]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d001      	beq.n	80028ee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e000      	b.n	80028f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3718      	adds	r7, #24
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	40021000 	.word	0x40021000
 80028fc:	40022000 	.word	0x40022000

08002900 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b086      	sub	sp, #24
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002908:	2300      	movs	r3, #0
 800290a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800290c:	2300      	movs	r3, #0
 800290e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002918:	2b00      	cmp	r3, #0
 800291a:	d041      	beq.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002920:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002924:	d02a      	beq.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002926:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800292a:	d824      	bhi.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800292c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002930:	d008      	beq.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002932:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002936:	d81e      	bhi.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002938:	2b00      	cmp	r3, #0
 800293a:	d00a      	beq.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800293c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002940:	d010      	beq.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002942:	e018      	b.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002944:	4b86      	ldr	r3, [pc, #536]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	4a85      	ldr	r2, [pc, #532]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800294a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800294e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002950:	e015      	b.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	3304      	adds	r3, #4
 8002956:	2100      	movs	r1, #0
 8002958:	4618      	mov	r0, r3
 800295a:	f000 fabb 	bl	8002ed4 <RCCEx_PLLSAI1_Config>
 800295e:	4603      	mov	r3, r0
 8002960:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002962:	e00c      	b.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	3320      	adds	r3, #32
 8002968:	2100      	movs	r1, #0
 800296a:	4618      	mov	r0, r3
 800296c:	f000 fba6 	bl	80030bc <RCCEx_PLLSAI2_Config>
 8002970:	4603      	mov	r3, r0
 8002972:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002974:	e003      	b.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	74fb      	strb	r3, [r7, #19]
      break;
 800297a:	e000      	b.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800297c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800297e:	7cfb      	ldrb	r3, [r7, #19]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d10b      	bne.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002984:	4b76      	ldr	r3, [pc, #472]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800298a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002992:	4973      	ldr	r1, [pc, #460]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002994:	4313      	orrs	r3, r2
 8002996:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800299a:	e001      	b.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800299c:	7cfb      	ldrb	r3, [r7, #19]
 800299e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d041      	beq.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80029b0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80029b4:	d02a      	beq.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80029b6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80029ba:	d824      	bhi.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80029bc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80029c0:	d008      	beq.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80029c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80029c6:	d81e      	bhi.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d00a      	beq.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80029cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029d0:	d010      	beq.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80029d2:	e018      	b.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80029d4:	4b62      	ldr	r3, [pc, #392]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	4a61      	ldr	r2, [pc, #388]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029de:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80029e0:	e015      	b.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	3304      	adds	r3, #4
 80029e6:	2100      	movs	r1, #0
 80029e8:	4618      	mov	r0, r3
 80029ea:	f000 fa73 	bl	8002ed4 <RCCEx_PLLSAI1_Config>
 80029ee:	4603      	mov	r3, r0
 80029f0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80029f2:	e00c      	b.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	3320      	adds	r3, #32
 80029f8:	2100      	movs	r1, #0
 80029fa:	4618      	mov	r0, r3
 80029fc:	f000 fb5e 	bl	80030bc <RCCEx_PLLSAI2_Config>
 8002a00:	4603      	mov	r3, r0
 8002a02:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a04:	e003      	b.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	74fb      	strb	r3, [r7, #19]
      break;
 8002a0a:	e000      	b.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002a0c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a0e:	7cfb      	ldrb	r3, [r7, #19]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d10b      	bne.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002a14:	4b52      	ldr	r3, [pc, #328]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a1a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002a22:	494f      	ldr	r1, [pc, #316]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a24:	4313      	orrs	r3, r2
 8002a26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002a2a:	e001      	b.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a2c:	7cfb      	ldrb	r3, [r7, #19]
 8002a2e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	f000 80a0 	beq.w	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002a42:	4b47      	ldr	r3, [pc, #284]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d101      	bne.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e000      	b.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002a52:	2300      	movs	r3, #0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d00d      	beq.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a58:	4b41      	ldr	r3, [pc, #260]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a5c:	4a40      	ldr	r2, [pc, #256]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a62:	6593      	str	r3, [r2, #88]	; 0x58
 8002a64:	4b3e      	ldr	r3, [pc, #248]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a6c:	60bb      	str	r3, [r7, #8]
 8002a6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a70:	2301      	movs	r3, #1
 8002a72:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a74:	4b3b      	ldr	r3, [pc, #236]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a3a      	ldr	r2, [pc, #232]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002a7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a7e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002a80:	f7fe fc74 	bl	800136c <HAL_GetTick>
 8002a84:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a86:	e009      	b.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a88:	f7fe fc70 	bl	800136c <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d902      	bls.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	74fb      	strb	r3, [r7, #19]
        break;
 8002a9a:	e005      	b.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a9c:	4b31      	ldr	r3, [pc, #196]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d0ef      	beq.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002aa8:	7cfb      	ldrb	r3, [r7, #19]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d15c      	bne.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002aae:	4b2c      	ldr	r3, [pc, #176]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ab4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ab8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d01f      	beq.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ac6:	697a      	ldr	r2, [r7, #20]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d019      	beq.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002acc:	4b24      	ldr	r3, [pc, #144]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ad2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ad6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ad8:	4b21      	ldr	r3, [pc, #132]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ada:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ade:	4a20      	ldr	r2, [pc, #128]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ae0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ae4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ae8:	4b1d      	ldr	r3, [pc, #116]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aee:	4a1c      	ldr	r2, [pc, #112]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002af0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002af4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002af8:	4a19      	ldr	r2, [pc, #100]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	f003 0301 	and.w	r3, r3, #1
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d016      	beq.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b0a:	f7fe fc2f 	bl	800136c <HAL_GetTick>
 8002b0e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b10:	e00b      	b.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b12:	f7fe fc2b 	bl	800136c <HAL_GetTick>
 8002b16:	4602      	mov	r2, r0
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d902      	bls.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002b24:	2303      	movs	r3, #3
 8002b26:	74fb      	strb	r3, [r7, #19]
            break;
 8002b28:	e006      	b.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b2a:	4b0d      	ldr	r3, [pc, #52]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b30:	f003 0302 	and.w	r3, r3, #2
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d0ec      	beq.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002b38:	7cfb      	ldrb	r3, [r7, #19]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d10c      	bne.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b3e:	4b08      	ldr	r3, [pc, #32]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b44:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b4e:	4904      	ldr	r1, [pc, #16]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b50:	4313      	orrs	r3, r2
 8002b52:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002b56:	e009      	b.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002b58:	7cfb      	ldrb	r3, [r7, #19]
 8002b5a:	74bb      	strb	r3, [r7, #18]
 8002b5c:	e006      	b.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002b5e:	bf00      	nop
 8002b60:	40021000 	.word	0x40021000
 8002b64:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b68:	7cfb      	ldrb	r3, [r7, #19]
 8002b6a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b6c:	7c7b      	ldrb	r3, [r7, #17]
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d105      	bne.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b72:	4b9e      	ldr	r3, [pc, #632]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b76:	4a9d      	ldr	r2, [pc, #628]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b7c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0301 	and.w	r3, r3, #1
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d00a      	beq.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b8a:	4b98      	ldr	r3, [pc, #608]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b90:	f023 0203 	bic.w	r2, r3, #3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b98:	4994      	ldr	r1, [pc, #592]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0302 	and.w	r3, r3, #2
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d00a      	beq.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002bac:	4b8f      	ldr	r3, [pc, #572]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bb2:	f023 020c 	bic.w	r2, r3, #12
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bba:	498c      	ldr	r1, [pc, #560]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0304 	and.w	r3, r3, #4
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d00a      	beq.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002bce:	4b87      	ldr	r3, [pc, #540]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bd4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bdc:	4983      	ldr	r1, [pc, #524]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bde:	4313      	orrs	r3, r2
 8002be0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0308 	and.w	r3, r3, #8
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d00a      	beq.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002bf0:	4b7e      	ldr	r3, [pc, #504]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bf6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bfe:	497b      	ldr	r1, [pc, #492]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c00:	4313      	orrs	r3, r2
 8002c02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0310 	and.w	r3, r3, #16
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d00a      	beq.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002c12:	4b76      	ldr	r3, [pc, #472]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c18:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c20:	4972      	ldr	r1, [pc, #456]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c22:	4313      	orrs	r3, r2
 8002c24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 0320 	and.w	r3, r3, #32
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d00a      	beq.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c34:	4b6d      	ldr	r3, [pc, #436]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c3a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c42:	496a      	ldr	r1, [pc, #424]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d00a      	beq.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002c56:	4b65      	ldr	r3, [pc, #404]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c5c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c64:	4961      	ldr	r1, [pc, #388]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c66:	4313      	orrs	r3, r2
 8002c68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d00a      	beq.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002c78:	4b5c      	ldr	r3, [pc, #368]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c7e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c86:	4959      	ldr	r1, [pc, #356]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d00a      	beq.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c9a:	4b54      	ldr	r3, [pc, #336]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ca0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ca8:	4950      	ldr	r1, [pc, #320]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002caa:	4313      	orrs	r3, r2
 8002cac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d00a      	beq.n	8002cd2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002cbc:	4b4b      	ldr	r3, [pc, #300]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cc2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cca:	4948      	ldr	r1, [pc, #288]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d00a      	beq.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002cde:	4b43      	ldr	r3, [pc, #268]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ce4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cec:	493f      	ldr	r1, [pc, #252]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d028      	beq.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d00:	4b3a      	ldr	r3, [pc, #232]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d06:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d0e:	4937      	ldr	r1, [pc, #220]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d10:	4313      	orrs	r3, r2
 8002d12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d1e:	d106      	bne.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d20:	4b32      	ldr	r3, [pc, #200]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	4a31      	ldr	r2, [pc, #196]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d2a:	60d3      	str	r3, [r2, #12]
 8002d2c:	e011      	b.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d32:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002d36:	d10c      	bne.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	3304      	adds	r3, #4
 8002d3c:	2101      	movs	r1, #1
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f000 f8c8 	bl	8002ed4 <RCCEx_PLLSAI1_Config>
 8002d44:	4603      	mov	r3, r0
 8002d46:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002d48:	7cfb      	ldrb	r3, [r7, #19]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d001      	beq.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002d4e:	7cfb      	ldrb	r3, [r7, #19]
 8002d50:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d028      	beq.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002d5e:	4b23      	ldr	r3, [pc, #140]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d64:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d6c:	491f      	ldr	r1, [pc, #124]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d7c:	d106      	bne.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d7e:	4b1b      	ldr	r3, [pc, #108]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	4a1a      	ldr	r2, [pc, #104]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d88:	60d3      	str	r3, [r2, #12]
 8002d8a:	e011      	b.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d90:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002d94:	d10c      	bne.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	3304      	adds	r3, #4
 8002d9a:	2101      	movs	r1, #1
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f000 f899 	bl	8002ed4 <RCCEx_PLLSAI1_Config>
 8002da2:	4603      	mov	r3, r0
 8002da4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002da6:	7cfb      	ldrb	r3, [r7, #19]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d001      	beq.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002dac:	7cfb      	ldrb	r3, [r7, #19]
 8002dae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d02b      	beq.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002dbc:	4b0b      	ldr	r3, [pc, #44]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dc2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dca:	4908      	ldr	r1, [pc, #32]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dd6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002dda:	d109      	bne.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ddc:	4b03      	ldr	r3, [pc, #12]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	4a02      	ldr	r2, [pc, #8]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002de2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002de6:	60d3      	str	r3, [r2, #12]
 8002de8:	e014      	b.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002dea:	bf00      	nop
 8002dec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002df4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002df8:	d10c      	bne.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	3304      	adds	r3, #4
 8002dfe:	2101      	movs	r1, #1
 8002e00:	4618      	mov	r0, r3
 8002e02:	f000 f867 	bl	8002ed4 <RCCEx_PLLSAI1_Config>
 8002e06:	4603      	mov	r3, r0
 8002e08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e0a:	7cfb      	ldrb	r3, [r7, #19]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d001      	beq.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002e10:	7cfb      	ldrb	r3, [r7, #19]
 8002e12:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d02f      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e20:	4b2b      	ldr	r3, [pc, #172]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e26:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e2e:	4928      	ldr	r1, [pc, #160]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e30:	4313      	orrs	r3, r2
 8002e32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e3a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e3e:	d10d      	bne.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	3304      	adds	r3, #4
 8002e44:	2102      	movs	r1, #2
 8002e46:	4618      	mov	r0, r3
 8002e48:	f000 f844 	bl	8002ed4 <RCCEx_PLLSAI1_Config>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e50:	7cfb      	ldrb	r3, [r7, #19]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d014      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002e56:	7cfb      	ldrb	r3, [r7, #19]
 8002e58:	74bb      	strb	r3, [r7, #18]
 8002e5a:	e011      	b.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e64:	d10c      	bne.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	3320      	adds	r3, #32
 8002e6a:	2102      	movs	r1, #2
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f000 f925 	bl	80030bc <RCCEx_PLLSAI2_Config>
 8002e72:	4603      	mov	r3, r0
 8002e74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e76:	7cfb      	ldrb	r3, [r7, #19]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d001      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002e7c:	7cfb      	ldrb	r3, [r7, #19]
 8002e7e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00a      	beq.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002e8c:	4b10      	ldr	r3, [pc, #64]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e92:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e9a:	490d      	ldr	r1, [pc, #52]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d00b      	beq.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002eae:	4b08      	ldr	r3, [pc, #32]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eb4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ebe:	4904      	ldr	r1, [pc, #16]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002ec6:	7cbb      	ldrb	r3, [r7, #18]
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3718      	adds	r7, #24
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	40021000 	.word	0x40021000

08002ed4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b084      	sub	sp, #16
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002ee2:	4b75      	ldr	r3, [pc, #468]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ee4:	68db      	ldr	r3, [r3, #12]
 8002ee6:	f003 0303 	and.w	r3, r3, #3
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d018      	beq.n	8002f20 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002eee:	4b72      	ldr	r3, [pc, #456]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	f003 0203 	and.w	r2, r3, #3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d10d      	bne.n	8002f1a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
       ||
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d009      	beq.n	8002f1a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002f06:	4b6c      	ldr	r3, [pc, #432]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	091b      	lsrs	r3, r3, #4
 8002f0c:	f003 0307 	and.w	r3, r3, #7
 8002f10:	1c5a      	adds	r2, r3, #1
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	685b      	ldr	r3, [r3, #4]
       ||
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d047      	beq.n	8002faa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	73fb      	strb	r3, [r7, #15]
 8002f1e:	e044      	b.n	8002faa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2b03      	cmp	r3, #3
 8002f26:	d018      	beq.n	8002f5a <RCCEx_PLLSAI1_Config+0x86>
 8002f28:	2b03      	cmp	r3, #3
 8002f2a:	d825      	bhi.n	8002f78 <RCCEx_PLLSAI1_Config+0xa4>
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d002      	beq.n	8002f36 <RCCEx_PLLSAI1_Config+0x62>
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d009      	beq.n	8002f48 <RCCEx_PLLSAI1_Config+0x74>
 8002f34:	e020      	b.n	8002f78 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002f36:	4b60      	ldr	r3, [pc, #384]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0302 	and.w	r3, r3, #2
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d11d      	bne.n	8002f7e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f46:	e01a      	b.n	8002f7e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002f48:	4b5b      	ldr	r3, [pc, #364]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d116      	bne.n	8002f82 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f58:	e013      	b.n	8002f82 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002f5a:	4b57      	ldr	r3, [pc, #348]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d10f      	bne.n	8002f86 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002f66:	4b54      	ldr	r3, [pc, #336]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d109      	bne.n	8002f86 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002f76:	e006      	b.n	8002f86 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	73fb      	strb	r3, [r7, #15]
      break;
 8002f7c:	e004      	b.n	8002f88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002f7e:	bf00      	nop
 8002f80:	e002      	b.n	8002f88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002f82:	bf00      	nop
 8002f84:	e000      	b.n	8002f88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002f86:	bf00      	nop
    }

    if(status == HAL_OK)
 8002f88:	7bfb      	ldrb	r3, [r7, #15]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d10d      	bne.n	8002faa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002f8e:	4b4a      	ldr	r3, [pc, #296]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6819      	ldr	r1, [r3, #0]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	3b01      	subs	r3, #1
 8002fa0:	011b      	lsls	r3, r3, #4
 8002fa2:	430b      	orrs	r3, r1
 8002fa4:	4944      	ldr	r1, [pc, #272]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002faa:	7bfb      	ldrb	r3, [r7, #15]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d17d      	bne.n	80030ac <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002fb0:	4b41      	ldr	r3, [pc, #260]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a40      	ldr	r2, [pc, #256]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fb6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002fba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fbc:	f7fe f9d6 	bl	800136c <HAL_GetTick>
 8002fc0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002fc2:	e009      	b.n	8002fd8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002fc4:	f7fe f9d2 	bl	800136c <HAL_GetTick>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	2b02      	cmp	r3, #2
 8002fd0:	d902      	bls.n	8002fd8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	73fb      	strb	r3, [r7, #15]
        break;
 8002fd6:	e005      	b.n	8002fe4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002fd8:	4b37      	ldr	r3, [pc, #220]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d1ef      	bne.n	8002fc4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002fe4:	7bfb      	ldrb	r3, [r7, #15]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d160      	bne.n	80030ac <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d111      	bne.n	8003014 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ff0:	4b31      	ldr	r3, [pc, #196]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ff2:	691b      	ldr	r3, [r3, #16]
 8002ff4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002ff8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	6892      	ldr	r2, [r2, #8]
 8003000:	0211      	lsls	r1, r2, #8
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	68d2      	ldr	r2, [r2, #12]
 8003006:	0912      	lsrs	r2, r2, #4
 8003008:	0452      	lsls	r2, r2, #17
 800300a:	430a      	orrs	r2, r1
 800300c:	492a      	ldr	r1, [pc, #168]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800300e:	4313      	orrs	r3, r2
 8003010:	610b      	str	r3, [r1, #16]
 8003012:	e027      	b.n	8003064 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d112      	bne.n	8003040 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800301a:	4b27      	ldr	r3, [pc, #156]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800301c:	691b      	ldr	r3, [r3, #16]
 800301e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003022:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	6892      	ldr	r2, [r2, #8]
 800302a:	0211      	lsls	r1, r2, #8
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	6912      	ldr	r2, [r2, #16]
 8003030:	0852      	lsrs	r2, r2, #1
 8003032:	3a01      	subs	r2, #1
 8003034:	0552      	lsls	r2, r2, #21
 8003036:	430a      	orrs	r2, r1
 8003038:	491f      	ldr	r1, [pc, #124]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800303a:	4313      	orrs	r3, r2
 800303c:	610b      	str	r3, [r1, #16]
 800303e:	e011      	b.n	8003064 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003040:	4b1d      	ldr	r3, [pc, #116]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003042:	691b      	ldr	r3, [r3, #16]
 8003044:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003048:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	6892      	ldr	r2, [r2, #8]
 8003050:	0211      	lsls	r1, r2, #8
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	6952      	ldr	r2, [r2, #20]
 8003056:	0852      	lsrs	r2, r2, #1
 8003058:	3a01      	subs	r2, #1
 800305a:	0652      	lsls	r2, r2, #25
 800305c:	430a      	orrs	r2, r1
 800305e:	4916      	ldr	r1, [pc, #88]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003060:	4313      	orrs	r3, r2
 8003062:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003064:	4b14      	ldr	r3, [pc, #80]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a13      	ldr	r2, [pc, #76]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800306a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800306e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003070:	f7fe f97c 	bl	800136c <HAL_GetTick>
 8003074:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003076:	e009      	b.n	800308c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003078:	f7fe f978 	bl	800136c <HAL_GetTick>
 800307c:	4602      	mov	r2, r0
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	1ad3      	subs	r3, r2, r3
 8003082:	2b02      	cmp	r3, #2
 8003084:	d902      	bls.n	800308c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003086:	2303      	movs	r3, #3
 8003088:	73fb      	strb	r3, [r7, #15]
          break;
 800308a:	e005      	b.n	8003098 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800308c:	4b0a      	ldr	r3, [pc, #40]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d0ef      	beq.n	8003078 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003098:	7bfb      	ldrb	r3, [r7, #15]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d106      	bne.n	80030ac <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800309e:	4b06      	ldr	r3, [pc, #24]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030a0:	691a      	ldr	r2, [r3, #16]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	699b      	ldr	r3, [r3, #24]
 80030a6:	4904      	ldr	r1, [pc, #16]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030a8:	4313      	orrs	r3, r2
 80030aa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80030ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3710      	adds	r7, #16
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	40021000 	.word	0x40021000

080030bc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b084      	sub	sp, #16
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80030c6:	2300      	movs	r3, #0
 80030c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80030ca:	4b6a      	ldr	r3, [pc, #424]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	f003 0303 	and.w	r3, r3, #3
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d018      	beq.n	8003108 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80030d6:	4b67      	ldr	r3, [pc, #412]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	f003 0203 	and.w	r2, r3, #3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d10d      	bne.n	8003102 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
       ||
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d009      	beq.n	8003102 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80030ee:	4b61      	ldr	r3, [pc, #388]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	091b      	lsrs	r3, r3, #4
 80030f4:	f003 0307 	and.w	r3, r3, #7
 80030f8:	1c5a      	adds	r2, r3, #1
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
       ||
 80030fe:	429a      	cmp	r2, r3
 8003100:	d047      	beq.n	8003192 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	73fb      	strb	r3, [r7, #15]
 8003106:	e044      	b.n	8003192 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2b03      	cmp	r3, #3
 800310e:	d018      	beq.n	8003142 <RCCEx_PLLSAI2_Config+0x86>
 8003110:	2b03      	cmp	r3, #3
 8003112:	d825      	bhi.n	8003160 <RCCEx_PLLSAI2_Config+0xa4>
 8003114:	2b01      	cmp	r3, #1
 8003116:	d002      	beq.n	800311e <RCCEx_PLLSAI2_Config+0x62>
 8003118:	2b02      	cmp	r3, #2
 800311a:	d009      	beq.n	8003130 <RCCEx_PLLSAI2_Config+0x74>
 800311c:	e020      	b.n	8003160 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800311e:	4b55      	ldr	r3, [pc, #340]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0302 	and.w	r3, r3, #2
 8003126:	2b00      	cmp	r3, #0
 8003128:	d11d      	bne.n	8003166 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800312e:	e01a      	b.n	8003166 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003130:	4b50      	ldr	r3, [pc, #320]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003138:	2b00      	cmp	r3, #0
 800313a:	d116      	bne.n	800316a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003140:	e013      	b.n	800316a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003142:	4b4c      	ldr	r3, [pc, #304]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d10f      	bne.n	800316e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800314e:	4b49      	ldr	r3, [pc, #292]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d109      	bne.n	800316e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800315e:	e006      	b.n	800316e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	73fb      	strb	r3, [r7, #15]
      break;
 8003164:	e004      	b.n	8003170 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003166:	bf00      	nop
 8003168:	e002      	b.n	8003170 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800316a:	bf00      	nop
 800316c:	e000      	b.n	8003170 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800316e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003170:	7bfb      	ldrb	r3, [r7, #15]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d10d      	bne.n	8003192 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003176:	4b3f      	ldr	r3, [pc, #252]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003178:	68db      	ldr	r3, [r3, #12]
 800317a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6819      	ldr	r1, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	3b01      	subs	r3, #1
 8003188:	011b      	lsls	r3, r3, #4
 800318a:	430b      	orrs	r3, r1
 800318c:	4939      	ldr	r1, [pc, #228]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 800318e:	4313      	orrs	r3, r2
 8003190:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003192:	7bfb      	ldrb	r3, [r7, #15]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d167      	bne.n	8003268 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003198:	4b36      	ldr	r3, [pc, #216]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a35      	ldr	r2, [pc, #212]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 800319e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031a4:	f7fe f8e2 	bl	800136c <HAL_GetTick>
 80031a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80031aa:	e009      	b.n	80031c0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80031ac:	f7fe f8de 	bl	800136c <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	2b02      	cmp	r3, #2
 80031b8:	d902      	bls.n	80031c0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	73fb      	strb	r3, [r7, #15]
        break;
 80031be:	e005      	b.n	80031cc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80031c0:	4b2c      	ldr	r3, [pc, #176]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d1ef      	bne.n	80031ac <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80031cc:	7bfb      	ldrb	r3, [r7, #15]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d14a      	bne.n	8003268 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d111      	bne.n	80031fc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80031d8:	4b26      	ldr	r3, [pc, #152]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031da:	695b      	ldr	r3, [r3, #20]
 80031dc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80031e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031e4:	687a      	ldr	r2, [r7, #4]
 80031e6:	6892      	ldr	r2, [r2, #8]
 80031e8:	0211      	lsls	r1, r2, #8
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	68d2      	ldr	r2, [r2, #12]
 80031ee:	0912      	lsrs	r2, r2, #4
 80031f0:	0452      	lsls	r2, r2, #17
 80031f2:	430a      	orrs	r2, r1
 80031f4:	491f      	ldr	r1, [pc, #124]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031f6:	4313      	orrs	r3, r2
 80031f8:	614b      	str	r3, [r1, #20]
 80031fa:	e011      	b.n	8003220 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80031fc:	4b1d      	ldr	r3, [pc, #116]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031fe:	695b      	ldr	r3, [r3, #20]
 8003200:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003204:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	6892      	ldr	r2, [r2, #8]
 800320c:	0211      	lsls	r1, r2, #8
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	6912      	ldr	r2, [r2, #16]
 8003212:	0852      	lsrs	r2, r2, #1
 8003214:	3a01      	subs	r2, #1
 8003216:	0652      	lsls	r2, r2, #25
 8003218:	430a      	orrs	r2, r1
 800321a:	4916      	ldr	r1, [pc, #88]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 800321c:	4313      	orrs	r3, r2
 800321e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003220:	4b14      	ldr	r3, [pc, #80]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a13      	ldr	r2, [pc, #76]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003226:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800322a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800322c:	f7fe f89e 	bl	800136c <HAL_GetTick>
 8003230:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003232:	e009      	b.n	8003248 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003234:	f7fe f89a 	bl	800136c <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	2b02      	cmp	r3, #2
 8003240:	d902      	bls.n	8003248 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	73fb      	strb	r3, [r7, #15]
          break;
 8003246:	e005      	b.n	8003254 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003248:	4b0a      	ldr	r3, [pc, #40]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d0ef      	beq.n	8003234 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003254:	7bfb      	ldrb	r3, [r7, #15]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d106      	bne.n	8003268 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800325a:	4b06      	ldr	r3, [pc, #24]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 800325c:	695a      	ldr	r2, [r3, #20]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	695b      	ldr	r3, [r3, #20]
 8003262:	4904      	ldr	r1, [pc, #16]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003264:	4313      	orrs	r3, r2
 8003266:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003268:	7bfb      	ldrb	r3, [r7, #15]
}
 800326a:	4618      	mov	r0, r3
 800326c:	3710      	adds	r7, #16
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	40021000 	.word	0x40021000

08003278 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d101      	bne.n	800328a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e095      	b.n	80033b6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800328e:	2b00      	cmp	r3, #0
 8003290:	d108      	bne.n	80032a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800329a:	d009      	beq.n	80032b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2200      	movs	r2, #0
 80032a0:	61da      	str	r2, [r3, #28]
 80032a2:	e005      	b.n	80032b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2200      	movs	r2, #0
 80032b4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d106      	bne.n	80032d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f7fd fd66 	bl	8000d9c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2202      	movs	r2, #2
 80032d4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032e6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80032f0:	d902      	bls.n	80032f8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80032f2:	2300      	movs	r3, #0
 80032f4:	60fb      	str	r3, [r7, #12]
 80032f6:	e002      	b.n	80032fe <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80032f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032fc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	68db      	ldr	r3, [r3, #12]
 8003302:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003306:	d007      	beq.n	8003318 <HAL_SPI_Init+0xa0>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003310:	d002      	beq.n	8003318 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003328:	431a      	orrs	r2, r3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	691b      	ldr	r3, [r3, #16]
 800332e:	f003 0302 	and.w	r3, r3, #2
 8003332:	431a      	orrs	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	695b      	ldr	r3, [r3, #20]
 8003338:	f003 0301 	and.w	r3, r3, #1
 800333c:	431a      	orrs	r2, r3
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	699b      	ldr	r3, [r3, #24]
 8003342:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003346:	431a      	orrs	r2, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	69db      	ldr	r3, [r3, #28]
 800334c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003350:	431a      	orrs	r2, r3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a1b      	ldr	r3, [r3, #32]
 8003356:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800335a:	ea42 0103 	orr.w	r1, r2, r3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003362:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	430a      	orrs	r2, r1
 800336c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	699b      	ldr	r3, [r3, #24]
 8003372:	0c1b      	lsrs	r3, r3, #16
 8003374:	f003 0204 	and.w	r2, r3, #4
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337c:	f003 0310 	and.w	r3, r3, #16
 8003380:	431a      	orrs	r2, r3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003386:	f003 0308 	and.w	r3, r3, #8
 800338a:	431a      	orrs	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	68db      	ldr	r3, [r3, #12]
 8003390:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003394:	ea42 0103 	orr.w	r1, r2, r3
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	430a      	orrs	r2, r1
 80033a4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3710      	adds	r7, #16
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}

080033be <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033be:	b580      	push	{r7, lr}
 80033c0:	b088      	sub	sp, #32
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	60f8      	str	r0, [r7, #12]
 80033c6:	60b9      	str	r1, [r7, #8]
 80033c8:	603b      	str	r3, [r7, #0]
 80033ca:	4613      	mov	r3, r2
 80033cc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80033ce:	2300      	movs	r3, #0
 80033d0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d101      	bne.n	80033e0 <HAL_SPI_Transmit+0x22>
 80033dc:	2302      	movs	r3, #2
 80033de:	e158      	b.n	8003692 <HAL_SPI_Transmit+0x2d4>
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2201      	movs	r2, #1
 80033e4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033e8:	f7fd ffc0 	bl	800136c <HAL_GetTick>
 80033ec:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80033ee:	88fb      	ldrh	r3, [r7, #6]
 80033f0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d002      	beq.n	8003404 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80033fe:	2302      	movs	r3, #2
 8003400:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003402:	e13d      	b.n	8003680 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d002      	beq.n	8003410 <HAL_SPI_Transmit+0x52>
 800340a:	88fb      	ldrh	r3, [r7, #6]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d102      	bne.n	8003416 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003414:	e134      	b.n	8003680 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2203      	movs	r2, #3
 800341a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2200      	movs	r2, #0
 8003422:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	68ba      	ldr	r2, [r7, #8]
 8003428:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	88fa      	ldrh	r2, [r7, #6]
 800342e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	88fa      	ldrh	r2, [r7, #6]
 8003434:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2200      	movs	r2, #0
 800343a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2200      	movs	r2, #0
 8003440:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2200      	movs	r2, #0
 8003448:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2200      	movs	r2, #0
 8003450:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2200      	movs	r2, #0
 8003456:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003460:	d10f      	bne.n	8003482 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003470:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003480:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800348c:	2b40      	cmp	r3, #64	; 0x40
 800348e:	d007      	beq.n	80034a0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800349e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80034a8:	d94b      	bls.n	8003542 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d002      	beq.n	80034b8 <HAL_SPI_Transmit+0xfa>
 80034b2:	8afb      	ldrh	r3, [r7, #22]
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d13e      	bne.n	8003536 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034bc:	881a      	ldrh	r2, [r3, #0]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034c8:	1c9a      	adds	r2, r3, #2
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	3b01      	subs	r3, #1
 80034d6:	b29a      	uxth	r2, r3
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80034dc:	e02b      	b.n	8003536 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	f003 0302 	and.w	r3, r3, #2
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d112      	bne.n	8003512 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034f0:	881a      	ldrh	r2, [r3, #0]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034fc:	1c9a      	adds	r2, r3, #2
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003506:	b29b      	uxth	r3, r3
 8003508:	3b01      	subs	r3, #1
 800350a:	b29a      	uxth	r2, r3
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003510:	e011      	b.n	8003536 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003512:	f7fd ff2b 	bl	800136c <HAL_GetTick>
 8003516:	4602      	mov	r2, r0
 8003518:	69bb      	ldr	r3, [r7, #24]
 800351a:	1ad3      	subs	r3, r2, r3
 800351c:	683a      	ldr	r2, [r7, #0]
 800351e:	429a      	cmp	r2, r3
 8003520:	d803      	bhi.n	800352a <HAL_SPI_Transmit+0x16c>
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003528:	d102      	bne.n	8003530 <HAL_SPI_Transmit+0x172>
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d102      	bne.n	8003536 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8003530:	2303      	movs	r3, #3
 8003532:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003534:	e0a4      	b.n	8003680 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800353a:	b29b      	uxth	r3, r3
 800353c:	2b00      	cmp	r3, #0
 800353e:	d1ce      	bne.n	80034de <HAL_SPI_Transmit+0x120>
 8003540:	e07c      	b.n	800363c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d002      	beq.n	8003550 <HAL_SPI_Transmit+0x192>
 800354a:	8afb      	ldrh	r3, [r7, #22]
 800354c:	2b01      	cmp	r3, #1
 800354e:	d170      	bne.n	8003632 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003554:	b29b      	uxth	r3, r3
 8003556:	2b01      	cmp	r3, #1
 8003558:	d912      	bls.n	8003580 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800355e:	881a      	ldrh	r2, [r3, #0]
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800356a:	1c9a      	adds	r2, r3, #2
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003574:	b29b      	uxth	r3, r3
 8003576:	3b02      	subs	r3, #2
 8003578:	b29a      	uxth	r2, r3
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800357e:	e058      	b.n	8003632 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	330c      	adds	r3, #12
 800358a:	7812      	ldrb	r2, [r2, #0]
 800358c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003592:	1c5a      	adds	r2, r3, #1
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800359c:	b29b      	uxth	r3, r3
 800359e:	3b01      	subs	r3, #1
 80035a0:	b29a      	uxth	r2, r3
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80035a6:	e044      	b.n	8003632 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	f003 0302 	and.w	r3, r3, #2
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	d12b      	bne.n	800360e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035ba:	b29b      	uxth	r3, r3
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d912      	bls.n	80035e6 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035c4:	881a      	ldrh	r2, [r3, #0]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035d0:	1c9a      	adds	r2, r3, #2
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035da:	b29b      	uxth	r3, r3
 80035dc:	3b02      	subs	r3, #2
 80035de:	b29a      	uxth	r2, r3
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80035e4:	e025      	b.n	8003632 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	330c      	adds	r3, #12
 80035f0:	7812      	ldrb	r2, [r2, #0]
 80035f2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035f8:	1c5a      	adds	r2, r3, #1
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003602:	b29b      	uxth	r3, r3
 8003604:	3b01      	subs	r3, #1
 8003606:	b29a      	uxth	r2, r3
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800360c:	e011      	b.n	8003632 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800360e:	f7fd fead 	bl	800136c <HAL_GetTick>
 8003612:	4602      	mov	r2, r0
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	1ad3      	subs	r3, r2, r3
 8003618:	683a      	ldr	r2, [r7, #0]
 800361a:	429a      	cmp	r2, r3
 800361c:	d803      	bhi.n	8003626 <HAL_SPI_Transmit+0x268>
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003624:	d102      	bne.n	800362c <HAL_SPI_Transmit+0x26e>
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d102      	bne.n	8003632 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800362c:	2303      	movs	r3, #3
 800362e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003630:	e026      	b.n	8003680 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003636:	b29b      	uxth	r3, r3
 8003638:	2b00      	cmp	r3, #0
 800363a:	d1b5      	bne.n	80035a8 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800363c:	69ba      	ldr	r2, [r7, #24]
 800363e:	6839      	ldr	r1, [r7, #0]
 8003640:	68f8      	ldr	r0, [r7, #12]
 8003642:	f000 fce3 	bl	800400c <SPI_EndRxTxTransaction>
 8003646:	4603      	mov	r3, r0
 8003648:	2b00      	cmp	r3, #0
 800364a:	d002      	beq.n	8003652 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2220      	movs	r2, #32
 8003650:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d10a      	bne.n	8003670 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800365a:	2300      	movs	r3, #0
 800365c:	613b      	str	r3, [r7, #16]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	613b      	str	r3, [r7, #16]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	613b      	str	r3, [r7, #16]
 800366e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003674:	2b00      	cmp	r3, #0
 8003676:	d002      	beq.n	800367e <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	77fb      	strb	r3, [r7, #31]
 800367c:	e000      	b.n	8003680 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800367e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003690:	7ffb      	ldrb	r3, [r7, #31]
}
 8003692:	4618      	mov	r0, r3
 8003694:	3720      	adds	r7, #32
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}

0800369a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800369a:	b580      	push	{r7, lr}
 800369c:	b088      	sub	sp, #32
 800369e:	af02      	add	r7, sp, #8
 80036a0:	60f8      	str	r0, [r7, #12]
 80036a2:	60b9      	str	r1, [r7, #8]
 80036a4:	603b      	str	r3, [r7, #0]
 80036a6:	4613      	mov	r3, r2
 80036a8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80036aa:	2300      	movs	r3, #0
 80036ac:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80036b6:	d112      	bne.n	80036de <HAL_SPI_Receive+0x44>
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d10e      	bne.n	80036de <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2204      	movs	r2, #4
 80036c4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80036c8:	88fa      	ldrh	r2, [r7, #6]
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	9300      	str	r3, [sp, #0]
 80036ce:	4613      	mov	r3, r2
 80036d0:	68ba      	ldr	r2, [r7, #8]
 80036d2:	68b9      	ldr	r1, [r7, #8]
 80036d4:	68f8      	ldr	r0, [r7, #12]
 80036d6:	f000 f910 	bl	80038fa <HAL_SPI_TransmitReceive>
 80036da:	4603      	mov	r3, r0
 80036dc:	e109      	b.n	80038f2 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d101      	bne.n	80036ec <HAL_SPI_Receive+0x52>
 80036e8:	2302      	movs	r3, #2
 80036ea:	e102      	b.n	80038f2 <HAL_SPI_Receive+0x258>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80036f4:	f7fd fe3a 	bl	800136c <HAL_GetTick>
 80036f8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003700:	b2db      	uxtb	r3, r3
 8003702:	2b01      	cmp	r3, #1
 8003704:	d002      	beq.n	800370c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003706:	2302      	movs	r3, #2
 8003708:	75fb      	strb	r3, [r7, #23]
    goto error;
 800370a:	e0e9      	b.n	80038e0 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d002      	beq.n	8003718 <HAL_SPI_Receive+0x7e>
 8003712:	88fb      	ldrh	r3, [r7, #6]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d102      	bne.n	800371e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800371c:	e0e0      	b.n	80038e0 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2204      	movs	r2, #4
 8003722:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	68ba      	ldr	r2, [r7, #8]
 8003730:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	88fa      	ldrh	r2, [r7, #6]
 8003736:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	88fa      	ldrh	r2, [r7, #6]
 800373e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2200      	movs	r2, #0
 800374c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2200      	movs	r2, #0
 8003752:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2200      	movs	r2, #0
 8003758:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2200      	movs	r2, #0
 800375e:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003768:	d908      	bls.n	800377c <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	685a      	ldr	r2, [r3, #4]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003778:	605a      	str	r2, [r3, #4]
 800377a:	e007      	b.n	800378c <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	685a      	ldr	r2, [r3, #4]
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800378a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003794:	d10f      	bne.n	80037b6 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037a4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80037b4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037c0:	2b40      	cmp	r3, #64	; 0x40
 80037c2:	d007      	beq.n	80037d4 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80037d2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80037dc:	d867      	bhi.n	80038ae <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80037de:	e030      	b.n	8003842 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	f003 0301 	and.w	r3, r3, #1
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	d117      	bne.n	800381e <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f103 020c 	add.w	r2, r3, #12
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fa:	7812      	ldrb	r2, [r2, #0]
 80037fc:	b2d2      	uxtb	r2, r2
 80037fe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003804:	1c5a      	adds	r2, r3, #1
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003810:	b29b      	uxth	r3, r3
 8003812:	3b01      	subs	r3, #1
 8003814:	b29a      	uxth	r2, r3
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800381c:	e011      	b.n	8003842 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800381e:	f7fd fda5 	bl	800136c <HAL_GetTick>
 8003822:	4602      	mov	r2, r0
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	1ad3      	subs	r3, r2, r3
 8003828:	683a      	ldr	r2, [r7, #0]
 800382a:	429a      	cmp	r2, r3
 800382c:	d803      	bhi.n	8003836 <HAL_SPI_Receive+0x19c>
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003834:	d102      	bne.n	800383c <HAL_SPI_Receive+0x1a2>
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d102      	bne.n	8003842 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800383c:	2303      	movs	r3, #3
 800383e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003840:	e04e      	b.n	80038e0 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003848:	b29b      	uxth	r3, r3
 800384a:	2b00      	cmp	r3, #0
 800384c:	d1c8      	bne.n	80037e0 <HAL_SPI_Receive+0x146>
 800384e:	e034      	b.n	80038ba <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	f003 0301 	and.w	r3, r3, #1
 800385a:	2b01      	cmp	r3, #1
 800385c:	d115      	bne.n	800388a <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	68da      	ldr	r2, [r3, #12]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003868:	b292      	uxth	r2, r2
 800386a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003870:	1c9a      	adds	r2, r3, #2
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800387c:	b29b      	uxth	r3, r3
 800387e:	3b01      	subs	r3, #1
 8003880:	b29a      	uxth	r2, r3
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003888:	e011      	b.n	80038ae <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800388a:	f7fd fd6f 	bl	800136c <HAL_GetTick>
 800388e:	4602      	mov	r2, r0
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	683a      	ldr	r2, [r7, #0]
 8003896:	429a      	cmp	r2, r3
 8003898:	d803      	bhi.n	80038a2 <HAL_SPI_Receive+0x208>
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038a0:	d102      	bne.n	80038a8 <HAL_SPI_Receive+0x20e>
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d102      	bne.n	80038ae <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 80038a8:	2303      	movs	r3, #3
 80038aa:	75fb      	strb	r3, [r7, #23]
          goto error;
 80038ac:	e018      	b.n	80038e0 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d1ca      	bne.n	8003850 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80038ba:	693a      	ldr	r2, [r7, #16]
 80038bc:	6839      	ldr	r1, [r7, #0]
 80038be:	68f8      	ldr	r0, [r7, #12]
 80038c0:	f000 fb4c 	bl	8003f5c <SPI_EndRxTransaction>
 80038c4:	4603      	mov	r3, r0
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d002      	beq.n	80038d0 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2220      	movs	r2, #32
 80038ce:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d002      	beq.n	80038de <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	75fb      	strb	r3, [r7, #23]
 80038dc:	e000      	b.n	80038e0 <HAL_SPI_Receive+0x246>
  }

error :
 80038de:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80038f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3718      	adds	r7, #24
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}

080038fa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80038fa:	b580      	push	{r7, lr}
 80038fc:	b08a      	sub	sp, #40	; 0x28
 80038fe:	af00      	add	r7, sp, #0
 8003900:	60f8      	str	r0, [r7, #12]
 8003902:	60b9      	str	r1, [r7, #8]
 8003904:	607a      	str	r2, [r7, #4]
 8003906:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003908:	2301      	movs	r3, #1
 800390a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800390c:	2300      	movs	r3, #0
 800390e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003918:	2b01      	cmp	r3, #1
 800391a:	d101      	bne.n	8003920 <HAL_SPI_TransmitReceive+0x26>
 800391c:	2302      	movs	r3, #2
 800391e:	e1fb      	b.n	8003d18 <HAL_SPI_TransmitReceive+0x41e>
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003928:	f7fd fd20 	bl	800136c <HAL_GetTick>
 800392c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003934:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800393c:	887b      	ldrh	r3, [r7, #2]
 800393e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003940:	887b      	ldrh	r3, [r7, #2]
 8003942:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003944:	7efb      	ldrb	r3, [r7, #27]
 8003946:	2b01      	cmp	r3, #1
 8003948:	d00e      	beq.n	8003968 <HAL_SPI_TransmitReceive+0x6e>
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003950:	d106      	bne.n	8003960 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d102      	bne.n	8003960 <HAL_SPI_TransmitReceive+0x66>
 800395a:	7efb      	ldrb	r3, [r7, #27]
 800395c:	2b04      	cmp	r3, #4
 800395e:	d003      	beq.n	8003968 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003960:	2302      	movs	r3, #2
 8003962:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003966:	e1cd      	b.n	8003d04 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d005      	beq.n	800397a <HAL_SPI_TransmitReceive+0x80>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d002      	beq.n	800397a <HAL_SPI_TransmitReceive+0x80>
 8003974:	887b      	ldrh	r3, [r7, #2]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d103      	bne.n	8003982 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003980:	e1c0      	b.n	8003d04 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003988:	b2db      	uxtb	r3, r3
 800398a:	2b04      	cmp	r3, #4
 800398c:	d003      	beq.n	8003996 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2205      	movs	r2, #5
 8003992:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2200      	movs	r2, #0
 800399a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	887a      	ldrh	r2, [r7, #2]
 80039a6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	887a      	ldrh	r2, [r7, #2]
 80039ae:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	68ba      	ldr	r2, [r7, #8]
 80039b6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	887a      	ldrh	r2, [r7, #2]
 80039bc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	887a      	ldrh	r2, [r7, #2]
 80039c2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2200      	movs	r2, #0
 80039c8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2200      	movs	r2, #0
 80039ce:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80039d8:	d802      	bhi.n	80039e0 <HAL_SPI_TransmitReceive+0xe6>
 80039da:	8a3b      	ldrh	r3, [r7, #16]
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d908      	bls.n	80039f2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	685a      	ldr	r2, [r3, #4]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80039ee:	605a      	str	r2, [r3, #4]
 80039f0:	e007      	b.n	8003a02 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	685a      	ldr	r2, [r3, #4]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003a00:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a0c:	2b40      	cmp	r3, #64	; 0x40
 8003a0e:	d007      	beq.n	8003a20 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a1e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a28:	d97c      	bls.n	8003b24 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d002      	beq.n	8003a38 <HAL_SPI_TransmitReceive+0x13e>
 8003a32:	8a7b      	ldrh	r3, [r7, #18]
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d169      	bne.n	8003b0c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a3c:	881a      	ldrh	r2, [r3, #0]
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a48:	1c9a      	adds	r2, r3, #2
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a52:	b29b      	uxth	r3, r3
 8003a54:	3b01      	subs	r3, #1
 8003a56:	b29a      	uxth	r2, r3
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a5c:	e056      	b.n	8003b0c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	f003 0302 	and.w	r3, r3, #2
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d11b      	bne.n	8003aa4 <HAL_SPI_TransmitReceive+0x1aa>
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a70:	b29b      	uxth	r3, r3
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d016      	beq.n	8003aa4 <HAL_SPI_TransmitReceive+0x1aa>
 8003a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d113      	bne.n	8003aa4 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a80:	881a      	ldrh	r2, [r3, #0]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a8c:	1c9a      	adds	r2, r3, #2
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	3b01      	subs	r3, #1
 8003a9a:	b29a      	uxth	r2, r3
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	f003 0301 	and.w	r3, r3, #1
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d11c      	bne.n	8003aec <HAL_SPI_TransmitReceive+0x1f2>
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003ab8:	b29b      	uxth	r3, r3
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d016      	beq.n	8003aec <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	68da      	ldr	r2, [r3, #12]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac8:	b292      	uxth	r2, r2
 8003aca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad0:	1c9a      	adds	r2, r3, #2
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	3b01      	subs	r3, #1
 8003ae0:	b29a      	uxth	r2, r3
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003aec:	f7fd fc3e 	bl	800136c <HAL_GetTick>
 8003af0:	4602      	mov	r2, r0
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d807      	bhi.n	8003b0c <HAL_SPI_TransmitReceive+0x212>
 8003afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003afe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b02:	d003      	beq.n	8003b0c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003b0a:	e0fb      	b.n	8003d04 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d1a3      	bne.n	8003a5e <HAL_SPI_TransmitReceive+0x164>
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003b1c:	b29b      	uxth	r3, r3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d19d      	bne.n	8003a5e <HAL_SPI_TransmitReceive+0x164>
 8003b22:	e0df      	b.n	8003ce4 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d003      	beq.n	8003b34 <HAL_SPI_TransmitReceive+0x23a>
 8003b2c:	8a7b      	ldrh	r3, [r7, #18]
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	f040 80cb 	bne.w	8003cca <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b38:	b29b      	uxth	r3, r3
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d912      	bls.n	8003b64 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b42:	881a      	ldrh	r2, [r3, #0]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b4e:	1c9a      	adds	r2, r3, #2
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	3b02      	subs	r3, #2
 8003b5c:	b29a      	uxth	r2, r3
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003b62:	e0b2      	b.n	8003cca <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	330c      	adds	r3, #12
 8003b6e:	7812      	ldrb	r2, [r2, #0]
 8003b70:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b76:	1c5a      	adds	r2, r3, #1
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	3b01      	subs	r3, #1
 8003b84:	b29a      	uxth	r2, r3
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b8a:	e09e      	b.n	8003cca <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	d134      	bne.n	8003c04 <HAL_SPI_TransmitReceive+0x30a>
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d02f      	beq.n	8003c04 <HAL_SPI_TransmitReceive+0x30a>
 8003ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d12c      	bne.n	8003c04 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bae:	b29b      	uxth	r3, r3
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d912      	bls.n	8003bda <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bb8:	881a      	ldrh	r2, [r3, #0]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bc4:	1c9a      	adds	r2, r3, #2
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	3b02      	subs	r3, #2
 8003bd2:	b29a      	uxth	r2, r3
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003bd8:	e012      	b.n	8003c00 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	330c      	adds	r3, #12
 8003be4:	7812      	ldrb	r2, [r2, #0]
 8003be6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bec:	1c5a      	adds	r2, r3, #1
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	3b01      	subs	r3, #1
 8003bfa:	b29a      	uxth	r2, r3
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003c00:	2300      	movs	r3, #0
 8003c02:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	f003 0301 	and.w	r3, r3, #1
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d148      	bne.n	8003ca4 <HAL_SPI_TransmitReceive+0x3aa>
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003c18:	b29b      	uxth	r3, r3
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d042      	beq.n	8003ca4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d923      	bls.n	8003c72 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	68da      	ldr	r2, [r3, #12]
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c34:	b292      	uxth	r2, r2
 8003c36:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3c:	1c9a      	adds	r2, r3, #2
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	3b02      	subs	r3, #2
 8003c4c:	b29a      	uxth	r2, r3
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003c5a:	b29b      	uxth	r3, r3
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d81f      	bhi.n	8003ca0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	685a      	ldr	r2, [r3, #4]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003c6e:	605a      	str	r2, [r3, #4]
 8003c70:	e016      	b.n	8003ca0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f103 020c 	add.w	r2, r3, #12
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7e:	7812      	ldrb	r2, [r2, #0]
 8003c80:	b2d2      	uxtb	r2, r2
 8003c82:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c88:	1c5a      	adds	r2, r3, #1
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	3b01      	subs	r3, #1
 8003c98:	b29a      	uxth	r2, r3
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003ca4:	f7fd fb62 	bl	800136c <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d803      	bhi.n	8003cbc <HAL_SPI_TransmitReceive+0x3c2>
 8003cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cba:	d102      	bne.n	8003cc2 <HAL_SPI_TransmitReceive+0x3c8>
 8003cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d103      	bne.n	8003cca <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003cc8:	e01c      	b.n	8003d04 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	f47f af5b 	bne.w	8003b8c <HAL_SPI_TransmitReceive+0x292>
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	f47f af54 	bne.w	8003b8c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003ce4:	69fa      	ldr	r2, [r7, #28]
 8003ce6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	f000 f98f 	bl	800400c <SPI_EndRxTxTransaction>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d006      	beq.n	8003d02 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2220      	movs	r2, #32
 8003cfe:	661a      	str	r2, [r3, #96]	; 0x60
 8003d00:	e000      	b.n	8003d04 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8003d02:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003d14:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3728      	adds	r7, #40	; 0x28
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}

08003d20 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b088      	sub	sp, #32
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	60b9      	str	r1, [r7, #8]
 8003d2a:	603b      	str	r3, [r7, #0]
 8003d2c:	4613      	mov	r3, r2
 8003d2e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d30:	f7fd fb1c 	bl	800136c <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d38:	1a9b      	subs	r3, r3, r2
 8003d3a:	683a      	ldr	r2, [r7, #0]
 8003d3c:	4413      	add	r3, r2
 8003d3e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003d40:	f7fd fb14 	bl	800136c <HAL_GetTick>
 8003d44:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003d46:	4b39      	ldr	r3, [pc, #228]	; (8003e2c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	015b      	lsls	r3, r3, #5
 8003d4c:	0d1b      	lsrs	r3, r3, #20
 8003d4e:	69fa      	ldr	r2, [r7, #28]
 8003d50:	fb02 f303 	mul.w	r3, r2, r3
 8003d54:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d56:	e054      	b.n	8003e02 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d5e:	d050      	beq.n	8003e02 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003d60:	f7fd fb04 	bl	800136c <HAL_GetTick>
 8003d64:	4602      	mov	r2, r0
 8003d66:	69bb      	ldr	r3, [r7, #24]
 8003d68:	1ad3      	subs	r3, r2, r3
 8003d6a:	69fa      	ldr	r2, [r7, #28]
 8003d6c:	429a      	cmp	r2, r3
 8003d6e:	d902      	bls.n	8003d76 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d13d      	bne.n	8003df2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	685a      	ldr	r2, [r3, #4]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003d84:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d8e:	d111      	bne.n	8003db4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d98:	d004      	beq.n	8003da4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003da2:	d107      	bne.n	8003db4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003db2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003db8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dbc:	d10f      	bne.n	8003dde <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003dcc:	601a      	str	r2, [r3, #0]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ddc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2201      	movs	r2, #1
 8003de2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2200      	movs	r2, #0
 8003dea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	e017      	b.n	8003e22 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d101      	bne.n	8003dfc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	3b01      	subs	r3, #1
 8003e00:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	689a      	ldr	r2, [r3, #8]
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	68ba      	ldr	r2, [r7, #8]
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	bf0c      	ite	eq
 8003e12:	2301      	moveq	r3, #1
 8003e14:	2300      	movne	r3, #0
 8003e16:	b2db      	uxtb	r3, r3
 8003e18:	461a      	mov	r2, r3
 8003e1a:	79fb      	ldrb	r3, [r7, #7]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d19b      	bne.n	8003d58 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3720      	adds	r7, #32
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	bf00      	nop
 8003e2c:	20000018 	.word	0x20000018

08003e30 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b08a      	sub	sp, #40	; 0x28
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	60f8      	str	r0, [r7, #12]
 8003e38:	60b9      	str	r1, [r7, #8]
 8003e3a:	607a      	str	r2, [r7, #4]
 8003e3c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003e42:	f7fd fa93 	bl	800136c <HAL_GetTick>
 8003e46:	4602      	mov	r2, r0
 8003e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e4a:	1a9b      	subs	r3, r3, r2
 8003e4c:	683a      	ldr	r2, [r7, #0]
 8003e4e:	4413      	add	r3, r2
 8003e50:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003e52:	f7fd fa8b 	bl	800136c <HAL_GetTick>
 8003e56:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	330c      	adds	r3, #12
 8003e5e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003e60:	4b3d      	ldr	r3, [pc, #244]	; (8003f58 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	4613      	mov	r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	4413      	add	r3, r2
 8003e6a:	00da      	lsls	r2, r3, #3
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	0d1b      	lsrs	r3, r3, #20
 8003e70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e72:	fb02 f303 	mul.w	r3, r2, r3
 8003e76:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003e78:	e060      	b.n	8003f3c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003e80:	d107      	bne.n	8003e92 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d104      	bne.n	8003e92 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	781b      	ldrb	r3, [r3, #0]
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003e90:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e98:	d050      	beq.n	8003f3c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003e9a:	f7fd fa67 	bl	800136c <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	6a3b      	ldr	r3, [r7, #32]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d902      	bls.n	8003eb0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d13d      	bne.n	8003f2c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	685a      	ldr	r2, [r3, #4]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003ebe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ec8:	d111      	bne.n	8003eee <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ed2:	d004      	beq.n	8003ede <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003edc:	d107      	bne.n	8003eee <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003eec:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ef2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ef6:	d10f      	bne.n	8003f18 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f06:	601a      	str	r2, [r3, #0]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f16:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	e010      	b.n	8003f4e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f2c:	69bb      	ldr	r3, [r7, #24]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d101      	bne.n	8003f36 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003f32:	2300      	movs	r3, #0
 8003f34:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	3b01      	subs	r3, #1
 8003f3a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	689a      	ldr	r2, [r3, #8]
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	4013      	ands	r3, r2
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d196      	bne.n	8003e7a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003f4c:	2300      	movs	r3, #0
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3728      	adds	r7, #40	; 0x28
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	20000018 	.word	0x20000018

08003f5c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b086      	sub	sp, #24
 8003f60:	af02      	add	r7, sp, #8
 8003f62:	60f8      	str	r0, [r7, #12]
 8003f64:	60b9      	str	r1, [r7, #8]
 8003f66:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f70:	d111      	bne.n	8003f96 <SPI_EndRxTransaction+0x3a>
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f7a:	d004      	beq.n	8003f86 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f84:	d107      	bne.n	8003f96 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f94:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	9300      	str	r3, [sp, #0]
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	2180      	movs	r1, #128	; 0x80
 8003fa0:	68f8      	ldr	r0, [r7, #12]
 8003fa2:	f7ff febd 	bl	8003d20 <SPI_WaitFlagStateUntilTimeout>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d007      	beq.n	8003fbc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fb0:	f043 0220 	orr.w	r2, r3, #32
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003fb8:	2303      	movs	r3, #3
 8003fba:	e023      	b.n	8004004 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003fc4:	d11d      	bne.n	8004002 <SPI_EndRxTransaction+0xa6>
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fce:	d004      	beq.n	8003fda <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fd8:	d113      	bne.n	8004002 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	9300      	str	r3, [sp, #0]
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003fe6:	68f8      	ldr	r0, [r7, #12]
 8003fe8:	f7ff ff22 	bl	8003e30 <SPI_WaitFifoStateUntilTimeout>
 8003fec:	4603      	mov	r3, r0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d007      	beq.n	8004002 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ff6:	f043 0220 	orr.w	r2, r3, #32
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e000      	b.n	8004004 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004002:	2300      	movs	r3, #0
}
 8004004:	4618      	mov	r0, r3
 8004006:	3710      	adds	r7, #16
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}

0800400c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b086      	sub	sp, #24
 8004010:	af02      	add	r7, sp, #8
 8004012:	60f8      	str	r0, [r7, #12]
 8004014:	60b9      	str	r1, [r7, #8]
 8004016:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	9300      	str	r3, [sp, #0]
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	2200      	movs	r2, #0
 8004020:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004024:	68f8      	ldr	r0, [r7, #12]
 8004026:	f7ff ff03 	bl	8003e30 <SPI_WaitFifoStateUntilTimeout>
 800402a:	4603      	mov	r3, r0
 800402c:	2b00      	cmp	r3, #0
 800402e:	d007      	beq.n	8004040 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004034:	f043 0220 	orr.w	r2, r3, #32
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800403c:	2303      	movs	r3, #3
 800403e:	e027      	b.n	8004090 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	9300      	str	r3, [sp, #0]
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	2200      	movs	r2, #0
 8004048:	2180      	movs	r1, #128	; 0x80
 800404a:	68f8      	ldr	r0, [r7, #12]
 800404c:	f7ff fe68 	bl	8003d20 <SPI_WaitFlagStateUntilTimeout>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d007      	beq.n	8004066 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800405a:	f043 0220 	orr.w	r2, r3, #32
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e014      	b.n	8004090 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	9300      	str	r3, [sp, #0]
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	2200      	movs	r2, #0
 800406e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004072:	68f8      	ldr	r0, [r7, #12]
 8004074:	f7ff fedc 	bl	8003e30 <SPI_WaitFifoStateUntilTimeout>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d007      	beq.n	800408e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004082:	f043 0220 	orr.w	r2, r3, #32
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e000      	b.n	8004090 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800408e:	2300      	movs	r3, #0
}
 8004090:	4618      	mov	r0, r3
 8004092:	3710      	adds	r7, #16
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}

08004098 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b082      	sub	sp, #8
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d101      	bne.n	80040aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e049      	b.n	800413e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d106      	bne.n	80040c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f7fd f812 	bl	80010e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2202      	movs	r2, #2
 80040c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	3304      	adds	r3, #4
 80040d4:	4619      	mov	r1, r3
 80040d6:	4610      	mov	r0, r2
 80040d8:	f000 fa50 	bl	800457c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2201      	movs	r2, #1
 8004138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800413c:	2300      	movs	r3, #0
}
 800413e:	4618      	mov	r0, r3
 8004140:	3708      	adds	r7, #8
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}

08004146 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004146:	b580      	push	{r7, lr}
 8004148:	b082      	sub	sp, #8
 800414a:	af00      	add	r7, sp, #0
 800414c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	691b      	ldr	r3, [r3, #16]
 8004154:	f003 0302 	and.w	r3, r3, #2
 8004158:	2b02      	cmp	r3, #2
 800415a:	d122      	bne.n	80041a2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	68db      	ldr	r3, [r3, #12]
 8004162:	f003 0302 	and.w	r3, r3, #2
 8004166:	2b02      	cmp	r3, #2
 8004168:	d11b      	bne.n	80041a2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f06f 0202 	mvn.w	r2, #2
 8004172:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	699b      	ldr	r3, [r3, #24]
 8004180:	f003 0303 	and.w	r3, r3, #3
 8004184:	2b00      	cmp	r3, #0
 8004186:	d003      	beq.n	8004190 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	f000 f9d8 	bl	800453e <HAL_TIM_IC_CaptureCallback>
 800418e:	e005      	b.n	800419c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f000 f9ca 	bl	800452a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f000 f9db 	bl	8004552 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	691b      	ldr	r3, [r3, #16]
 80041a8:	f003 0304 	and.w	r3, r3, #4
 80041ac:	2b04      	cmp	r3, #4
 80041ae:	d122      	bne.n	80041f6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	f003 0304 	and.w	r3, r3, #4
 80041ba:	2b04      	cmp	r3, #4
 80041bc:	d11b      	bne.n	80041f6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f06f 0204 	mvn.w	r2, #4
 80041c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2202      	movs	r2, #2
 80041cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	699b      	ldr	r3, [r3, #24]
 80041d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d003      	beq.n	80041e4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f000 f9ae 	bl	800453e <HAL_TIM_IC_CaptureCallback>
 80041e2:	e005      	b.n	80041f0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041e4:	6878      	ldr	r0, [r7, #4]
 80041e6:	f000 f9a0 	bl	800452a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 f9b1 	bl	8004552 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2200      	movs	r2, #0
 80041f4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	691b      	ldr	r3, [r3, #16]
 80041fc:	f003 0308 	and.w	r3, r3, #8
 8004200:	2b08      	cmp	r3, #8
 8004202:	d122      	bne.n	800424a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	f003 0308 	and.w	r3, r3, #8
 800420e:	2b08      	cmp	r3, #8
 8004210:	d11b      	bne.n	800424a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f06f 0208 	mvn.w	r2, #8
 800421a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2204      	movs	r2, #4
 8004220:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	69db      	ldr	r3, [r3, #28]
 8004228:	f003 0303 	and.w	r3, r3, #3
 800422c:	2b00      	cmp	r3, #0
 800422e:	d003      	beq.n	8004238 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f000 f984 	bl	800453e <HAL_TIM_IC_CaptureCallback>
 8004236:	e005      	b.n	8004244 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f000 f976 	bl	800452a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 f987 	bl	8004552 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	691b      	ldr	r3, [r3, #16]
 8004250:	f003 0310 	and.w	r3, r3, #16
 8004254:	2b10      	cmp	r3, #16
 8004256:	d122      	bne.n	800429e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	f003 0310 	and.w	r3, r3, #16
 8004262:	2b10      	cmp	r3, #16
 8004264:	d11b      	bne.n	800429e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f06f 0210 	mvn.w	r2, #16
 800426e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2208      	movs	r2, #8
 8004274:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	69db      	ldr	r3, [r3, #28]
 800427c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004280:	2b00      	cmp	r3, #0
 8004282:	d003      	beq.n	800428c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f000 f95a 	bl	800453e <HAL_TIM_IC_CaptureCallback>
 800428a:	e005      	b.n	8004298 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800428c:	6878      	ldr	r0, [r7, #4]
 800428e:	f000 f94c 	bl	800452a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 f95d 	bl	8004552 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	691b      	ldr	r3, [r3, #16]
 80042a4:	f003 0301 	and.w	r3, r3, #1
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d10e      	bne.n	80042ca <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	68db      	ldr	r3, [r3, #12]
 80042b2:	f003 0301 	and.w	r3, r3, #1
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d107      	bne.n	80042ca <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f06f 0201 	mvn.w	r2, #1
 80042c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f000 f926 	bl	8004516 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	691b      	ldr	r3, [r3, #16]
 80042d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042d4:	2b80      	cmp	r3, #128	; 0x80
 80042d6:	d10e      	bne.n	80042f6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042e2:	2b80      	cmp	r3, #128	; 0x80
 80042e4:	d107      	bne.n	80042f6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80042ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	f000 fb09 	bl	8004908 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	691b      	ldr	r3, [r3, #16]
 80042fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004300:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004304:	d10e      	bne.n	8004324 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004310:	2b80      	cmp	r3, #128	; 0x80
 8004312:	d107      	bne.n	8004324 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800431c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f000 fafc 	bl	800491c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	691b      	ldr	r3, [r3, #16]
 800432a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800432e:	2b40      	cmp	r3, #64	; 0x40
 8004330:	d10e      	bne.n	8004350 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800433c:	2b40      	cmp	r3, #64	; 0x40
 800433e:	d107      	bne.n	8004350 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004348:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f000 f90b 	bl	8004566 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	691b      	ldr	r3, [r3, #16]
 8004356:	f003 0320 	and.w	r3, r3, #32
 800435a:	2b20      	cmp	r3, #32
 800435c:	d10e      	bne.n	800437c <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	f003 0320 	and.w	r3, r3, #32
 8004368:	2b20      	cmp	r3, #32
 800436a:	d107      	bne.n	800437c <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f06f 0220 	mvn.w	r2, #32
 8004374:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f000 fabc 	bl	80048f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800437c:	bf00      	nop
 800437e:	3708      	adds	r7, #8
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}

08004384 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b084      	sub	sp, #16
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
 800438c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800438e:	2300      	movs	r3, #0
 8004390:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004398:	2b01      	cmp	r3, #1
 800439a:	d101      	bne.n	80043a0 <HAL_TIM_ConfigClockSource+0x1c>
 800439c:	2302      	movs	r3, #2
 800439e:	e0b6      	b.n	800450e <HAL_TIM_ConfigClockSource+0x18a>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2201      	movs	r2, #1
 80043a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2202      	movs	r2, #2
 80043ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043be:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80043c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80043ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68ba      	ldr	r2, [r7, #8]
 80043d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043dc:	d03e      	beq.n	800445c <HAL_TIM_ConfigClockSource+0xd8>
 80043de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043e2:	f200 8087 	bhi.w	80044f4 <HAL_TIM_ConfigClockSource+0x170>
 80043e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043ea:	f000 8086 	beq.w	80044fa <HAL_TIM_ConfigClockSource+0x176>
 80043ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043f2:	d87f      	bhi.n	80044f4 <HAL_TIM_ConfigClockSource+0x170>
 80043f4:	2b70      	cmp	r3, #112	; 0x70
 80043f6:	d01a      	beq.n	800442e <HAL_TIM_ConfigClockSource+0xaa>
 80043f8:	2b70      	cmp	r3, #112	; 0x70
 80043fa:	d87b      	bhi.n	80044f4 <HAL_TIM_ConfigClockSource+0x170>
 80043fc:	2b60      	cmp	r3, #96	; 0x60
 80043fe:	d050      	beq.n	80044a2 <HAL_TIM_ConfigClockSource+0x11e>
 8004400:	2b60      	cmp	r3, #96	; 0x60
 8004402:	d877      	bhi.n	80044f4 <HAL_TIM_ConfigClockSource+0x170>
 8004404:	2b50      	cmp	r3, #80	; 0x50
 8004406:	d03c      	beq.n	8004482 <HAL_TIM_ConfigClockSource+0xfe>
 8004408:	2b50      	cmp	r3, #80	; 0x50
 800440a:	d873      	bhi.n	80044f4 <HAL_TIM_ConfigClockSource+0x170>
 800440c:	2b40      	cmp	r3, #64	; 0x40
 800440e:	d058      	beq.n	80044c2 <HAL_TIM_ConfigClockSource+0x13e>
 8004410:	2b40      	cmp	r3, #64	; 0x40
 8004412:	d86f      	bhi.n	80044f4 <HAL_TIM_ConfigClockSource+0x170>
 8004414:	2b30      	cmp	r3, #48	; 0x30
 8004416:	d064      	beq.n	80044e2 <HAL_TIM_ConfigClockSource+0x15e>
 8004418:	2b30      	cmp	r3, #48	; 0x30
 800441a:	d86b      	bhi.n	80044f4 <HAL_TIM_ConfigClockSource+0x170>
 800441c:	2b20      	cmp	r3, #32
 800441e:	d060      	beq.n	80044e2 <HAL_TIM_ConfigClockSource+0x15e>
 8004420:	2b20      	cmp	r3, #32
 8004422:	d867      	bhi.n	80044f4 <HAL_TIM_ConfigClockSource+0x170>
 8004424:	2b00      	cmp	r3, #0
 8004426:	d05c      	beq.n	80044e2 <HAL_TIM_ConfigClockSource+0x15e>
 8004428:	2b10      	cmp	r3, #16
 800442a:	d05a      	beq.n	80044e2 <HAL_TIM_ConfigClockSource+0x15e>
 800442c:	e062      	b.n	80044f4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6818      	ldr	r0, [r3, #0]
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	6899      	ldr	r1, [r3, #8]
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	685a      	ldr	r2, [r3, #4]
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	f000 f9b1 	bl	80047a4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004450:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	68ba      	ldr	r2, [r7, #8]
 8004458:	609a      	str	r2, [r3, #8]
      break;
 800445a:	e04f      	b.n	80044fc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6818      	ldr	r0, [r3, #0]
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	6899      	ldr	r1, [r3, #8]
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	685a      	ldr	r2, [r3, #4]
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	f000 f99a 	bl	80047a4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	689a      	ldr	r2, [r3, #8]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800447e:	609a      	str	r2, [r3, #8]
      break;
 8004480:	e03c      	b.n	80044fc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6818      	ldr	r0, [r3, #0]
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	6859      	ldr	r1, [r3, #4]
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	461a      	mov	r2, r3
 8004490:	f000 f90e 	bl	80046b0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	2150      	movs	r1, #80	; 0x50
 800449a:	4618      	mov	r0, r3
 800449c:	f000 f967 	bl	800476e <TIM_ITRx_SetConfig>
      break;
 80044a0:	e02c      	b.n	80044fc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6818      	ldr	r0, [r3, #0]
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	6859      	ldr	r1, [r3, #4]
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	461a      	mov	r2, r3
 80044b0:	f000 f92d 	bl	800470e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2160      	movs	r1, #96	; 0x60
 80044ba:	4618      	mov	r0, r3
 80044bc:	f000 f957 	bl	800476e <TIM_ITRx_SetConfig>
      break;
 80044c0:	e01c      	b.n	80044fc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6818      	ldr	r0, [r3, #0]
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	6859      	ldr	r1, [r3, #4]
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	461a      	mov	r2, r3
 80044d0:	f000 f8ee 	bl	80046b0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2140      	movs	r1, #64	; 0x40
 80044da:	4618      	mov	r0, r3
 80044dc:	f000 f947 	bl	800476e <TIM_ITRx_SetConfig>
      break;
 80044e0:	e00c      	b.n	80044fc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4619      	mov	r1, r3
 80044ec:	4610      	mov	r0, r2
 80044ee:	f000 f93e 	bl	800476e <TIM_ITRx_SetConfig>
      break;
 80044f2:	e003      	b.n	80044fc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	73fb      	strb	r3, [r7, #15]
      break;
 80044f8:	e000      	b.n	80044fc <HAL_TIM_ConfigClockSource+0x178>
      break;
 80044fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2201      	movs	r2, #1
 8004500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800450c:	7bfb      	ldrb	r3, [r7, #15]
}
 800450e:	4618      	mov	r0, r3
 8004510:	3710      	adds	r7, #16
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}

08004516 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004516:	b480      	push	{r7}
 8004518:	b083      	sub	sp, #12
 800451a:	af00      	add	r7, sp, #0
 800451c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800451e:	bf00      	nop
 8004520:	370c      	adds	r7, #12
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr

0800452a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800452a:	b480      	push	{r7}
 800452c:	b083      	sub	sp, #12
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004532:	bf00      	nop
 8004534:	370c      	adds	r7, #12
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr

0800453e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800453e:	b480      	push	{r7}
 8004540:	b083      	sub	sp, #12
 8004542:	af00      	add	r7, sp, #0
 8004544:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004546:	bf00      	nop
 8004548:	370c      	adds	r7, #12
 800454a:	46bd      	mov	sp, r7
 800454c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004550:	4770      	bx	lr

08004552 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004552:	b480      	push	{r7}
 8004554:	b083      	sub	sp, #12
 8004556:	af00      	add	r7, sp, #0
 8004558:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800455a:	bf00      	nop
 800455c:	370c      	adds	r7, #12
 800455e:	46bd      	mov	sp, r7
 8004560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004564:	4770      	bx	lr

08004566 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004566:	b480      	push	{r7}
 8004568:	b083      	sub	sp, #12
 800456a:	af00      	add	r7, sp, #0
 800456c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800456e:	bf00      	nop
 8004570:	370c      	adds	r7, #12
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr
	...

0800457c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800457c:	b480      	push	{r7}
 800457e:	b085      	sub	sp, #20
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	4a40      	ldr	r2, [pc, #256]	; (8004690 <TIM_Base_SetConfig+0x114>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d013      	beq.n	80045bc <TIM_Base_SetConfig+0x40>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800459a:	d00f      	beq.n	80045bc <TIM_Base_SetConfig+0x40>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	4a3d      	ldr	r2, [pc, #244]	; (8004694 <TIM_Base_SetConfig+0x118>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d00b      	beq.n	80045bc <TIM_Base_SetConfig+0x40>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	4a3c      	ldr	r2, [pc, #240]	; (8004698 <TIM_Base_SetConfig+0x11c>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d007      	beq.n	80045bc <TIM_Base_SetConfig+0x40>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	4a3b      	ldr	r2, [pc, #236]	; (800469c <TIM_Base_SetConfig+0x120>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d003      	beq.n	80045bc <TIM_Base_SetConfig+0x40>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	4a3a      	ldr	r2, [pc, #232]	; (80046a0 <TIM_Base_SetConfig+0x124>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d108      	bne.n	80045ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	68fa      	ldr	r2, [r7, #12]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a2f      	ldr	r2, [pc, #188]	; (8004690 <TIM_Base_SetConfig+0x114>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d01f      	beq.n	8004616 <TIM_Base_SetConfig+0x9a>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045dc:	d01b      	beq.n	8004616 <TIM_Base_SetConfig+0x9a>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4a2c      	ldr	r2, [pc, #176]	; (8004694 <TIM_Base_SetConfig+0x118>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d017      	beq.n	8004616 <TIM_Base_SetConfig+0x9a>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4a2b      	ldr	r2, [pc, #172]	; (8004698 <TIM_Base_SetConfig+0x11c>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d013      	beq.n	8004616 <TIM_Base_SetConfig+0x9a>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	4a2a      	ldr	r2, [pc, #168]	; (800469c <TIM_Base_SetConfig+0x120>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d00f      	beq.n	8004616 <TIM_Base_SetConfig+0x9a>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4a29      	ldr	r2, [pc, #164]	; (80046a0 <TIM_Base_SetConfig+0x124>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d00b      	beq.n	8004616 <TIM_Base_SetConfig+0x9a>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4a28      	ldr	r2, [pc, #160]	; (80046a4 <TIM_Base_SetConfig+0x128>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d007      	beq.n	8004616 <TIM_Base_SetConfig+0x9a>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a27      	ldr	r2, [pc, #156]	; (80046a8 <TIM_Base_SetConfig+0x12c>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d003      	beq.n	8004616 <TIM_Base_SetConfig+0x9a>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a26      	ldr	r2, [pc, #152]	; (80046ac <TIM_Base_SetConfig+0x130>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d108      	bne.n	8004628 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800461c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	68fa      	ldr	r2, [r7, #12]
 8004624:	4313      	orrs	r3, r2
 8004626:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	695b      	ldr	r3, [r3, #20]
 8004632:	4313      	orrs	r3, r2
 8004634:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	68fa      	ldr	r2, [r7, #12]
 800463a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	689a      	ldr	r2, [r3, #8]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	4a10      	ldr	r2, [pc, #64]	; (8004690 <TIM_Base_SetConfig+0x114>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d00f      	beq.n	8004674 <TIM_Base_SetConfig+0xf8>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	4a12      	ldr	r2, [pc, #72]	; (80046a0 <TIM_Base_SetConfig+0x124>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d00b      	beq.n	8004674 <TIM_Base_SetConfig+0xf8>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	4a11      	ldr	r2, [pc, #68]	; (80046a4 <TIM_Base_SetConfig+0x128>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d007      	beq.n	8004674 <TIM_Base_SetConfig+0xf8>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	4a10      	ldr	r2, [pc, #64]	; (80046a8 <TIM_Base_SetConfig+0x12c>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d003      	beq.n	8004674 <TIM_Base_SetConfig+0xf8>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	4a0f      	ldr	r2, [pc, #60]	; (80046ac <TIM_Base_SetConfig+0x130>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d103      	bne.n	800467c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	691a      	ldr	r2, [r3, #16]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	615a      	str	r2, [r3, #20]
}
 8004682:	bf00      	nop
 8004684:	3714      	adds	r7, #20
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr
 800468e:	bf00      	nop
 8004690:	40012c00 	.word	0x40012c00
 8004694:	40000400 	.word	0x40000400
 8004698:	40000800 	.word	0x40000800
 800469c:	40000c00 	.word	0x40000c00
 80046a0:	40013400 	.word	0x40013400
 80046a4:	40014000 	.word	0x40014000
 80046a8:	40014400 	.word	0x40014400
 80046ac:	40014800 	.word	0x40014800

080046b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b087      	sub	sp, #28
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	60f8      	str	r0, [r7, #12]
 80046b8:	60b9      	str	r1, [r7, #8]
 80046ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	6a1b      	ldr	r3, [r3, #32]
 80046c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	6a1b      	ldr	r3, [r3, #32]
 80046c6:	f023 0201 	bic.w	r2, r3, #1
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	699b      	ldr	r3, [r3, #24]
 80046d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80046da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	011b      	lsls	r3, r3, #4
 80046e0:	693a      	ldr	r2, [r7, #16]
 80046e2:	4313      	orrs	r3, r2
 80046e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	f023 030a 	bic.w	r3, r3, #10
 80046ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80046ee:	697a      	ldr	r2, [r7, #20]
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	693a      	ldr	r2, [r7, #16]
 80046fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	697a      	ldr	r2, [r7, #20]
 8004700:	621a      	str	r2, [r3, #32]
}
 8004702:	bf00      	nop
 8004704:	371c      	adds	r7, #28
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr

0800470e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800470e:	b480      	push	{r7}
 8004710:	b087      	sub	sp, #28
 8004712:	af00      	add	r7, sp, #0
 8004714:	60f8      	str	r0, [r7, #12]
 8004716:	60b9      	str	r1, [r7, #8]
 8004718:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	6a1b      	ldr	r3, [r3, #32]
 800471e:	f023 0210 	bic.w	r2, r3, #16
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	699b      	ldr	r3, [r3, #24]
 800472a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6a1b      	ldr	r3, [r3, #32]
 8004730:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004738:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	031b      	lsls	r3, r3, #12
 800473e:	697a      	ldr	r2, [r7, #20]
 8004740:	4313      	orrs	r3, r2
 8004742:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800474a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	011b      	lsls	r3, r3, #4
 8004750:	693a      	ldr	r2, [r7, #16]
 8004752:	4313      	orrs	r3, r2
 8004754:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	697a      	ldr	r2, [r7, #20]
 800475a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	693a      	ldr	r2, [r7, #16]
 8004760:	621a      	str	r2, [r3, #32]
}
 8004762:	bf00      	nop
 8004764:	371c      	adds	r7, #28
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr

0800476e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800476e:	b480      	push	{r7}
 8004770:	b085      	sub	sp, #20
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
 8004776:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004784:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004786:	683a      	ldr	r2, [r7, #0]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	4313      	orrs	r3, r2
 800478c:	f043 0307 	orr.w	r3, r3, #7
 8004790:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	68fa      	ldr	r2, [r7, #12]
 8004796:	609a      	str	r2, [r3, #8]
}
 8004798:	bf00      	nop
 800479a:	3714      	adds	r7, #20
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr

080047a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b087      	sub	sp, #28
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	60f8      	str	r0, [r7, #12]
 80047ac:	60b9      	str	r1, [r7, #8]
 80047ae:	607a      	str	r2, [r7, #4]
 80047b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80047be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	021a      	lsls	r2, r3, #8
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	431a      	orrs	r2, r3
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	697a      	ldr	r2, [r7, #20]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	697a      	ldr	r2, [r7, #20]
 80047d6:	609a      	str	r2, [r3, #8]
}
 80047d8:	bf00      	nop
 80047da:	371c      	adds	r7, #28
 80047dc:	46bd      	mov	sp, r7
 80047de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e2:	4770      	bx	lr

080047e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b085      	sub	sp, #20
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
 80047ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d101      	bne.n	80047fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80047f8:	2302      	movs	r3, #2
 80047fa:	e068      	b.n	80048ce <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2202      	movs	r2, #2
 8004808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a2e      	ldr	r2, [pc, #184]	; (80048dc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d004      	beq.n	8004830 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a2d      	ldr	r2, [pc, #180]	; (80048e0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d108      	bne.n	8004842 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004836:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	68fa      	ldr	r2, [r7, #12]
 800483e:	4313      	orrs	r3, r2
 8004840:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004848:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	68fa      	ldr	r2, [r7, #12]
 8004850:	4313      	orrs	r3, r2
 8004852:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	68fa      	ldr	r2, [r7, #12]
 800485a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a1e      	ldr	r2, [pc, #120]	; (80048dc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d01d      	beq.n	80048a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800486e:	d018      	beq.n	80048a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a1b      	ldr	r2, [pc, #108]	; (80048e4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d013      	beq.n	80048a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a1a      	ldr	r2, [pc, #104]	; (80048e8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d00e      	beq.n	80048a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a18      	ldr	r2, [pc, #96]	; (80048ec <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d009      	beq.n	80048a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a13      	ldr	r2, [pc, #76]	; (80048e0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d004      	beq.n	80048a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a14      	ldr	r2, [pc, #80]	; (80048f0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d10c      	bne.n	80048bc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	68ba      	ldr	r2, [r7, #8]
 80048b0:	4313      	orrs	r3, r2
 80048b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	68ba      	ldr	r2, [r7, #8]
 80048ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2200      	movs	r2, #0
 80048c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80048cc:	2300      	movs	r3, #0
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3714      	adds	r7, #20
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr
 80048da:	bf00      	nop
 80048dc:	40012c00 	.word	0x40012c00
 80048e0:	40013400 	.word	0x40013400
 80048e4:	40000400 	.word	0x40000400
 80048e8:	40000800 	.word	0x40000800
 80048ec:	40000c00 	.word	0x40000c00
 80048f0:	40014000 	.word	0x40014000

080048f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80048fc:	bf00      	nop
 80048fe:	370c      	adds	r7, #12
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr

08004908 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004908:	b480      	push	{r7}
 800490a:	b083      	sub	sp, #12
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004910:	bf00      	nop
 8004912:	370c      	adds	r7, #12
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr

0800491c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004924:	bf00      	nop
 8004926:	370c      	adds	r7, #12
 8004928:	46bd      	mov	sp, r7
 800492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492e:	4770      	bx	lr

08004930 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b082      	sub	sp, #8
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d101      	bne.n	8004942 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e040      	b.n	80049c4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004946:	2b00      	cmp	r3, #0
 8004948:	d106      	bne.n	8004958 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f7fc fc1c 	bl	8001190 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2224      	movs	r2, #36	; 0x24
 800495c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f022 0201 	bic.w	r2, r2, #1
 800496c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f000 f992 	bl	8004c98 <UART_SetConfig>
 8004974:	4603      	mov	r3, r0
 8004976:	2b01      	cmp	r3, #1
 8004978:	d101      	bne.n	800497e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e022      	b.n	80049c4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004982:	2b00      	cmp	r3, #0
 8004984:	d002      	beq.n	800498c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	f000 fc3e 	bl	8005208 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	685a      	ldr	r2, [r3, #4]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800499a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	689a      	ldr	r2, [r3, #8]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80049aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681a      	ldr	r2, [r3, #0]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f042 0201 	orr.w	r2, r2, #1
 80049ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80049bc:	6878      	ldr	r0, [r7, #4]
 80049be:	f000 fcc5 	bl	800534c <UART_CheckIdleState>
 80049c2:	4603      	mov	r3, r0
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3708      	adds	r7, #8
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}

080049cc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b08a      	sub	sp, #40	; 0x28
 80049d0:	af02      	add	r7, sp, #8
 80049d2:	60f8      	str	r0, [r7, #12]
 80049d4:	60b9      	str	r1, [r7, #8]
 80049d6:	603b      	str	r3, [r7, #0]
 80049d8:	4613      	mov	r3, r2
 80049da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80049e0:	2b20      	cmp	r3, #32
 80049e2:	f040 8082 	bne.w	8004aea <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d002      	beq.n	80049f2 <HAL_UART_Transmit+0x26>
 80049ec:	88fb      	ldrh	r3, [r7, #6]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d101      	bne.n	80049f6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	e07a      	b.n	8004aec <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d101      	bne.n	8004a04 <HAL_UART_Transmit+0x38>
 8004a00:	2302      	movs	r3, #2
 8004a02:	e073      	b.n	8004aec <HAL_UART_Transmit+0x120>
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2221      	movs	r2, #33	; 0x21
 8004a18:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a1a:	f7fc fca7 	bl	800136c <HAL_GetTick>
 8004a1e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	88fa      	ldrh	r2, [r7, #6]
 8004a24:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	88fa      	ldrh	r2, [r7, #6]
 8004a2c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a38:	d108      	bne.n	8004a4c <HAL_UART_Transmit+0x80>
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	691b      	ldr	r3, [r3, #16]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d104      	bne.n	8004a4c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004a42:	2300      	movs	r3, #0
 8004a44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	61bb      	str	r3, [r7, #24]
 8004a4a:	e003      	b.n	8004a54 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a50:	2300      	movs	r3, #0
 8004a52:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2200      	movs	r2, #0
 8004a58:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004a5c:	e02d      	b.n	8004aba <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	9300      	str	r3, [sp, #0]
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	2200      	movs	r2, #0
 8004a66:	2180      	movs	r1, #128	; 0x80
 8004a68:	68f8      	ldr	r0, [r7, #12]
 8004a6a:	f000 fcb8 	bl	80053de <UART_WaitOnFlagUntilTimeout>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d001      	beq.n	8004a78 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004a74:	2303      	movs	r3, #3
 8004a76:	e039      	b.n	8004aec <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004a78:	69fb      	ldr	r3, [r7, #28]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d10b      	bne.n	8004a96 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a7e:	69bb      	ldr	r3, [r7, #24]
 8004a80:	881a      	ldrh	r2, [r3, #0]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a8a:	b292      	uxth	r2, r2
 8004a8c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004a8e:	69bb      	ldr	r3, [r7, #24]
 8004a90:	3302      	adds	r3, #2
 8004a92:	61bb      	str	r3, [r7, #24]
 8004a94:	e008      	b.n	8004aa8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004a96:	69fb      	ldr	r3, [r7, #28]
 8004a98:	781a      	ldrb	r2, [r3, #0]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	b292      	uxth	r2, r2
 8004aa0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	3301      	adds	r3, #1
 8004aa6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	3b01      	subs	r3, #1
 8004ab2:	b29a      	uxth	r2, r3
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d1cb      	bne.n	8004a5e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	9300      	str	r3, [sp, #0]
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	2200      	movs	r2, #0
 8004ace:	2140      	movs	r1, #64	; 0x40
 8004ad0:	68f8      	ldr	r0, [r7, #12]
 8004ad2:	f000 fc84 	bl	80053de <UART_WaitOnFlagUntilTimeout>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d001      	beq.n	8004ae0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004adc:	2303      	movs	r3, #3
 8004ade:	e005      	b.n	8004aec <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2220      	movs	r2, #32
 8004ae4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	e000      	b.n	8004aec <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004aea:	2302      	movs	r3, #2
  }
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3720      	adds	r7, #32
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b08a      	sub	sp, #40	; 0x28
 8004af8:	af02      	add	r7, sp, #8
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	603b      	str	r3, [r7, #0]
 8004b00:	4613      	mov	r3, r2
 8004b02:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b08:	2b20      	cmp	r3, #32
 8004b0a:	f040 80bf 	bne.w	8004c8c <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d002      	beq.n	8004b1a <HAL_UART_Receive+0x26>
 8004b14:	88fb      	ldrh	r3, [r7, #6]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d101      	bne.n	8004b1e <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e0b7      	b.n	8004c8e <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d101      	bne.n	8004b2c <HAL_UART_Receive+0x38>
 8004b28:	2302      	movs	r3, #2
 8004b2a:	e0b0      	b.n	8004c8e <HAL_UART_Receive+0x19a>
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2200      	movs	r2, #0
 8004b38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2222      	movs	r2, #34	; 0x22
 8004b40:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2200      	movs	r2, #0
 8004b46:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b48:	f7fc fc10 	bl	800136c <HAL_GetTick>
 8004b4c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	88fa      	ldrh	r2, [r7, #6]
 8004b52:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	88fa      	ldrh	r2, [r7, #6]
 8004b5a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b66:	d10e      	bne.n	8004b86 <HAL_UART_Receive+0x92>
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	691b      	ldr	r3, [r3, #16]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d105      	bne.n	8004b7c <HAL_UART_Receive+0x88>
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004b76:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004b7a:	e02d      	b.n	8004bd8 <HAL_UART_Receive+0xe4>
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	22ff      	movs	r2, #255	; 0xff
 8004b80:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004b84:	e028      	b.n	8004bd8 <HAL_UART_Receive+0xe4>
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d10d      	bne.n	8004baa <HAL_UART_Receive+0xb6>
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	691b      	ldr	r3, [r3, #16]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d104      	bne.n	8004ba0 <HAL_UART_Receive+0xac>
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	22ff      	movs	r2, #255	; 0xff
 8004b9a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004b9e:	e01b      	b.n	8004bd8 <HAL_UART_Receive+0xe4>
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	227f      	movs	r2, #127	; 0x7f
 8004ba4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004ba8:	e016      	b.n	8004bd8 <HAL_UART_Receive+0xe4>
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004bb2:	d10d      	bne.n	8004bd0 <HAL_UART_Receive+0xdc>
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	691b      	ldr	r3, [r3, #16]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d104      	bne.n	8004bc6 <HAL_UART_Receive+0xd2>
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	227f      	movs	r2, #127	; 0x7f
 8004bc0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004bc4:	e008      	b.n	8004bd8 <HAL_UART_Receive+0xe4>
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	223f      	movs	r2, #63	; 0x3f
 8004bca:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004bce:	e003      	b.n	8004bd8 <HAL_UART_Receive+0xe4>
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004bde:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004be8:	d108      	bne.n	8004bfc <HAL_UART_Receive+0x108>
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	691b      	ldr	r3, [r3, #16]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d104      	bne.n	8004bfc <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	61bb      	str	r3, [r7, #24]
 8004bfa:	e003      	b.n	8004c04 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c00:	2300      	movs	r3, #0
 8004c02:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2200      	movs	r2, #0
 8004c08:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004c0c:	e033      	b.n	8004c76 <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	9300      	str	r3, [sp, #0]
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	2200      	movs	r2, #0
 8004c16:	2120      	movs	r1, #32
 8004c18:	68f8      	ldr	r0, [r7, #12]
 8004c1a:	f000 fbe0 	bl	80053de <UART_WaitOnFlagUntilTimeout>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d001      	beq.n	8004c28 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8004c24:	2303      	movs	r3, #3
 8004c26:	e032      	b.n	8004c8e <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8004c28:	69fb      	ldr	r3, [r7, #28]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d10c      	bne.n	8004c48 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004c34:	b29a      	uxth	r2, r3
 8004c36:	8a7b      	ldrh	r3, [r7, #18]
 8004c38:	4013      	ands	r3, r2
 8004c3a:	b29a      	uxth	r2, r3
 8004c3c:	69bb      	ldr	r3, [r7, #24]
 8004c3e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	3302      	adds	r3, #2
 8004c44:	61bb      	str	r3, [r7, #24]
 8004c46:	e00d      	b.n	8004c64 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004c4e:	b29b      	uxth	r3, r3
 8004c50:	b2da      	uxtb	r2, r3
 8004c52:	8a7b      	ldrh	r3, [r7, #18]
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	4013      	ands	r3, r2
 8004c58:	b2da      	uxtb	r2, r3
 8004c5a:	69fb      	ldr	r3, [r7, #28]
 8004c5c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004c5e:	69fb      	ldr	r3, [r7, #28]
 8004c60:	3301      	adds	r3, #1
 8004c62:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	3b01      	subs	r3, #1
 8004c6e:	b29a      	uxth	r2, r3
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004c7c:	b29b      	uxth	r3, r3
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d1c5      	bne.n	8004c0e <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2220      	movs	r2, #32
 8004c86:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	e000      	b.n	8004c8e <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8004c8c:	2302      	movs	r3, #2
  }
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3720      	adds	r7, #32
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}
	...

08004c98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c9c:	b08a      	sub	sp, #40	; 0x28
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	689a      	ldr	r2, [r3, #8]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	691b      	ldr	r3, [r3, #16]
 8004cb0:	431a      	orrs	r2, r3
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	695b      	ldr	r3, [r3, #20]
 8004cb6:	431a      	orrs	r2, r3
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	69db      	ldr	r3, [r3, #28]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	4ba4      	ldr	r3, [pc, #656]	; (8004f58 <UART_SetConfig+0x2c0>)
 8004cc8:	4013      	ands	r3, r2
 8004cca:	68fa      	ldr	r2, [r7, #12]
 8004ccc:	6812      	ldr	r2, [r2, #0]
 8004cce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004cd0:	430b      	orrs	r3, r1
 8004cd2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	68da      	ldr	r2, [r3, #12]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	699b      	ldr	r3, [r3, #24]
 8004cee:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a99      	ldr	r2, [pc, #612]	; (8004f5c <UART_SetConfig+0x2c4>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d004      	beq.n	8004d04 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	6a1b      	ldr	r3, [r3, #32]
 8004cfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d00:	4313      	orrs	r3, r2
 8004d02:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d14:	430a      	orrs	r2, r1
 8004d16:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a90      	ldr	r2, [pc, #576]	; (8004f60 <UART_SetConfig+0x2c8>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d126      	bne.n	8004d70 <UART_SetConfig+0xd8>
 8004d22:	4b90      	ldr	r3, [pc, #576]	; (8004f64 <UART_SetConfig+0x2cc>)
 8004d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d28:	f003 0303 	and.w	r3, r3, #3
 8004d2c:	2b03      	cmp	r3, #3
 8004d2e:	d81b      	bhi.n	8004d68 <UART_SetConfig+0xd0>
 8004d30:	a201      	add	r2, pc, #4	; (adr r2, 8004d38 <UART_SetConfig+0xa0>)
 8004d32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d36:	bf00      	nop
 8004d38:	08004d49 	.word	0x08004d49
 8004d3c:	08004d59 	.word	0x08004d59
 8004d40:	08004d51 	.word	0x08004d51
 8004d44:	08004d61 	.word	0x08004d61
 8004d48:	2301      	movs	r3, #1
 8004d4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d4e:	e116      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004d50:	2302      	movs	r3, #2
 8004d52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d56:	e112      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004d58:	2304      	movs	r3, #4
 8004d5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d5e:	e10e      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004d60:	2308      	movs	r3, #8
 8004d62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d66:	e10a      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004d68:	2310      	movs	r3, #16
 8004d6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d6e:	e106      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a7c      	ldr	r2, [pc, #496]	; (8004f68 <UART_SetConfig+0x2d0>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d138      	bne.n	8004dec <UART_SetConfig+0x154>
 8004d7a:	4b7a      	ldr	r3, [pc, #488]	; (8004f64 <UART_SetConfig+0x2cc>)
 8004d7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d80:	f003 030c 	and.w	r3, r3, #12
 8004d84:	2b0c      	cmp	r3, #12
 8004d86:	d82d      	bhi.n	8004de4 <UART_SetConfig+0x14c>
 8004d88:	a201      	add	r2, pc, #4	; (adr r2, 8004d90 <UART_SetConfig+0xf8>)
 8004d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d8e:	bf00      	nop
 8004d90:	08004dc5 	.word	0x08004dc5
 8004d94:	08004de5 	.word	0x08004de5
 8004d98:	08004de5 	.word	0x08004de5
 8004d9c:	08004de5 	.word	0x08004de5
 8004da0:	08004dd5 	.word	0x08004dd5
 8004da4:	08004de5 	.word	0x08004de5
 8004da8:	08004de5 	.word	0x08004de5
 8004dac:	08004de5 	.word	0x08004de5
 8004db0:	08004dcd 	.word	0x08004dcd
 8004db4:	08004de5 	.word	0x08004de5
 8004db8:	08004de5 	.word	0x08004de5
 8004dbc:	08004de5 	.word	0x08004de5
 8004dc0:	08004ddd 	.word	0x08004ddd
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dca:	e0d8      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004dcc:	2302      	movs	r3, #2
 8004dce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dd2:	e0d4      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004dd4:	2304      	movs	r3, #4
 8004dd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dda:	e0d0      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004ddc:	2308      	movs	r3, #8
 8004dde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004de2:	e0cc      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004de4:	2310      	movs	r3, #16
 8004de6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dea:	e0c8      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a5e      	ldr	r2, [pc, #376]	; (8004f6c <UART_SetConfig+0x2d4>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d125      	bne.n	8004e42 <UART_SetConfig+0x1aa>
 8004df6:	4b5b      	ldr	r3, [pc, #364]	; (8004f64 <UART_SetConfig+0x2cc>)
 8004df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dfc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004e00:	2b30      	cmp	r3, #48	; 0x30
 8004e02:	d016      	beq.n	8004e32 <UART_SetConfig+0x19a>
 8004e04:	2b30      	cmp	r3, #48	; 0x30
 8004e06:	d818      	bhi.n	8004e3a <UART_SetConfig+0x1a2>
 8004e08:	2b20      	cmp	r3, #32
 8004e0a:	d00a      	beq.n	8004e22 <UART_SetConfig+0x18a>
 8004e0c:	2b20      	cmp	r3, #32
 8004e0e:	d814      	bhi.n	8004e3a <UART_SetConfig+0x1a2>
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d002      	beq.n	8004e1a <UART_SetConfig+0x182>
 8004e14:	2b10      	cmp	r3, #16
 8004e16:	d008      	beq.n	8004e2a <UART_SetConfig+0x192>
 8004e18:	e00f      	b.n	8004e3a <UART_SetConfig+0x1a2>
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e20:	e0ad      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004e22:	2302      	movs	r3, #2
 8004e24:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e28:	e0a9      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004e2a:	2304      	movs	r3, #4
 8004e2c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e30:	e0a5      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004e32:	2308      	movs	r3, #8
 8004e34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e38:	e0a1      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004e3a:	2310      	movs	r3, #16
 8004e3c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e40:	e09d      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a4a      	ldr	r2, [pc, #296]	; (8004f70 <UART_SetConfig+0x2d8>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d125      	bne.n	8004e98 <UART_SetConfig+0x200>
 8004e4c:	4b45      	ldr	r3, [pc, #276]	; (8004f64 <UART_SetConfig+0x2cc>)
 8004e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e52:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004e56:	2bc0      	cmp	r3, #192	; 0xc0
 8004e58:	d016      	beq.n	8004e88 <UART_SetConfig+0x1f0>
 8004e5a:	2bc0      	cmp	r3, #192	; 0xc0
 8004e5c:	d818      	bhi.n	8004e90 <UART_SetConfig+0x1f8>
 8004e5e:	2b80      	cmp	r3, #128	; 0x80
 8004e60:	d00a      	beq.n	8004e78 <UART_SetConfig+0x1e0>
 8004e62:	2b80      	cmp	r3, #128	; 0x80
 8004e64:	d814      	bhi.n	8004e90 <UART_SetConfig+0x1f8>
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d002      	beq.n	8004e70 <UART_SetConfig+0x1d8>
 8004e6a:	2b40      	cmp	r3, #64	; 0x40
 8004e6c:	d008      	beq.n	8004e80 <UART_SetConfig+0x1e8>
 8004e6e:	e00f      	b.n	8004e90 <UART_SetConfig+0x1f8>
 8004e70:	2300      	movs	r3, #0
 8004e72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e76:	e082      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004e78:	2302      	movs	r3, #2
 8004e7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e7e:	e07e      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004e80:	2304      	movs	r3, #4
 8004e82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e86:	e07a      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004e88:	2308      	movs	r3, #8
 8004e8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e8e:	e076      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004e90:	2310      	movs	r3, #16
 8004e92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e96:	e072      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a35      	ldr	r2, [pc, #212]	; (8004f74 <UART_SetConfig+0x2dc>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d12a      	bne.n	8004ef8 <UART_SetConfig+0x260>
 8004ea2:	4b30      	ldr	r3, [pc, #192]	; (8004f64 <UART_SetConfig+0x2cc>)
 8004ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ea8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004eac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004eb0:	d01a      	beq.n	8004ee8 <UART_SetConfig+0x250>
 8004eb2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004eb6:	d81b      	bhi.n	8004ef0 <UART_SetConfig+0x258>
 8004eb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ebc:	d00c      	beq.n	8004ed8 <UART_SetConfig+0x240>
 8004ebe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ec2:	d815      	bhi.n	8004ef0 <UART_SetConfig+0x258>
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d003      	beq.n	8004ed0 <UART_SetConfig+0x238>
 8004ec8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ecc:	d008      	beq.n	8004ee0 <UART_SetConfig+0x248>
 8004ece:	e00f      	b.n	8004ef0 <UART_SetConfig+0x258>
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ed6:	e052      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004ed8:	2302      	movs	r3, #2
 8004eda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ede:	e04e      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004ee0:	2304      	movs	r3, #4
 8004ee2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ee6:	e04a      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004ee8:	2308      	movs	r3, #8
 8004eea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004eee:	e046      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004ef0:	2310      	movs	r3, #16
 8004ef2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ef6:	e042      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a17      	ldr	r2, [pc, #92]	; (8004f5c <UART_SetConfig+0x2c4>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d13a      	bne.n	8004f78 <UART_SetConfig+0x2e0>
 8004f02:	4b18      	ldr	r3, [pc, #96]	; (8004f64 <UART_SetConfig+0x2cc>)
 8004f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f08:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004f0c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004f10:	d01a      	beq.n	8004f48 <UART_SetConfig+0x2b0>
 8004f12:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004f16:	d81b      	bhi.n	8004f50 <UART_SetConfig+0x2b8>
 8004f18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f1c:	d00c      	beq.n	8004f38 <UART_SetConfig+0x2a0>
 8004f1e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f22:	d815      	bhi.n	8004f50 <UART_SetConfig+0x2b8>
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d003      	beq.n	8004f30 <UART_SetConfig+0x298>
 8004f28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f2c:	d008      	beq.n	8004f40 <UART_SetConfig+0x2a8>
 8004f2e:	e00f      	b.n	8004f50 <UART_SetConfig+0x2b8>
 8004f30:	2300      	movs	r3, #0
 8004f32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f36:	e022      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004f38:	2302      	movs	r3, #2
 8004f3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f3e:	e01e      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004f40:	2304      	movs	r3, #4
 8004f42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f46:	e01a      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004f48:	2308      	movs	r3, #8
 8004f4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f4e:	e016      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004f50:	2310      	movs	r3, #16
 8004f52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f56:	e012      	b.n	8004f7e <UART_SetConfig+0x2e6>
 8004f58:	efff69f3 	.word	0xefff69f3
 8004f5c:	40008000 	.word	0x40008000
 8004f60:	40013800 	.word	0x40013800
 8004f64:	40021000 	.word	0x40021000
 8004f68:	40004400 	.word	0x40004400
 8004f6c:	40004800 	.word	0x40004800
 8004f70:	40004c00 	.word	0x40004c00
 8004f74:	40005000 	.word	0x40005000
 8004f78:	2310      	movs	r3, #16
 8004f7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a9f      	ldr	r2, [pc, #636]	; (8005200 <UART_SetConfig+0x568>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d17a      	bne.n	800507e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004f88:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f8c:	2b08      	cmp	r3, #8
 8004f8e:	d824      	bhi.n	8004fda <UART_SetConfig+0x342>
 8004f90:	a201      	add	r2, pc, #4	; (adr r2, 8004f98 <UART_SetConfig+0x300>)
 8004f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f96:	bf00      	nop
 8004f98:	08004fbd 	.word	0x08004fbd
 8004f9c:	08004fdb 	.word	0x08004fdb
 8004fa0:	08004fc5 	.word	0x08004fc5
 8004fa4:	08004fdb 	.word	0x08004fdb
 8004fa8:	08004fcb 	.word	0x08004fcb
 8004fac:	08004fdb 	.word	0x08004fdb
 8004fb0:	08004fdb 	.word	0x08004fdb
 8004fb4:	08004fdb 	.word	0x08004fdb
 8004fb8:	08004fd3 	.word	0x08004fd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fbc:	f7fd fc14 	bl	80027e8 <HAL_RCC_GetPCLK1Freq>
 8004fc0:	61f8      	str	r0, [r7, #28]
        break;
 8004fc2:	e010      	b.n	8004fe6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004fc4:	4b8f      	ldr	r3, [pc, #572]	; (8005204 <UART_SetConfig+0x56c>)
 8004fc6:	61fb      	str	r3, [r7, #28]
        break;
 8004fc8:	e00d      	b.n	8004fe6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004fca:	f7fd fb75 	bl	80026b8 <HAL_RCC_GetSysClockFreq>
 8004fce:	61f8      	str	r0, [r7, #28]
        break;
 8004fd0:	e009      	b.n	8004fe6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fd6:	61fb      	str	r3, [r7, #28]
        break;
 8004fd8:	e005      	b.n	8004fe6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004fe4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004fe6:	69fb      	ldr	r3, [r7, #28]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	f000 80fb 	beq.w	80051e4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	685a      	ldr	r2, [r3, #4]
 8004ff2:	4613      	mov	r3, r2
 8004ff4:	005b      	lsls	r3, r3, #1
 8004ff6:	4413      	add	r3, r2
 8004ff8:	69fa      	ldr	r2, [r7, #28]
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d305      	bcc.n	800500a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005004:	69fa      	ldr	r2, [r7, #28]
 8005006:	429a      	cmp	r2, r3
 8005008:	d903      	bls.n	8005012 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005010:	e0e8      	b.n	80051e4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005012:	69fb      	ldr	r3, [r7, #28]
 8005014:	2200      	movs	r2, #0
 8005016:	461c      	mov	r4, r3
 8005018:	4615      	mov	r5, r2
 800501a:	f04f 0200 	mov.w	r2, #0
 800501e:	f04f 0300 	mov.w	r3, #0
 8005022:	022b      	lsls	r3, r5, #8
 8005024:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005028:	0222      	lsls	r2, r4, #8
 800502a:	68f9      	ldr	r1, [r7, #12]
 800502c:	6849      	ldr	r1, [r1, #4]
 800502e:	0849      	lsrs	r1, r1, #1
 8005030:	2000      	movs	r0, #0
 8005032:	4688      	mov	r8, r1
 8005034:	4681      	mov	r9, r0
 8005036:	eb12 0a08 	adds.w	sl, r2, r8
 800503a:	eb43 0b09 	adc.w	fp, r3, r9
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	2200      	movs	r2, #0
 8005044:	603b      	str	r3, [r7, #0]
 8005046:	607a      	str	r2, [r7, #4]
 8005048:	e9d7 2300 	ldrd	r2, r3, [r7]
 800504c:	4650      	mov	r0, sl
 800504e:	4659      	mov	r1, fp
 8005050:	f7fb f90e 	bl	8000270 <__aeabi_uldivmod>
 8005054:	4602      	mov	r2, r0
 8005056:	460b      	mov	r3, r1
 8005058:	4613      	mov	r3, r2
 800505a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800505c:	69bb      	ldr	r3, [r7, #24]
 800505e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005062:	d308      	bcc.n	8005076 <UART_SetConfig+0x3de>
 8005064:	69bb      	ldr	r3, [r7, #24]
 8005066:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800506a:	d204      	bcs.n	8005076 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	69ba      	ldr	r2, [r7, #24]
 8005072:	60da      	str	r2, [r3, #12]
 8005074:	e0b6      	b.n	80051e4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800507c:	e0b2      	b.n	80051e4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	69db      	ldr	r3, [r3, #28]
 8005082:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005086:	d15e      	bne.n	8005146 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005088:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800508c:	2b08      	cmp	r3, #8
 800508e:	d828      	bhi.n	80050e2 <UART_SetConfig+0x44a>
 8005090:	a201      	add	r2, pc, #4	; (adr r2, 8005098 <UART_SetConfig+0x400>)
 8005092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005096:	bf00      	nop
 8005098:	080050bd 	.word	0x080050bd
 800509c:	080050c5 	.word	0x080050c5
 80050a0:	080050cd 	.word	0x080050cd
 80050a4:	080050e3 	.word	0x080050e3
 80050a8:	080050d3 	.word	0x080050d3
 80050ac:	080050e3 	.word	0x080050e3
 80050b0:	080050e3 	.word	0x080050e3
 80050b4:	080050e3 	.word	0x080050e3
 80050b8:	080050db 	.word	0x080050db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050bc:	f7fd fb94 	bl	80027e8 <HAL_RCC_GetPCLK1Freq>
 80050c0:	61f8      	str	r0, [r7, #28]
        break;
 80050c2:	e014      	b.n	80050ee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050c4:	f7fd fba6 	bl	8002814 <HAL_RCC_GetPCLK2Freq>
 80050c8:	61f8      	str	r0, [r7, #28]
        break;
 80050ca:	e010      	b.n	80050ee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050cc:	4b4d      	ldr	r3, [pc, #308]	; (8005204 <UART_SetConfig+0x56c>)
 80050ce:	61fb      	str	r3, [r7, #28]
        break;
 80050d0:	e00d      	b.n	80050ee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050d2:	f7fd faf1 	bl	80026b8 <HAL_RCC_GetSysClockFreq>
 80050d6:	61f8      	str	r0, [r7, #28]
        break;
 80050d8:	e009      	b.n	80050ee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050de:	61fb      	str	r3, [r7, #28]
        break;
 80050e0:	e005      	b.n	80050ee <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80050e2:	2300      	movs	r3, #0
 80050e4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80050ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d077      	beq.n	80051e4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80050f4:	69fb      	ldr	r3, [r7, #28]
 80050f6:	005a      	lsls	r2, r3, #1
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	085b      	lsrs	r3, r3, #1
 80050fe:	441a      	add	r2, r3
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	fbb2 f3f3 	udiv	r3, r2, r3
 8005108:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800510a:	69bb      	ldr	r3, [r7, #24]
 800510c:	2b0f      	cmp	r3, #15
 800510e:	d916      	bls.n	800513e <UART_SetConfig+0x4a6>
 8005110:	69bb      	ldr	r3, [r7, #24]
 8005112:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005116:	d212      	bcs.n	800513e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005118:	69bb      	ldr	r3, [r7, #24]
 800511a:	b29b      	uxth	r3, r3
 800511c:	f023 030f 	bic.w	r3, r3, #15
 8005120:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005122:	69bb      	ldr	r3, [r7, #24]
 8005124:	085b      	lsrs	r3, r3, #1
 8005126:	b29b      	uxth	r3, r3
 8005128:	f003 0307 	and.w	r3, r3, #7
 800512c:	b29a      	uxth	r2, r3
 800512e:	8afb      	ldrh	r3, [r7, #22]
 8005130:	4313      	orrs	r3, r2
 8005132:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	8afa      	ldrh	r2, [r7, #22]
 800513a:	60da      	str	r2, [r3, #12]
 800513c:	e052      	b.n	80051e4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005144:	e04e      	b.n	80051e4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005146:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800514a:	2b08      	cmp	r3, #8
 800514c:	d827      	bhi.n	800519e <UART_SetConfig+0x506>
 800514e:	a201      	add	r2, pc, #4	; (adr r2, 8005154 <UART_SetConfig+0x4bc>)
 8005150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005154:	08005179 	.word	0x08005179
 8005158:	08005181 	.word	0x08005181
 800515c:	08005189 	.word	0x08005189
 8005160:	0800519f 	.word	0x0800519f
 8005164:	0800518f 	.word	0x0800518f
 8005168:	0800519f 	.word	0x0800519f
 800516c:	0800519f 	.word	0x0800519f
 8005170:	0800519f 	.word	0x0800519f
 8005174:	08005197 	.word	0x08005197
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005178:	f7fd fb36 	bl	80027e8 <HAL_RCC_GetPCLK1Freq>
 800517c:	61f8      	str	r0, [r7, #28]
        break;
 800517e:	e014      	b.n	80051aa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005180:	f7fd fb48 	bl	8002814 <HAL_RCC_GetPCLK2Freq>
 8005184:	61f8      	str	r0, [r7, #28]
        break;
 8005186:	e010      	b.n	80051aa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005188:	4b1e      	ldr	r3, [pc, #120]	; (8005204 <UART_SetConfig+0x56c>)
 800518a:	61fb      	str	r3, [r7, #28]
        break;
 800518c:	e00d      	b.n	80051aa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800518e:	f7fd fa93 	bl	80026b8 <HAL_RCC_GetSysClockFreq>
 8005192:	61f8      	str	r0, [r7, #28]
        break;
 8005194:	e009      	b.n	80051aa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005196:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800519a:	61fb      	str	r3, [r7, #28]
        break;
 800519c:	e005      	b.n	80051aa <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800519e:	2300      	movs	r3, #0
 80051a0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80051a8:	bf00      	nop
    }

    if (pclk != 0U)
 80051aa:	69fb      	ldr	r3, [r7, #28]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d019      	beq.n	80051e4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	085a      	lsrs	r2, r3, #1
 80051b6:	69fb      	ldr	r3, [r7, #28]
 80051b8:	441a      	add	r2, r3
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	fbb2 f3f3 	udiv	r3, r2, r3
 80051c2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051c4:	69bb      	ldr	r3, [r7, #24]
 80051c6:	2b0f      	cmp	r3, #15
 80051c8:	d909      	bls.n	80051de <UART_SetConfig+0x546>
 80051ca:	69bb      	ldr	r3, [r7, #24]
 80051cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051d0:	d205      	bcs.n	80051de <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80051d2:	69bb      	ldr	r3, [r7, #24]
 80051d4:	b29a      	uxth	r2, r3
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	60da      	str	r2, [r3, #12]
 80051dc:	e002      	b.n	80051e4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2200      	movs	r2, #0
 80051e8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2200      	movs	r2, #0
 80051ee:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80051f0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	3728      	adds	r7, #40	; 0x28
 80051f8:	46bd      	mov	sp, r7
 80051fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80051fe:	bf00      	nop
 8005200:	40008000 	.word	0x40008000
 8005204:	00f42400 	.word	0x00f42400

08005208 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005208:	b480      	push	{r7}
 800520a:	b083      	sub	sp, #12
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005214:	f003 0301 	and.w	r3, r3, #1
 8005218:	2b00      	cmp	r3, #0
 800521a:	d00a      	beq.n	8005232 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	430a      	orrs	r2, r1
 8005230:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005236:	f003 0302 	and.w	r3, r3, #2
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00a      	beq.n	8005254 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	430a      	orrs	r2, r1
 8005252:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005258:	f003 0304 	and.w	r3, r3, #4
 800525c:	2b00      	cmp	r3, #0
 800525e:	d00a      	beq.n	8005276 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	430a      	orrs	r2, r1
 8005274:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800527a:	f003 0308 	and.w	r3, r3, #8
 800527e:	2b00      	cmp	r3, #0
 8005280:	d00a      	beq.n	8005298 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	430a      	orrs	r2, r1
 8005296:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800529c:	f003 0310 	and.w	r3, r3, #16
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d00a      	beq.n	80052ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	430a      	orrs	r2, r1
 80052b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052be:	f003 0320 	and.w	r3, r3, #32
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d00a      	beq.n	80052dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	689b      	ldr	r3, [r3, #8]
 80052cc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	430a      	orrs	r2, r1
 80052da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d01a      	beq.n	800531e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	430a      	orrs	r2, r1
 80052fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005302:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005306:	d10a      	bne.n	800531e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	430a      	orrs	r2, r1
 800531c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005322:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005326:	2b00      	cmp	r3, #0
 8005328:	d00a      	beq.n	8005340 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	430a      	orrs	r2, r1
 800533e:	605a      	str	r2, [r3, #4]
  }
}
 8005340:	bf00      	nop
 8005342:	370c      	adds	r7, #12
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr

0800534c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b086      	sub	sp, #24
 8005350:	af02      	add	r7, sp, #8
 8005352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800535c:	f7fc f806 	bl	800136c <HAL_GetTick>
 8005360:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f003 0308 	and.w	r3, r3, #8
 800536c:	2b08      	cmp	r3, #8
 800536e:	d10e      	bne.n	800538e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005370:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005374:	9300      	str	r3, [sp, #0]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2200      	movs	r2, #0
 800537a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 f82d 	bl	80053de <UART_WaitOnFlagUntilTimeout>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d001      	beq.n	800538e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800538a:	2303      	movs	r3, #3
 800538c:	e023      	b.n	80053d6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0304 	and.w	r3, r3, #4
 8005398:	2b04      	cmp	r3, #4
 800539a:	d10e      	bne.n	80053ba <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800539c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80053a0:	9300      	str	r3, [sp, #0]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	2200      	movs	r2, #0
 80053a6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 f817 	bl	80053de <UART_WaitOnFlagUntilTimeout>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d001      	beq.n	80053ba <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80053b6:	2303      	movs	r3, #3
 80053b8:	e00d      	b.n	80053d6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2220      	movs	r2, #32
 80053be:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2220      	movs	r2, #32
 80053c4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3710      	adds	r7, #16
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}

080053de <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80053de:	b580      	push	{r7, lr}
 80053e0:	b09c      	sub	sp, #112	; 0x70
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	60f8      	str	r0, [r7, #12]
 80053e6:	60b9      	str	r1, [r7, #8]
 80053e8:	603b      	str	r3, [r7, #0]
 80053ea:	4613      	mov	r3, r2
 80053ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053ee:	e0a5      	b.n	800553c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80053f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053f6:	f000 80a1 	beq.w	800553c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053fa:	f7fb ffb7 	bl	800136c <HAL_GetTick>
 80053fe:	4602      	mov	r2, r0
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	1ad3      	subs	r3, r2, r3
 8005404:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005406:	429a      	cmp	r2, r3
 8005408:	d302      	bcc.n	8005410 <UART_WaitOnFlagUntilTimeout+0x32>
 800540a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800540c:	2b00      	cmp	r3, #0
 800540e:	d13e      	bne.n	800548e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005416:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005418:	e853 3f00 	ldrex	r3, [r3]
 800541c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800541e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005420:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005424:	667b      	str	r3, [r7, #100]	; 0x64
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	461a      	mov	r2, r3
 800542c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800542e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005430:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005432:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005434:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005436:	e841 2300 	strex	r3, r2, [r1]
 800543a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800543c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800543e:	2b00      	cmp	r3, #0
 8005440:	d1e6      	bne.n	8005410 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	3308      	adds	r3, #8
 8005448:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800544a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800544c:	e853 3f00 	ldrex	r3, [r3]
 8005450:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005454:	f023 0301 	bic.w	r3, r3, #1
 8005458:	663b      	str	r3, [r7, #96]	; 0x60
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	3308      	adds	r3, #8
 8005460:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005462:	64ba      	str	r2, [r7, #72]	; 0x48
 8005464:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005466:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005468:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800546a:	e841 2300 	strex	r3, r2, [r1]
 800546e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005470:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005472:	2b00      	cmp	r3, #0
 8005474:	d1e5      	bne.n	8005442 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2220      	movs	r2, #32
 800547a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2220      	movs	r2, #32
 8005480:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2200      	movs	r2, #0
 8005486:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	e067      	b.n	800555e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f003 0304 	and.w	r3, r3, #4
 8005498:	2b00      	cmp	r3, #0
 800549a:	d04f      	beq.n	800553c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	69db      	ldr	r3, [r3, #28]
 80054a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054aa:	d147      	bne.n	800553c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80054b4:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054be:	e853 3f00 	ldrex	r3, [r3]
 80054c2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80054c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80054ca:	66fb      	str	r3, [r7, #108]	; 0x6c
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	461a      	mov	r2, r3
 80054d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054d4:	637b      	str	r3, [r7, #52]	; 0x34
 80054d6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80054da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80054dc:	e841 2300 	strex	r3, r2, [r1]
 80054e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80054e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d1e6      	bne.n	80054b6 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	3308      	adds	r3, #8
 80054ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	e853 3f00 	ldrex	r3, [r3]
 80054f6:	613b      	str	r3, [r7, #16]
   return(result);
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	f023 0301 	bic.w	r3, r3, #1
 80054fe:	66bb      	str	r3, [r7, #104]	; 0x68
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	3308      	adds	r3, #8
 8005506:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005508:	623a      	str	r2, [r7, #32]
 800550a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800550c:	69f9      	ldr	r1, [r7, #28]
 800550e:	6a3a      	ldr	r2, [r7, #32]
 8005510:	e841 2300 	strex	r3, r2, [r1]
 8005514:	61bb      	str	r3, [r7, #24]
   return(result);
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d1e5      	bne.n	80054e8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2220      	movs	r2, #32
 8005520:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2220      	movs	r2, #32
 8005526:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2220      	movs	r2, #32
 800552c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2200      	movs	r2, #0
 8005534:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005538:	2303      	movs	r3, #3
 800553a:	e010      	b.n	800555e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	69da      	ldr	r2, [r3, #28]
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	4013      	ands	r3, r2
 8005546:	68ba      	ldr	r2, [r7, #8]
 8005548:	429a      	cmp	r2, r3
 800554a:	bf0c      	ite	eq
 800554c:	2301      	moveq	r3, #1
 800554e:	2300      	movne	r3, #0
 8005550:	b2db      	uxtb	r3, r3
 8005552:	461a      	mov	r2, r3
 8005554:	79fb      	ldrb	r3, [r7, #7]
 8005556:	429a      	cmp	r2, r3
 8005558:	f43f af4a 	beq.w	80053f0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800555c:	2300      	movs	r3, #0
}
 800555e:	4618      	mov	r0, r3
 8005560:	3770      	adds	r7, #112	; 0x70
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
	...

08005568 <__errno>:
 8005568:	4b01      	ldr	r3, [pc, #4]	; (8005570 <__errno+0x8>)
 800556a:	6818      	ldr	r0, [r3, #0]
 800556c:	4770      	bx	lr
 800556e:	bf00      	nop
 8005570:	20000024 	.word	0x20000024

08005574 <__libc_init_array>:
 8005574:	b570      	push	{r4, r5, r6, lr}
 8005576:	4d0d      	ldr	r5, [pc, #52]	; (80055ac <__libc_init_array+0x38>)
 8005578:	4c0d      	ldr	r4, [pc, #52]	; (80055b0 <__libc_init_array+0x3c>)
 800557a:	1b64      	subs	r4, r4, r5
 800557c:	10a4      	asrs	r4, r4, #2
 800557e:	2600      	movs	r6, #0
 8005580:	42a6      	cmp	r6, r4
 8005582:	d109      	bne.n	8005598 <__libc_init_array+0x24>
 8005584:	4d0b      	ldr	r5, [pc, #44]	; (80055b4 <__libc_init_array+0x40>)
 8005586:	4c0c      	ldr	r4, [pc, #48]	; (80055b8 <__libc_init_array+0x44>)
 8005588:	f001 f824 	bl	80065d4 <_init>
 800558c:	1b64      	subs	r4, r4, r5
 800558e:	10a4      	asrs	r4, r4, #2
 8005590:	2600      	movs	r6, #0
 8005592:	42a6      	cmp	r6, r4
 8005594:	d105      	bne.n	80055a2 <__libc_init_array+0x2e>
 8005596:	bd70      	pop	{r4, r5, r6, pc}
 8005598:	f855 3b04 	ldr.w	r3, [r5], #4
 800559c:	4798      	blx	r3
 800559e:	3601      	adds	r6, #1
 80055a0:	e7ee      	b.n	8005580 <__libc_init_array+0xc>
 80055a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80055a6:	4798      	blx	r3
 80055a8:	3601      	adds	r6, #1
 80055aa:	e7f2      	b.n	8005592 <__libc_init_array+0x1e>
 80055ac:	080067a0 	.word	0x080067a0
 80055b0:	080067a0 	.word	0x080067a0
 80055b4:	080067a0 	.word	0x080067a0
 80055b8:	080067a4 	.word	0x080067a4

080055bc <memset>:
 80055bc:	4402      	add	r2, r0
 80055be:	4603      	mov	r3, r0
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d100      	bne.n	80055c6 <memset+0xa>
 80055c4:	4770      	bx	lr
 80055c6:	f803 1b01 	strb.w	r1, [r3], #1
 80055ca:	e7f9      	b.n	80055c0 <memset+0x4>

080055cc <iprintf>:
 80055cc:	b40f      	push	{r0, r1, r2, r3}
 80055ce:	4b0a      	ldr	r3, [pc, #40]	; (80055f8 <iprintf+0x2c>)
 80055d0:	b513      	push	{r0, r1, r4, lr}
 80055d2:	681c      	ldr	r4, [r3, #0]
 80055d4:	b124      	cbz	r4, 80055e0 <iprintf+0x14>
 80055d6:	69a3      	ldr	r3, [r4, #24]
 80055d8:	b913      	cbnz	r3, 80055e0 <iprintf+0x14>
 80055da:	4620      	mov	r0, r4
 80055dc:	f000 fa5e 	bl	8005a9c <__sinit>
 80055e0:	ab05      	add	r3, sp, #20
 80055e2:	9a04      	ldr	r2, [sp, #16]
 80055e4:	68a1      	ldr	r1, [r4, #8]
 80055e6:	9301      	str	r3, [sp, #4]
 80055e8:	4620      	mov	r0, r4
 80055ea:	f000 fc67 	bl	8005ebc <_vfiprintf_r>
 80055ee:	b002      	add	sp, #8
 80055f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055f4:	b004      	add	sp, #16
 80055f6:	4770      	bx	lr
 80055f8:	20000024 	.word	0x20000024

080055fc <_puts_r>:
 80055fc:	b570      	push	{r4, r5, r6, lr}
 80055fe:	460e      	mov	r6, r1
 8005600:	4605      	mov	r5, r0
 8005602:	b118      	cbz	r0, 800560c <_puts_r+0x10>
 8005604:	6983      	ldr	r3, [r0, #24]
 8005606:	b90b      	cbnz	r3, 800560c <_puts_r+0x10>
 8005608:	f000 fa48 	bl	8005a9c <__sinit>
 800560c:	69ab      	ldr	r3, [r5, #24]
 800560e:	68ac      	ldr	r4, [r5, #8]
 8005610:	b913      	cbnz	r3, 8005618 <_puts_r+0x1c>
 8005612:	4628      	mov	r0, r5
 8005614:	f000 fa42 	bl	8005a9c <__sinit>
 8005618:	4b2c      	ldr	r3, [pc, #176]	; (80056cc <_puts_r+0xd0>)
 800561a:	429c      	cmp	r4, r3
 800561c:	d120      	bne.n	8005660 <_puts_r+0x64>
 800561e:	686c      	ldr	r4, [r5, #4]
 8005620:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005622:	07db      	lsls	r3, r3, #31
 8005624:	d405      	bmi.n	8005632 <_puts_r+0x36>
 8005626:	89a3      	ldrh	r3, [r4, #12]
 8005628:	0598      	lsls	r0, r3, #22
 800562a:	d402      	bmi.n	8005632 <_puts_r+0x36>
 800562c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800562e:	f000 fad3 	bl	8005bd8 <__retarget_lock_acquire_recursive>
 8005632:	89a3      	ldrh	r3, [r4, #12]
 8005634:	0719      	lsls	r1, r3, #28
 8005636:	d51d      	bpl.n	8005674 <_puts_r+0x78>
 8005638:	6923      	ldr	r3, [r4, #16]
 800563a:	b1db      	cbz	r3, 8005674 <_puts_r+0x78>
 800563c:	3e01      	subs	r6, #1
 800563e:	68a3      	ldr	r3, [r4, #8]
 8005640:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005644:	3b01      	subs	r3, #1
 8005646:	60a3      	str	r3, [r4, #8]
 8005648:	bb39      	cbnz	r1, 800569a <_puts_r+0x9e>
 800564a:	2b00      	cmp	r3, #0
 800564c:	da38      	bge.n	80056c0 <_puts_r+0xc4>
 800564e:	4622      	mov	r2, r4
 8005650:	210a      	movs	r1, #10
 8005652:	4628      	mov	r0, r5
 8005654:	f000 f848 	bl	80056e8 <__swbuf_r>
 8005658:	3001      	adds	r0, #1
 800565a:	d011      	beq.n	8005680 <_puts_r+0x84>
 800565c:	250a      	movs	r5, #10
 800565e:	e011      	b.n	8005684 <_puts_r+0x88>
 8005660:	4b1b      	ldr	r3, [pc, #108]	; (80056d0 <_puts_r+0xd4>)
 8005662:	429c      	cmp	r4, r3
 8005664:	d101      	bne.n	800566a <_puts_r+0x6e>
 8005666:	68ac      	ldr	r4, [r5, #8]
 8005668:	e7da      	b.n	8005620 <_puts_r+0x24>
 800566a:	4b1a      	ldr	r3, [pc, #104]	; (80056d4 <_puts_r+0xd8>)
 800566c:	429c      	cmp	r4, r3
 800566e:	bf08      	it	eq
 8005670:	68ec      	ldreq	r4, [r5, #12]
 8005672:	e7d5      	b.n	8005620 <_puts_r+0x24>
 8005674:	4621      	mov	r1, r4
 8005676:	4628      	mov	r0, r5
 8005678:	f000 f888 	bl	800578c <__swsetup_r>
 800567c:	2800      	cmp	r0, #0
 800567e:	d0dd      	beq.n	800563c <_puts_r+0x40>
 8005680:	f04f 35ff 	mov.w	r5, #4294967295
 8005684:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005686:	07da      	lsls	r2, r3, #31
 8005688:	d405      	bmi.n	8005696 <_puts_r+0x9a>
 800568a:	89a3      	ldrh	r3, [r4, #12]
 800568c:	059b      	lsls	r3, r3, #22
 800568e:	d402      	bmi.n	8005696 <_puts_r+0x9a>
 8005690:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005692:	f000 faa2 	bl	8005bda <__retarget_lock_release_recursive>
 8005696:	4628      	mov	r0, r5
 8005698:	bd70      	pop	{r4, r5, r6, pc}
 800569a:	2b00      	cmp	r3, #0
 800569c:	da04      	bge.n	80056a8 <_puts_r+0xac>
 800569e:	69a2      	ldr	r2, [r4, #24]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	dc06      	bgt.n	80056b2 <_puts_r+0xb6>
 80056a4:	290a      	cmp	r1, #10
 80056a6:	d004      	beq.n	80056b2 <_puts_r+0xb6>
 80056a8:	6823      	ldr	r3, [r4, #0]
 80056aa:	1c5a      	adds	r2, r3, #1
 80056ac:	6022      	str	r2, [r4, #0]
 80056ae:	7019      	strb	r1, [r3, #0]
 80056b0:	e7c5      	b.n	800563e <_puts_r+0x42>
 80056b2:	4622      	mov	r2, r4
 80056b4:	4628      	mov	r0, r5
 80056b6:	f000 f817 	bl	80056e8 <__swbuf_r>
 80056ba:	3001      	adds	r0, #1
 80056bc:	d1bf      	bne.n	800563e <_puts_r+0x42>
 80056be:	e7df      	b.n	8005680 <_puts_r+0x84>
 80056c0:	6823      	ldr	r3, [r4, #0]
 80056c2:	250a      	movs	r5, #10
 80056c4:	1c5a      	adds	r2, r3, #1
 80056c6:	6022      	str	r2, [r4, #0]
 80056c8:	701d      	strb	r5, [r3, #0]
 80056ca:	e7db      	b.n	8005684 <_puts_r+0x88>
 80056cc:	08006724 	.word	0x08006724
 80056d0:	08006744 	.word	0x08006744
 80056d4:	08006704 	.word	0x08006704

080056d8 <puts>:
 80056d8:	4b02      	ldr	r3, [pc, #8]	; (80056e4 <puts+0xc>)
 80056da:	4601      	mov	r1, r0
 80056dc:	6818      	ldr	r0, [r3, #0]
 80056de:	f7ff bf8d 	b.w	80055fc <_puts_r>
 80056e2:	bf00      	nop
 80056e4:	20000024 	.word	0x20000024

080056e8 <__swbuf_r>:
 80056e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056ea:	460e      	mov	r6, r1
 80056ec:	4614      	mov	r4, r2
 80056ee:	4605      	mov	r5, r0
 80056f0:	b118      	cbz	r0, 80056fa <__swbuf_r+0x12>
 80056f2:	6983      	ldr	r3, [r0, #24]
 80056f4:	b90b      	cbnz	r3, 80056fa <__swbuf_r+0x12>
 80056f6:	f000 f9d1 	bl	8005a9c <__sinit>
 80056fa:	4b21      	ldr	r3, [pc, #132]	; (8005780 <__swbuf_r+0x98>)
 80056fc:	429c      	cmp	r4, r3
 80056fe:	d12b      	bne.n	8005758 <__swbuf_r+0x70>
 8005700:	686c      	ldr	r4, [r5, #4]
 8005702:	69a3      	ldr	r3, [r4, #24]
 8005704:	60a3      	str	r3, [r4, #8]
 8005706:	89a3      	ldrh	r3, [r4, #12]
 8005708:	071a      	lsls	r2, r3, #28
 800570a:	d52f      	bpl.n	800576c <__swbuf_r+0x84>
 800570c:	6923      	ldr	r3, [r4, #16]
 800570e:	b36b      	cbz	r3, 800576c <__swbuf_r+0x84>
 8005710:	6923      	ldr	r3, [r4, #16]
 8005712:	6820      	ldr	r0, [r4, #0]
 8005714:	1ac0      	subs	r0, r0, r3
 8005716:	6963      	ldr	r3, [r4, #20]
 8005718:	b2f6      	uxtb	r6, r6
 800571a:	4283      	cmp	r3, r0
 800571c:	4637      	mov	r7, r6
 800571e:	dc04      	bgt.n	800572a <__swbuf_r+0x42>
 8005720:	4621      	mov	r1, r4
 8005722:	4628      	mov	r0, r5
 8005724:	f000 f926 	bl	8005974 <_fflush_r>
 8005728:	bb30      	cbnz	r0, 8005778 <__swbuf_r+0x90>
 800572a:	68a3      	ldr	r3, [r4, #8]
 800572c:	3b01      	subs	r3, #1
 800572e:	60a3      	str	r3, [r4, #8]
 8005730:	6823      	ldr	r3, [r4, #0]
 8005732:	1c5a      	adds	r2, r3, #1
 8005734:	6022      	str	r2, [r4, #0]
 8005736:	701e      	strb	r6, [r3, #0]
 8005738:	6963      	ldr	r3, [r4, #20]
 800573a:	3001      	adds	r0, #1
 800573c:	4283      	cmp	r3, r0
 800573e:	d004      	beq.n	800574a <__swbuf_r+0x62>
 8005740:	89a3      	ldrh	r3, [r4, #12]
 8005742:	07db      	lsls	r3, r3, #31
 8005744:	d506      	bpl.n	8005754 <__swbuf_r+0x6c>
 8005746:	2e0a      	cmp	r6, #10
 8005748:	d104      	bne.n	8005754 <__swbuf_r+0x6c>
 800574a:	4621      	mov	r1, r4
 800574c:	4628      	mov	r0, r5
 800574e:	f000 f911 	bl	8005974 <_fflush_r>
 8005752:	b988      	cbnz	r0, 8005778 <__swbuf_r+0x90>
 8005754:	4638      	mov	r0, r7
 8005756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005758:	4b0a      	ldr	r3, [pc, #40]	; (8005784 <__swbuf_r+0x9c>)
 800575a:	429c      	cmp	r4, r3
 800575c:	d101      	bne.n	8005762 <__swbuf_r+0x7a>
 800575e:	68ac      	ldr	r4, [r5, #8]
 8005760:	e7cf      	b.n	8005702 <__swbuf_r+0x1a>
 8005762:	4b09      	ldr	r3, [pc, #36]	; (8005788 <__swbuf_r+0xa0>)
 8005764:	429c      	cmp	r4, r3
 8005766:	bf08      	it	eq
 8005768:	68ec      	ldreq	r4, [r5, #12]
 800576a:	e7ca      	b.n	8005702 <__swbuf_r+0x1a>
 800576c:	4621      	mov	r1, r4
 800576e:	4628      	mov	r0, r5
 8005770:	f000 f80c 	bl	800578c <__swsetup_r>
 8005774:	2800      	cmp	r0, #0
 8005776:	d0cb      	beq.n	8005710 <__swbuf_r+0x28>
 8005778:	f04f 37ff 	mov.w	r7, #4294967295
 800577c:	e7ea      	b.n	8005754 <__swbuf_r+0x6c>
 800577e:	bf00      	nop
 8005780:	08006724 	.word	0x08006724
 8005784:	08006744 	.word	0x08006744
 8005788:	08006704 	.word	0x08006704

0800578c <__swsetup_r>:
 800578c:	4b32      	ldr	r3, [pc, #200]	; (8005858 <__swsetup_r+0xcc>)
 800578e:	b570      	push	{r4, r5, r6, lr}
 8005790:	681d      	ldr	r5, [r3, #0]
 8005792:	4606      	mov	r6, r0
 8005794:	460c      	mov	r4, r1
 8005796:	b125      	cbz	r5, 80057a2 <__swsetup_r+0x16>
 8005798:	69ab      	ldr	r3, [r5, #24]
 800579a:	b913      	cbnz	r3, 80057a2 <__swsetup_r+0x16>
 800579c:	4628      	mov	r0, r5
 800579e:	f000 f97d 	bl	8005a9c <__sinit>
 80057a2:	4b2e      	ldr	r3, [pc, #184]	; (800585c <__swsetup_r+0xd0>)
 80057a4:	429c      	cmp	r4, r3
 80057a6:	d10f      	bne.n	80057c8 <__swsetup_r+0x3c>
 80057a8:	686c      	ldr	r4, [r5, #4]
 80057aa:	89a3      	ldrh	r3, [r4, #12]
 80057ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80057b0:	0719      	lsls	r1, r3, #28
 80057b2:	d42c      	bmi.n	800580e <__swsetup_r+0x82>
 80057b4:	06dd      	lsls	r5, r3, #27
 80057b6:	d411      	bmi.n	80057dc <__swsetup_r+0x50>
 80057b8:	2309      	movs	r3, #9
 80057ba:	6033      	str	r3, [r6, #0]
 80057bc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80057c0:	81a3      	strh	r3, [r4, #12]
 80057c2:	f04f 30ff 	mov.w	r0, #4294967295
 80057c6:	e03e      	b.n	8005846 <__swsetup_r+0xba>
 80057c8:	4b25      	ldr	r3, [pc, #148]	; (8005860 <__swsetup_r+0xd4>)
 80057ca:	429c      	cmp	r4, r3
 80057cc:	d101      	bne.n	80057d2 <__swsetup_r+0x46>
 80057ce:	68ac      	ldr	r4, [r5, #8]
 80057d0:	e7eb      	b.n	80057aa <__swsetup_r+0x1e>
 80057d2:	4b24      	ldr	r3, [pc, #144]	; (8005864 <__swsetup_r+0xd8>)
 80057d4:	429c      	cmp	r4, r3
 80057d6:	bf08      	it	eq
 80057d8:	68ec      	ldreq	r4, [r5, #12]
 80057da:	e7e6      	b.n	80057aa <__swsetup_r+0x1e>
 80057dc:	0758      	lsls	r0, r3, #29
 80057de:	d512      	bpl.n	8005806 <__swsetup_r+0x7a>
 80057e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80057e2:	b141      	cbz	r1, 80057f6 <__swsetup_r+0x6a>
 80057e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80057e8:	4299      	cmp	r1, r3
 80057ea:	d002      	beq.n	80057f2 <__swsetup_r+0x66>
 80057ec:	4630      	mov	r0, r6
 80057ee:	f000 fa5b 	bl	8005ca8 <_free_r>
 80057f2:	2300      	movs	r3, #0
 80057f4:	6363      	str	r3, [r4, #52]	; 0x34
 80057f6:	89a3      	ldrh	r3, [r4, #12]
 80057f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80057fc:	81a3      	strh	r3, [r4, #12]
 80057fe:	2300      	movs	r3, #0
 8005800:	6063      	str	r3, [r4, #4]
 8005802:	6923      	ldr	r3, [r4, #16]
 8005804:	6023      	str	r3, [r4, #0]
 8005806:	89a3      	ldrh	r3, [r4, #12]
 8005808:	f043 0308 	orr.w	r3, r3, #8
 800580c:	81a3      	strh	r3, [r4, #12]
 800580e:	6923      	ldr	r3, [r4, #16]
 8005810:	b94b      	cbnz	r3, 8005826 <__swsetup_r+0x9a>
 8005812:	89a3      	ldrh	r3, [r4, #12]
 8005814:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005818:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800581c:	d003      	beq.n	8005826 <__swsetup_r+0x9a>
 800581e:	4621      	mov	r1, r4
 8005820:	4630      	mov	r0, r6
 8005822:	f000 fa01 	bl	8005c28 <__smakebuf_r>
 8005826:	89a0      	ldrh	r0, [r4, #12]
 8005828:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800582c:	f010 0301 	ands.w	r3, r0, #1
 8005830:	d00a      	beq.n	8005848 <__swsetup_r+0xbc>
 8005832:	2300      	movs	r3, #0
 8005834:	60a3      	str	r3, [r4, #8]
 8005836:	6963      	ldr	r3, [r4, #20]
 8005838:	425b      	negs	r3, r3
 800583a:	61a3      	str	r3, [r4, #24]
 800583c:	6923      	ldr	r3, [r4, #16]
 800583e:	b943      	cbnz	r3, 8005852 <__swsetup_r+0xc6>
 8005840:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005844:	d1ba      	bne.n	80057bc <__swsetup_r+0x30>
 8005846:	bd70      	pop	{r4, r5, r6, pc}
 8005848:	0781      	lsls	r1, r0, #30
 800584a:	bf58      	it	pl
 800584c:	6963      	ldrpl	r3, [r4, #20]
 800584e:	60a3      	str	r3, [r4, #8]
 8005850:	e7f4      	b.n	800583c <__swsetup_r+0xb0>
 8005852:	2000      	movs	r0, #0
 8005854:	e7f7      	b.n	8005846 <__swsetup_r+0xba>
 8005856:	bf00      	nop
 8005858:	20000024 	.word	0x20000024
 800585c:	08006724 	.word	0x08006724
 8005860:	08006744 	.word	0x08006744
 8005864:	08006704 	.word	0x08006704

08005868 <__sflush_r>:
 8005868:	898a      	ldrh	r2, [r1, #12]
 800586a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800586e:	4605      	mov	r5, r0
 8005870:	0710      	lsls	r0, r2, #28
 8005872:	460c      	mov	r4, r1
 8005874:	d458      	bmi.n	8005928 <__sflush_r+0xc0>
 8005876:	684b      	ldr	r3, [r1, #4]
 8005878:	2b00      	cmp	r3, #0
 800587a:	dc05      	bgt.n	8005888 <__sflush_r+0x20>
 800587c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800587e:	2b00      	cmp	r3, #0
 8005880:	dc02      	bgt.n	8005888 <__sflush_r+0x20>
 8005882:	2000      	movs	r0, #0
 8005884:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005888:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800588a:	2e00      	cmp	r6, #0
 800588c:	d0f9      	beq.n	8005882 <__sflush_r+0x1a>
 800588e:	2300      	movs	r3, #0
 8005890:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005894:	682f      	ldr	r7, [r5, #0]
 8005896:	602b      	str	r3, [r5, #0]
 8005898:	d032      	beq.n	8005900 <__sflush_r+0x98>
 800589a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800589c:	89a3      	ldrh	r3, [r4, #12]
 800589e:	075a      	lsls	r2, r3, #29
 80058a0:	d505      	bpl.n	80058ae <__sflush_r+0x46>
 80058a2:	6863      	ldr	r3, [r4, #4]
 80058a4:	1ac0      	subs	r0, r0, r3
 80058a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80058a8:	b10b      	cbz	r3, 80058ae <__sflush_r+0x46>
 80058aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80058ac:	1ac0      	subs	r0, r0, r3
 80058ae:	2300      	movs	r3, #0
 80058b0:	4602      	mov	r2, r0
 80058b2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80058b4:	6a21      	ldr	r1, [r4, #32]
 80058b6:	4628      	mov	r0, r5
 80058b8:	47b0      	blx	r6
 80058ba:	1c43      	adds	r3, r0, #1
 80058bc:	89a3      	ldrh	r3, [r4, #12]
 80058be:	d106      	bne.n	80058ce <__sflush_r+0x66>
 80058c0:	6829      	ldr	r1, [r5, #0]
 80058c2:	291d      	cmp	r1, #29
 80058c4:	d82c      	bhi.n	8005920 <__sflush_r+0xb8>
 80058c6:	4a2a      	ldr	r2, [pc, #168]	; (8005970 <__sflush_r+0x108>)
 80058c8:	40ca      	lsrs	r2, r1
 80058ca:	07d6      	lsls	r6, r2, #31
 80058cc:	d528      	bpl.n	8005920 <__sflush_r+0xb8>
 80058ce:	2200      	movs	r2, #0
 80058d0:	6062      	str	r2, [r4, #4]
 80058d2:	04d9      	lsls	r1, r3, #19
 80058d4:	6922      	ldr	r2, [r4, #16]
 80058d6:	6022      	str	r2, [r4, #0]
 80058d8:	d504      	bpl.n	80058e4 <__sflush_r+0x7c>
 80058da:	1c42      	adds	r2, r0, #1
 80058dc:	d101      	bne.n	80058e2 <__sflush_r+0x7a>
 80058de:	682b      	ldr	r3, [r5, #0]
 80058e0:	b903      	cbnz	r3, 80058e4 <__sflush_r+0x7c>
 80058e2:	6560      	str	r0, [r4, #84]	; 0x54
 80058e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80058e6:	602f      	str	r7, [r5, #0]
 80058e8:	2900      	cmp	r1, #0
 80058ea:	d0ca      	beq.n	8005882 <__sflush_r+0x1a>
 80058ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80058f0:	4299      	cmp	r1, r3
 80058f2:	d002      	beq.n	80058fa <__sflush_r+0x92>
 80058f4:	4628      	mov	r0, r5
 80058f6:	f000 f9d7 	bl	8005ca8 <_free_r>
 80058fa:	2000      	movs	r0, #0
 80058fc:	6360      	str	r0, [r4, #52]	; 0x34
 80058fe:	e7c1      	b.n	8005884 <__sflush_r+0x1c>
 8005900:	6a21      	ldr	r1, [r4, #32]
 8005902:	2301      	movs	r3, #1
 8005904:	4628      	mov	r0, r5
 8005906:	47b0      	blx	r6
 8005908:	1c41      	adds	r1, r0, #1
 800590a:	d1c7      	bne.n	800589c <__sflush_r+0x34>
 800590c:	682b      	ldr	r3, [r5, #0]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d0c4      	beq.n	800589c <__sflush_r+0x34>
 8005912:	2b1d      	cmp	r3, #29
 8005914:	d001      	beq.n	800591a <__sflush_r+0xb2>
 8005916:	2b16      	cmp	r3, #22
 8005918:	d101      	bne.n	800591e <__sflush_r+0xb6>
 800591a:	602f      	str	r7, [r5, #0]
 800591c:	e7b1      	b.n	8005882 <__sflush_r+0x1a>
 800591e:	89a3      	ldrh	r3, [r4, #12]
 8005920:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005924:	81a3      	strh	r3, [r4, #12]
 8005926:	e7ad      	b.n	8005884 <__sflush_r+0x1c>
 8005928:	690f      	ldr	r7, [r1, #16]
 800592a:	2f00      	cmp	r7, #0
 800592c:	d0a9      	beq.n	8005882 <__sflush_r+0x1a>
 800592e:	0793      	lsls	r3, r2, #30
 8005930:	680e      	ldr	r6, [r1, #0]
 8005932:	bf08      	it	eq
 8005934:	694b      	ldreq	r3, [r1, #20]
 8005936:	600f      	str	r7, [r1, #0]
 8005938:	bf18      	it	ne
 800593a:	2300      	movne	r3, #0
 800593c:	eba6 0807 	sub.w	r8, r6, r7
 8005940:	608b      	str	r3, [r1, #8]
 8005942:	f1b8 0f00 	cmp.w	r8, #0
 8005946:	dd9c      	ble.n	8005882 <__sflush_r+0x1a>
 8005948:	6a21      	ldr	r1, [r4, #32]
 800594a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800594c:	4643      	mov	r3, r8
 800594e:	463a      	mov	r2, r7
 8005950:	4628      	mov	r0, r5
 8005952:	47b0      	blx	r6
 8005954:	2800      	cmp	r0, #0
 8005956:	dc06      	bgt.n	8005966 <__sflush_r+0xfe>
 8005958:	89a3      	ldrh	r3, [r4, #12]
 800595a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800595e:	81a3      	strh	r3, [r4, #12]
 8005960:	f04f 30ff 	mov.w	r0, #4294967295
 8005964:	e78e      	b.n	8005884 <__sflush_r+0x1c>
 8005966:	4407      	add	r7, r0
 8005968:	eba8 0800 	sub.w	r8, r8, r0
 800596c:	e7e9      	b.n	8005942 <__sflush_r+0xda>
 800596e:	bf00      	nop
 8005970:	20400001 	.word	0x20400001

08005974 <_fflush_r>:
 8005974:	b538      	push	{r3, r4, r5, lr}
 8005976:	690b      	ldr	r3, [r1, #16]
 8005978:	4605      	mov	r5, r0
 800597a:	460c      	mov	r4, r1
 800597c:	b913      	cbnz	r3, 8005984 <_fflush_r+0x10>
 800597e:	2500      	movs	r5, #0
 8005980:	4628      	mov	r0, r5
 8005982:	bd38      	pop	{r3, r4, r5, pc}
 8005984:	b118      	cbz	r0, 800598e <_fflush_r+0x1a>
 8005986:	6983      	ldr	r3, [r0, #24]
 8005988:	b90b      	cbnz	r3, 800598e <_fflush_r+0x1a>
 800598a:	f000 f887 	bl	8005a9c <__sinit>
 800598e:	4b14      	ldr	r3, [pc, #80]	; (80059e0 <_fflush_r+0x6c>)
 8005990:	429c      	cmp	r4, r3
 8005992:	d11b      	bne.n	80059cc <_fflush_r+0x58>
 8005994:	686c      	ldr	r4, [r5, #4]
 8005996:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d0ef      	beq.n	800597e <_fflush_r+0xa>
 800599e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80059a0:	07d0      	lsls	r0, r2, #31
 80059a2:	d404      	bmi.n	80059ae <_fflush_r+0x3a>
 80059a4:	0599      	lsls	r1, r3, #22
 80059a6:	d402      	bmi.n	80059ae <_fflush_r+0x3a>
 80059a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80059aa:	f000 f915 	bl	8005bd8 <__retarget_lock_acquire_recursive>
 80059ae:	4628      	mov	r0, r5
 80059b0:	4621      	mov	r1, r4
 80059b2:	f7ff ff59 	bl	8005868 <__sflush_r>
 80059b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80059b8:	07da      	lsls	r2, r3, #31
 80059ba:	4605      	mov	r5, r0
 80059bc:	d4e0      	bmi.n	8005980 <_fflush_r+0xc>
 80059be:	89a3      	ldrh	r3, [r4, #12]
 80059c0:	059b      	lsls	r3, r3, #22
 80059c2:	d4dd      	bmi.n	8005980 <_fflush_r+0xc>
 80059c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80059c6:	f000 f908 	bl	8005bda <__retarget_lock_release_recursive>
 80059ca:	e7d9      	b.n	8005980 <_fflush_r+0xc>
 80059cc:	4b05      	ldr	r3, [pc, #20]	; (80059e4 <_fflush_r+0x70>)
 80059ce:	429c      	cmp	r4, r3
 80059d0:	d101      	bne.n	80059d6 <_fflush_r+0x62>
 80059d2:	68ac      	ldr	r4, [r5, #8]
 80059d4:	e7df      	b.n	8005996 <_fflush_r+0x22>
 80059d6:	4b04      	ldr	r3, [pc, #16]	; (80059e8 <_fflush_r+0x74>)
 80059d8:	429c      	cmp	r4, r3
 80059da:	bf08      	it	eq
 80059dc:	68ec      	ldreq	r4, [r5, #12]
 80059de:	e7da      	b.n	8005996 <_fflush_r+0x22>
 80059e0:	08006724 	.word	0x08006724
 80059e4:	08006744 	.word	0x08006744
 80059e8:	08006704 	.word	0x08006704

080059ec <std>:
 80059ec:	2300      	movs	r3, #0
 80059ee:	b510      	push	{r4, lr}
 80059f0:	4604      	mov	r4, r0
 80059f2:	e9c0 3300 	strd	r3, r3, [r0]
 80059f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80059fa:	6083      	str	r3, [r0, #8]
 80059fc:	8181      	strh	r1, [r0, #12]
 80059fe:	6643      	str	r3, [r0, #100]	; 0x64
 8005a00:	81c2      	strh	r2, [r0, #14]
 8005a02:	6183      	str	r3, [r0, #24]
 8005a04:	4619      	mov	r1, r3
 8005a06:	2208      	movs	r2, #8
 8005a08:	305c      	adds	r0, #92	; 0x5c
 8005a0a:	f7ff fdd7 	bl	80055bc <memset>
 8005a0e:	4b05      	ldr	r3, [pc, #20]	; (8005a24 <std+0x38>)
 8005a10:	6263      	str	r3, [r4, #36]	; 0x24
 8005a12:	4b05      	ldr	r3, [pc, #20]	; (8005a28 <std+0x3c>)
 8005a14:	62a3      	str	r3, [r4, #40]	; 0x28
 8005a16:	4b05      	ldr	r3, [pc, #20]	; (8005a2c <std+0x40>)
 8005a18:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005a1a:	4b05      	ldr	r3, [pc, #20]	; (8005a30 <std+0x44>)
 8005a1c:	6224      	str	r4, [r4, #32]
 8005a1e:	6323      	str	r3, [r4, #48]	; 0x30
 8005a20:	bd10      	pop	{r4, pc}
 8005a22:	bf00      	nop
 8005a24:	08006465 	.word	0x08006465
 8005a28:	08006487 	.word	0x08006487
 8005a2c:	080064bf 	.word	0x080064bf
 8005a30:	080064e3 	.word	0x080064e3

08005a34 <_cleanup_r>:
 8005a34:	4901      	ldr	r1, [pc, #4]	; (8005a3c <_cleanup_r+0x8>)
 8005a36:	f000 b8af 	b.w	8005b98 <_fwalk_reent>
 8005a3a:	bf00      	nop
 8005a3c:	08005975 	.word	0x08005975

08005a40 <__sfmoreglue>:
 8005a40:	b570      	push	{r4, r5, r6, lr}
 8005a42:	2268      	movs	r2, #104	; 0x68
 8005a44:	1e4d      	subs	r5, r1, #1
 8005a46:	4355      	muls	r5, r2
 8005a48:	460e      	mov	r6, r1
 8005a4a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005a4e:	f000 f997 	bl	8005d80 <_malloc_r>
 8005a52:	4604      	mov	r4, r0
 8005a54:	b140      	cbz	r0, 8005a68 <__sfmoreglue+0x28>
 8005a56:	2100      	movs	r1, #0
 8005a58:	e9c0 1600 	strd	r1, r6, [r0]
 8005a5c:	300c      	adds	r0, #12
 8005a5e:	60a0      	str	r0, [r4, #8]
 8005a60:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005a64:	f7ff fdaa 	bl	80055bc <memset>
 8005a68:	4620      	mov	r0, r4
 8005a6a:	bd70      	pop	{r4, r5, r6, pc}

08005a6c <__sfp_lock_acquire>:
 8005a6c:	4801      	ldr	r0, [pc, #4]	; (8005a74 <__sfp_lock_acquire+0x8>)
 8005a6e:	f000 b8b3 	b.w	8005bd8 <__retarget_lock_acquire_recursive>
 8005a72:	bf00      	nop
 8005a74:	20000235 	.word	0x20000235

08005a78 <__sfp_lock_release>:
 8005a78:	4801      	ldr	r0, [pc, #4]	; (8005a80 <__sfp_lock_release+0x8>)
 8005a7a:	f000 b8ae 	b.w	8005bda <__retarget_lock_release_recursive>
 8005a7e:	bf00      	nop
 8005a80:	20000235 	.word	0x20000235

08005a84 <__sinit_lock_acquire>:
 8005a84:	4801      	ldr	r0, [pc, #4]	; (8005a8c <__sinit_lock_acquire+0x8>)
 8005a86:	f000 b8a7 	b.w	8005bd8 <__retarget_lock_acquire_recursive>
 8005a8a:	bf00      	nop
 8005a8c:	20000236 	.word	0x20000236

08005a90 <__sinit_lock_release>:
 8005a90:	4801      	ldr	r0, [pc, #4]	; (8005a98 <__sinit_lock_release+0x8>)
 8005a92:	f000 b8a2 	b.w	8005bda <__retarget_lock_release_recursive>
 8005a96:	bf00      	nop
 8005a98:	20000236 	.word	0x20000236

08005a9c <__sinit>:
 8005a9c:	b510      	push	{r4, lr}
 8005a9e:	4604      	mov	r4, r0
 8005aa0:	f7ff fff0 	bl	8005a84 <__sinit_lock_acquire>
 8005aa4:	69a3      	ldr	r3, [r4, #24]
 8005aa6:	b11b      	cbz	r3, 8005ab0 <__sinit+0x14>
 8005aa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005aac:	f7ff bff0 	b.w	8005a90 <__sinit_lock_release>
 8005ab0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005ab4:	6523      	str	r3, [r4, #80]	; 0x50
 8005ab6:	4b13      	ldr	r3, [pc, #76]	; (8005b04 <__sinit+0x68>)
 8005ab8:	4a13      	ldr	r2, [pc, #76]	; (8005b08 <__sinit+0x6c>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	62a2      	str	r2, [r4, #40]	; 0x28
 8005abe:	42a3      	cmp	r3, r4
 8005ac0:	bf04      	itt	eq
 8005ac2:	2301      	moveq	r3, #1
 8005ac4:	61a3      	streq	r3, [r4, #24]
 8005ac6:	4620      	mov	r0, r4
 8005ac8:	f000 f820 	bl	8005b0c <__sfp>
 8005acc:	6060      	str	r0, [r4, #4]
 8005ace:	4620      	mov	r0, r4
 8005ad0:	f000 f81c 	bl	8005b0c <__sfp>
 8005ad4:	60a0      	str	r0, [r4, #8]
 8005ad6:	4620      	mov	r0, r4
 8005ad8:	f000 f818 	bl	8005b0c <__sfp>
 8005adc:	2200      	movs	r2, #0
 8005ade:	60e0      	str	r0, [r4, #12]
 8005ae0:	2104      	movs	r1, #4
 8005ae2:	6860      	ldr	r0, [r4, #4]
 8005ae4:	f7ff ff82 	bl	80059ec <std>
 8005ae8:	68a0      	ldr	r0, [r4, #8]
 8005aea:	2201      	movs	r2, #1
 8005aec:	2109      	movs	r1, #9
 8005aee:	f7ff ff7d 	bl	80059ec <std>
 8005af2:	68e0      	ldr	r0, [r4, #12]
 8005af4:	2202      	movs	r2, #2
 8005af6:	2112      	movs	r1, #18
 8005af8:	f7ff ff78 	bl	80059ec <std>
 8005afc:	2301      	movs	r3, #1
 8005afe:	61a3      	str	r3, [r4, #24]
 8005b00:	e7d2      	b.n	8005aa8 <__sinit+0xc>
 8005b02:	bf00      	nop
 8005b04:	08006700 	.word	0x08006700
 8005b08:	08005a35 	.word	0x08005a35

08005b0c <__sfp>:
 8005b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b0e:	4607      	mov	r7, r0
 8005b10:	f7ff ffac 	bl	8005a6c <__sfp_lock_acquire>
 8005b14:	4b1e      	ldr	r3, [pc, #120]	; (8005b90 <__sfp+0x84>)
 8005b16:	681e      	ldr	r6, [r3, #0]
 8005b18:	69b3      	ldr	r3, [r6, #24]
 8005b1a:	b913      	cbnz	r3, 8005b22 <__sfp+0x16>
 8005b1c:	4630      	mov	r0, r6
 8005b1e:	f7ff ffbd 	bl	8005a9c <__sinit>
 8005b22:	3648      	adds	r6, #72	; 0x48
 8005b24:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005b28:	3b01      	subs	r3, #1
 8005b2a:	d503      	bpl.n	8005b34 <__sfp+0x28>
 8005b2c:	6833      	ldr	r3, [r6, #0]
 8005b2e:	b30b      	cbz	r3, 8005b74 <__sfp+0x68>
 8005b30:	6836      	ldr	r6, [r6, #0]
 8005b32:	e7f7      	b.n	8005b24 <__sfp+0x18>
 8005b34:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005b38:	b9d5      	cbnz	r5, 8005b70 <__sfp+0x64>
 8005b3a:	4b16      	ldr	r3, [pc, #88]	; (8005b94 <__sfp+0x88>)
 8005b3c:	60e3      	str	r3, [r4, #12]
 8005b3e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005b42:	6665      	str	r5, [r4, #100]	; 0x64
 8005b44:	f000 f847 	bl	8005bd6 <__retarget_lock_init_recursive>
 8005b48:	f7ff ff96 	bl	8005a78 <__sfp_lock_release>
 8005b4c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005b50:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005b54:	6025      	str	r5, [r4, #0]
 8005b56:	61a5      	str	r5, [r4, #24]
 8005b58:	2208      	movs	r2, #8
 8005b5a:	4629      	mov	r1, r5
 8005b5c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005b60:	f7ff fd2c 	bl	80055bc <memset>
 8005b64:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005b68:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005b6c:	4620      	mov	r0, r4
 8005b6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b70:	3468      	adds	r4, #104	; 0x68
 8005b72:	e7d9      	b.n	8005b28 <__sfp+0x1c>
 8005b74:	2104      	movs	r1, #4
 8005b76:	4638      	mov	r0, r7
 8005b78:	f7ff ff62 	bl	8005a40 <__sfmoreglue>
 8005b7c:	4604      	mov	r4, r0
 8005b7e:	6030      	str	r0, [r6, #0]
 8005b80:	2800      	cmp	r0, #0
 8005b82:	d1d5      	bne.n	8005b30 <__sfp+0x24>
 8005b84:	f7ff ff78 	bl	8005a78 <__sfp_lock_release>
 8005b88:	230c      	movs	r3, #12
 8005b8a:	603b      	str	r3, [r7, #0]
 8005b8c:	e7ee      	b.n	8005b6c <__sfp+0x60>
 8005b8e:	bf00      	nop
 8005b90:	08006700 	.word	0x08006700
 8005b94:	ffff0001 	.word	0xffff0001

08005b98 <_fwalk_reent>:
 8005b98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b9c:	4606      	mov	r6, r0
 8005b9e:	4688      	mov	r8, r1
 8005ba0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005ba4:	2700      	movs	r7, #0
 8005ba6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005baa:	f1b9 0901 	subs.w	r9, r9, #1
 8005bae:	d505      	bpl.n	8005bbc <_fwalk_reent+0x24>
 8005bb0:	6824      	ldr	r4, [r4, #0]
 8005bb2:	2c00      	cmp	r4, #0
 8005bb4:	d1f7      	bne.n	8005ba6 <_fwalk_reent+0xe>
 8005bb6:	4638      	mov	r0, r7
 8005bb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bbc:	89ab      	ldrh	r3, [r5, #12]
 8005bbe:	2b01      	cmp	r3, #1
 8005bc0:	d907      	bls.n	8005bd2 <_fwalk_reent+0x3a>
 8005bc2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005bc6:	3301      	adds	r3, #1
 8005bc8:	d003      	beq.n	8005bd2 <_fwalk_reent+0x3a>
 8005bca:	4629      	mov	r1, r5
 8005bcc:	4630      	mov	r0, r6
 8005bce:	47c0      	blx	r8
 8005bd0:	4307      	orrs	r7, r0
 8005bd2:	3568      	adds	r5, #104	; 0x68
 8005bd4:	e7e9      	b.n	8005baa <_fwalk_reent+0x12>

08005bd6 <__retarget_lock_init_recursive>:
 8005bd6:	4770      	bx	lr

08005bd8 <__retarget_lock_acquire_recursive>:
 8005bd8:	4770      	bx	lr

08005bda <__retarget_lock_release_recursive>:
 8005bda:	4770      	bx	lr

08005bdc <__swhatbuf_r>:
 8005bdc:	b570      	push	{r4, r5, r6, lr}
 8005bde:	460e      	mov	r6, r1
 8005be0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005be4:	2900      	cmp	r1, #0
 8005be6:	b096      	sub	sp, #88	; 0x58
 8005be8:	4614      	mov	r4, r2
 8005bea:	461d      	mov	r5, r3
 8005bec:	da08      	bge.n	8005c00 <__swhatbuf_r+0x24>
 8005bee:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	602a      	str	r2, [r5, #0]
 8005bf6:	061a      	lsls	r2, r3, #24
 8005bf8:	d410      	bmi.n	8005c1c <__swhatbuf_r+0x40>
 8005bfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005bfe:	e00e      	b.n	8005c1e <__swhatbuf_r+0x42>
 8005c00:	466a      	mov	r2, sp
 8005c02:	f000 fc95 	bl	8006530 <_fstat_r>
 8005c06:	2800      	cmp	r0, #0
 8005c08:	dbf1      	blt.n	8005bee <__swhatbuf_r+0x12>
 8005c0a:	9a01      	ldr	r2, [sp, #4]
 8005c0c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005c10:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005c14:	425a      	negs	r2, r3
 8005c16:	415a      	adcs	r2, r3
 8005c18:	602a      	str	r2, [r5, #0]
 8005c1a:	e7ee      	b.n	8005bfa <__swhatbuf_r+0x1e>
 8005c1c:	2340      	movs	r3, #64	; 0x40
 8005c1e:	2000      	movs	r0, #0
 8005c20:	6023      	str	r3, [r4, #0]
 8005c22:	b016      	add	sp, #88	; 0x58
 8005c24:	bd70      	pop	{r4, r5, r6, pc}
	...

08005c28 <__smakebuf_r>:
 8005c28:	898b      	ldrh	r3, [r1, #12]
 8005c2a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005c2c:	079d      	lsls	r5, r3, #30
 8005c2e:	4606      	mov	r6, r0
 8005c30:	460c      	mov	r4, r1
 8005c32:	d507      	bpl.n	8005c44 <__smakebuf_r+0x1c>
 8005c34:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005c38:	6023      	str	r3, [r4, #0]
 8005c3a:	6123      	str	r3, [r4, #16]
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	6163      	str	r3, [r4, #20]
 8005c40:	b002      	add	sp, #8
 8005c42:	bd70      	pop	{r4, r5, r6, pc}
 8005c44:	ab01      	add	r3, sp, #4
 8005c46:	466a      	mov	r2, sp
 8005c48:	f7ff ffc8 	bl	8005bdc <__swhatbuf_r>
 8005c4c:	9900      	ldr	r1, [sp, #0]
 8005c4e:	4605      	mov	r5, r0
 8005c50:	4630      	mov	r0, r6
 8005c52:	f000 f895 	bl	8005d80 <_malloc_r>
 8005c56:	b948      	cbnz	r0, 8005c6c <__smakebuf_r+0x44>
 8005c58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c5c:	059a      	lsls	r2, r3, #22
 8005c5e:	d4ef      	bmi.n	8005c40 <__smakebuf_r+0x18>
 8005c60:	f023 0303 	bic.w	r3, r3, #3
 8005c64:	f043 0302 	orr.w	r3, r3, #2
 8005c68:	81a3      	strh	r3, [r4, #12]
 8005c6a:	e7e3      	b.n	8005c34 <__smakebuf_r+0xc>
 8005c6c:	4b0d      	ldr	r3, [pc, #52]	; (8005ca4 <__smakebuf_r+0x7c>)
 8005c6e:	62b3      	str	r3, [r6, #40]	; 0x28
 8005c70:	89a3      	ldrh	r3, [r4, #12]
 8005c72:	6020      	str	r0, [r4, #0]
 8005c74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c78:	81a3      	strh	r3, [r4, #12]
 8005c7a:	9b00      	ldr	r3, [sp, #0]
 8005c7c:	6163      	str	r3, [r4, #20]
 8005c7e:	9b01      	ldr	r3, [sp, #4]
 8005c80:	6120      	str	r0, [r4, #16]
 8005c82:	b15b      	cbz	r3, 8005c9c <__smakebuf_r+0x74>
 8005c84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c88:	4630      	mov	r0, r6
 8005c8a:	f000 fc63 	bl	8006554 <_isatty_r>
 8005c8e:	b128      	cbz	r0, 8005c9c <__smakebuf_r+0x74>
 8005c90:	89a3      	ldrh	r3, [r4, #12]
 8005c92:	f023 0303 	bic.w	r3, r3, #3
 8005c96:	f043 0301 	orr.w	r3, r3, #1
 8005c9a:	81a3      	strh	r3, [r4, #12]
 8005c9c:	89a0      	ldrh	r0, [r4, #12]
 8005c9e:	4305      	orrs	r5, r0
 8005ca0:	81a5      	strh	r5, [r4, #12]
 8005ca2:	e7cd      	b.n	8005c40 <__smakebuf_r+0x18>
 8005ca4:	08005a35 	.word	0x08005a35

08005ca8 <_free_r>:
 8005ca8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005caa:	2900      	cmp	r1, #0
 8005cac:	d044      	beq.n	8005d38 <_free_r+0x90>
 8005cae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005cb2:	9001      	str	r0, [sp, #4]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	f1a1 0404 	sub.w	r4, r1, #4
 8005cba:	bfb8      	it	lt
 8005cbc:	18e4      	addlt	r4, r4, r3
 8005cbe:	f000 fc6b 	bl	8006598 <__malloc_lock>
 8005cc2:	4a1e      	ldr	r2, [pc, #120]	; (8005d3c <_free_r+0x94>)
 8005cc4:	9801      	ldr	r0, [sp, #4]
 8005cc6:	6813      	ldr	r3, [r2, #0]
 8005cc8:	b933      	cbnz	r3, 8005cd8 <_free_r+0x30>
 8005cca:	6063      	str	r3, [r4, #4]
 8005ccc:	6014      	str	r4, [r2, #0]
 8005cce:	b003      	add	sp, #12
 8005cd0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005cd4:	f000 bc66 	b.w	80065a4 <__malloc_unlock>
 8005cd8:	42a3      	cmp	r3, r4
 8005cda:	d908      	bls.n	8005cee <_free_r+0x46>
 8005cdc:	6825      	ldr	r5, [r4, #0]
 8005cde:	1961      	adds	r1, r4, r5
 8005ce0:	428b      	cmp	r3, r1
 8005ce2:	bf01      	itttt	eq
 8005ce4:	6819      	ldreq	r1, [r3, #0]
 8005ce6:	685b      	ldreq	r3, [r3, #4]
 8005ce8:	1949      	addeq	r1, r1, r5
 8005cea:	6021      	streq	r1, [r4, #0]
 8005cec:	e7ed      	b.n	8005cca <_free_r+0x22>
 8005cee:	461a      	mov	r2, r3
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	b10b      	cbz	r3, 8005cf8 <_free_r+0x50>
 8005cf4:	42a3      	cmp	r3, r4
 8005cf6:	d9fa      	bls.n	8005cee <_free_r+0x46>
 8005cf8:	6811      	ldr	r1, [r2, #0]
 8005cfa:	1855      	adds	r5, r2, r1
 8005cfc:	42a5      	cmp	r5, r4
 8005cfe:	d10b      	bne.n	8005d18 <_free_r+0x70>
 8005d00:	6824      	ldr	r4, [r4, #0]
 8005d02:	4421      	add	r1, r4
 8005d04:	1854      	adds	r4, r2, r1
 8005d06:	42a3      	cmp	r3, r4
 8005d08:	6011      	str	r1, [r2, #0]
 8005d0a:	d1e0      	bne.n	8005cce <_free_r+0x26>
 8005d0c:	681c      	ldr	r4, [r3, #0]
 8005d0e:	685b      	ldr	r3, [r3, #4]
 8005d10:	6053      	str	r3, [r2, #4]
 8005d12:	4421      	add	r1, r4
 8005d14:	6011      	str	r1, [r2, #0]
 8005d16:	e7da      	b.n	8005cce <_free_r+0x26>
 8005d18:	d902      	bls.n	8005d20 <_free_r+0x78>
 8005d1a:	230c      	movs	r3, #12
 8005d1c:	6003      	str	r3, [r0, #0]
 8005d1e:	e7d6      	b.n	8005cce <_free_r+0x26>
 8005d20:	6825      	ldr	r5, [r4, #0]
 8005d22:	1961      	adds	r1, r4, r5
 8005d24:	428b      	cmp	r3, r1
 8005d26:	bf04      	itt	eq
 8005d28:	6819      	ldreq	r1, [r3, #0]
 8005d2a:	685b      	ldreq	r3, [r3, #4]
 8005d2c:	6063      	str	r3, [r4, #4]
 8005d2e:	bf04      	itt	eq
 8005d30:	1949      	addeq	r1, r1, r5
 8005d32:	6021      	streq	r1, [r4, #0]
 8005d34:	6054      	str	r4, [r2, #4]
 8005d36:	e7ca      	b.n	8005cce <_free_r+0x26>
 8005d38:	b003      	add	sp, #12
 8005d3a:	bd30      	pop	{r4, r5, pc}
 8005d3c:	20000238 	.word	0x20000238

08005d40 <sbrk_aligned>:
 8005d40:	b570      	push	{r4, r5, r6, lr}
 8005d42:	4e0e      	ldr	r6, [pc, #56]	; (8005d7c <sbrk_aligned+0x3c>)
 8005d44:	460c      	mov	r4, r1
 8005d46:	6831      	ldr	r1, [r6, #0]
 8005d48:	4605      	mov	r5, r0
 8005d4a:	b911      	cbnz	r1, 8005d52 <sbrk_aligned+0x12>
 8005d4c:	f000 fb7a 	bl	8006444 <_sbrk_r>
 8005d50:	6030      	str	r0, [r6, #0]
 8005d52:	4621      	mov	r1, r4
 8005d54:	4628      	mov	r0, r5
 8005d56:	f000 fb75 	bl	8006444 <_sbrk_r>
 8005d5a:	1c43      	adds	r3, r0, #1
 8005d5c:	d00a      	beq.n	8005d74 <sbrk_aligned+0x34>
 8005d5e:	1cc4      	adds	r4, r0, #3
 8005d60:	f024 0403 	bic.w	r4, r4, #3
 8005d64:	42a0      	cmp	r0, r4
 8005d66:	d007      	beq.n	8005d78 <sbrk_aligned+0x38>
 8005d68:	1a21      	subs	r1, r4, r0
 8005d6a:	4628      	mov	r0, r5
 8005d6c:	f000 fb6a 	bl	8006444 <_sbrk_r>
 8005d70:	3001      	adds	r0, #1
 8005d72:	d101      	bne.n	8005d78 <sbrk_aligned+0x38>
 8005d74:	f04f 34ff 	mov.w	r4, #4294967295
 8005d78:	4620      	mov	r0, r4
 8005d7a:	bd70      	pop	{r4, r5, r6, pc}
 8005d7c:	2000023c 	.word	0x2000023c

08005d80 <_malloc_r>:
 8005d80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d84:	1ccd      	adds	r5, r1, #3
 8005d86:	f025 0503 	bic.w	r5, r5, #3
 8005d8a:	3508      	adds	r5, #8
 8005d8c:	2d0c      	cmp	r5, #12
 8005d8e:	bf38      	it	cc
 8005d90:	250c      	movcc	r5, #12
 8005d92:	2d00      	cmp	r5, #0
 8005d94:	4607      	mov	r7, r0
 8005d96:	db01      	blt.n	8005d9c <_malloc_r+0x1c>
 8005d98:	42a9      	cmp	r1, r5
 8005d9a:	d905      	bls.n	8005da8 <_malloc_r+0x28>
 8005d9c:	230c      	movs	r3, #12
 8005d9e:	603b      	str	r3, [r7, #0]
 8005da0:	2600      	movs	r6, #0
 8005da2:	4630      	mov	r0, r6
 8005da4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005da8:	4e2e      	ldr	r6, [pc, #184]	; (8005e64 <_malloc_r+0xe4>)
 8005daa:	f000 fbf5 	bl	8006598 <__malloc_lock>
 8005dae:	6833      	ldr	r3, [r6, #0]
 8005db0:	461c      	mov	r4, r3
 8005db2:	bb34      	cbnz	r4, 8005e02 <_malloc_r+0x82>
 8005db4:	4629      	mov	r1, r5
 8005db6:	4638      	mov	r0, r7
 8005db8:	f7ff ffc2 	bl	8005d40 <sbrk_aligned>
 8005dbc:	1c43      	adds	r3, r0, #1
 8005dbe:	4604      	mov	r4, r0
 8005dc0:	d14d      	bne.n	8005e5e <_malloc_r+0xde>
 8005dc2:	6834      	ldr	r4, [r6, #0]
 8005dc4:	4626      	mov	r6, r4
 8005dc6:	2e00      	cmp	r6, #0
 8005dc8:	d140      	bne.n	8005e4c <_malloc_r+0xcc>
 8005dca:	6823      	ldr	r3, [r4, #0]
 8005dcc:	4631      	mov	r1, r6
 8005dce:	4638      	mov	r0, r7
 8005dd0:	eb04 0803 	add.w	r8, r4, r3
 8005dd4:	f000 fb36 	bl	8006444 <_sbrk_r>
 8005dd8:	4580      	cmp	r8, r0
 8005dda:	d13a      	bne.n	8005e52 <_malloc_r+0xd2>
 8005ddc:	6821      	ldr	r1, [r4, #0]
 8005dde:	3503      	adds	r5, #3
 8005de0:	1a6d      	subs	r5, r5, r1
 8005de2:	f025 0503 	bic.w	r5, r5, #3
 8005de6:	3508      	adds	r5, #8
 8005de8:	2d0c      	cmp	r5, #12
 8005dea:	bf38      	it	cc
 8005dec:	250c      	movcc	r5, #12
 8005dee:	4629      	mov	r1, r5
 8005df0:	4638      	mov	r0, r7
 8005df2:	f7ff ffa5 	bl	8005d40 <sbrk_aligned>
 8005df6:	3001      	adds	r0, #1
 8005df8:	d02b      	beq.n	8005e52 <_malloc_r+0xd2>
 8005dfa:	6823      	ldr	r3, [r4, #0]
 8005dfc:	442b      	add	r3, r5
 8005dfe:	6023      	str	r3, [r4, #0]
 8005e00:	e00e      	b.n	8005e20 <_malloc_r+0xa0>
 8005e02:	6822      	ldr	r2, [r4, #0]
 8005e04:	1b52      	subs	r2, r2, r5
 8005e06:	d41e      	bmi.n	8005e46 <_malloc_r+0xc6>
 8005e08:	2a0b      	cmp	r2, #11
 8005e0a:	d916      	bls.n	8005e3a <_malloc_r+0xba>
 8005e0c:	1961      	adds	r1, r4, r5
 8005e0e:	42a3      	cmp	r3, r4
 8005e10:	6025      	str	r5, [r4, #0]
 8005e12:	bf18      	it	ne
 8005e14:	6059      	strne	r1, [r3, #4]
 8005e16:	6863      	ldr	r3, [r4, #4]
 8005e18:	bf08      	it	eq
 8005e1a:	6031      	streq	r1, [r6, #0]
 8005e1c:	5162      	str	r2, [r4, r5]
 8005e1e:	604b      	str	r3, [r1, #4]
 8005e20:	4638      	mov	r0, r7
 8005e22:	f104 060b 	add.w	r6, r4, #11
 8005e26:	f000 fbbd 	bl	80065a4 <__malloc_unlock>
 8005e2a:	f026 0607 	bic.w	r6, r6, #7
 8005e2e:	1d23      	adds	r3, r4, #4
 8005e30:	1af2      	subs	r2, r6, r3
 8005e32:	d0b6      	beq.n	8005da2 <_malloc_r+0x22>
 8005e34:	1b9b      	subs	r3, r3, r6
 8005e36:	50a3      	str	r3, [r4, r2]
 8005e38:	e7b3      	b.n	8005da2 <_malloc_r+0x22>
 8005e3a:	6862      	ldr	r2, [r4, #4]
 8005e3c:	42a3      	cmp	r3, r4
 8005e3e:	bf0c      	ite	eq
 8005e40:	6032      	streq	r2, [r6, #0]
 8005e42:	605a      	strne	r2, [r3, #4]
 8005e44:	e7ec      	b.n	8005e20 <_malloc_r+0xa0>
 8005e46:	4623      	mov	r3, r4
 8005e48:	6864      	ldr	r4, [r4, #4]
 8005e4a:	e7b2      	b.n	8005db2 <_malloc_r+0x32>
 8005e4c:	4634      	mov	r4, r6
 8005e4e:	6876      	ldr	r6, [r6, #4]
 8005e50:	e7b9      	b.n	8005dc6 <_malloc_r+0x46>
 8005e52:	230c      	movs	r3, #12
 8005e54:	603b      	str	r3, [r7, #0]
 8005e56:	4638      	mov	r0, r7
 8005e58:	f000 fba4 	bl	80065a4 <__malloc_unlock>
 8005e5c:	e7a1      	b.n	8005da2 <_malloc_r+0x22>
 8005e5e:	6025      	str	r5, [r4, #0]
 8005e60:	e7de      	b.n	8005e20 <_malloc_r+0xa0>
 8005e62:	bf00      	nop
 8005e64:	20000238 	.word	0x20000238

08005e68 <__sfputc_r>:
 8005e68:	6893      	ldr	r3, [r2, #8]
 8005e6a:	3b01      	subs	r3, #1
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	b410      	push	{r4}
 8005e70:	6093      	str	r3, [r2, #8]
 8005e72:	da08      	bge.n	8005e86 <__sfputc_r+0x1e>
 8005e74:	6994      	ldr	r4, [r2, #24]
 8005e76:	42a3      	cmp	r3, r4
 8005e78:	db01      	blt.n	8005e7e <__sfputc_r+0x16>
 8005e7a:	290a      	cmp	r1, #10
 8005e7c:	d103      	bne.n	8005e86 <__sfputc_r+0x1e>
 8005e7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005e82:	f7ff bc31 	b.w	80056e8 <__swbuf_r>
 8005e86:	6813      	ldr	r3, [r2, #0]
 8005e88:	1c58      	adds	r0, r3, #1
 8005e8a:	6010      	str	r0, [r2, #0]
 8005e8c:	7019      	strb	r1, [r3, #0]
 8005e8e:	4608      	mov	r0, r1
 8005e90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005e94:	4770      	bx	lr

08005e96 <__sfputs_r>:
 8005e96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e98:	4606      	mov	r6, r0
 8005e9a:	460f      	mov	r7, r1
 8005e9c:	4614      	mov	r4, r2
 8005e9e:	18d5      	adds	r5, r2, r3
 8005ea0:	42ac      	cmp	r4, r5
 8005ea2:	d101      	bne.n	8005ea8 <__sfputs_r+0x12>
 8005ea4:	2000      	movs	r0, #0
 8005ea6:	e007      	b.n	8005eb8 <__sfputs_r+0x22>
 8005ea8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005eac:	463a      	mov	r2, r7
 8005eae:	4630      	mov	r0, r6
 8005eb0:	f7ff ffda 	bl	8005e68 <__sfputc_r>
 8005eb4:	1c43      	adds	r3, r0, #1
 8005eb6:	d1f3      	bne.n	8005ea0 <__sfputs_r+0xa>
 8005eb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005ebc <_vfiprintf_r>:
 8005ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ec0:	460d      	mov	r5, r1
 8005ec2:	b09d      	sub	sp, #116	; 0x74
 8005ec4:	4614      	mov	r4, r2
 8005ec6:	4698      	mov	r8, r3
 8005ec8:	4606      	mov	r6, r0
 8005eca:	b118      	cbz	r0, 8005ed4 <_vfiprintf_r+0x18>
 8005ecc:	6983      	ldr	r3, [r0, #24]
 8005ece:	b90b      	cbnz	r3, 8005ed4 <_vfiprintf_r+0x18>
 8005ed0:	f7ff fde4 	bl	8005a9c <__sinit>
 8005ed4:	4b89      	ldr	r3, [pc, #548]	; (80060fc <_vfiprintf_r+0x240>)
 8005ed6:	429d      	cmp	r5, r3
 8005ed8:	d11b      	bne.n	8005f12 <_vfiprintf_r+0x56>
 8005eda:	6875      	ldr	r5, [r6, #4]
 8005edc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005ede:	07d9      	lsls	r1, r3, #31
 8005ee0:	d405      	bmi.n	8005eee <_vfiprintf_r+0x32>
 8005ee2:	89ab      	ldrh	r3, [r5, #12]
 8005ee4:	059a      	lsls	r2, r3, #22
 8005ee6:	d402      	bmi.n	8005eee <_vfiprintf_r+0x32>
 8005ee8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005eea:	f7ff fe75 	bl	8005bd8 <__retarget_lock_acquire_recursive>
 8005eee:	89ab      	ldrh	r3, [r5, #12]
 8005ef0:	071b      	lsls	r3, r3, #28
 8005ef2:	d501      	bpl.n	8005ef8 <_vfiprintf_r+0x3c>
 8005ef4:	692b      	ldr	r3, [r5, #16]
 8005ef6:	b9eb      	cbnz	r3, 8005f34 <_vfiprintf_r+0x78>
 8005ef8:	4629      	mov	r1, r5
 8005efa:	4630      	mov	r0, r6
 8005efc:	f7ff fc46 	bl	800578c <__swsetup_r>
 8005f00:	b1c0      	cbz	r0, 8005f34 <_vfiprintf_r+0x78>
 8005f02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005f04:	07dc      	lsls	r4, r3, #31
 8005f06:	d50e      	bpl.n	8005f26 <_vfiprintf_r+0x6a>
 8005f08:	f04f 30ff 	mov.w	r0, #4294967295
 8005f0c:	b01d      	add	sp, #116	; 0x74
 8005f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f12:	4b7b      	ldr	r3, [pc, #492]	; (8006100 <_vfiprintf_r+0x244>)
 8005f14:	429d      	cmp	r5, r3
 8005f16:	d101      	bne.n	8005f1c <_vfiprintf_r+0x60>
 8005f18:	68b5      	ldr	r5, [r6, #8]
 8005f1a:	e7df      	b.n	8005edc <_vfiprintf_r+0x20>
 8005f1c:	4b79      	ldr	r3, [pc, #484]	; (8006104 <_vfiprintf_r+0x248>)
 8005f1e:	429d      	cmp	r5, r3
 8005f20:	bf08      	it	eq
 8005f22:	68f5      	ldreq	r5, [r6, #12]
 8005f24:	e7da      	b.n	8005edc <_vfiprintf_r+0x20>
 8005f26:	89ab      	ldrh	r3, [r5, #12]
 8005f28:	0598      	lsls	r0, r3, #22
 8005f2a:	d4ed      	bmi.n	8005f08 <_vfiprintf_r+0x4c>
 8005f2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005f2e:	f7ff fe54 	bl	8005bda <__retarget_lock_release_recursive>
 8005f32:	e7e9      	b.n	8005f08 <_vfiprintf_r+0x4c>
 8005f34:	2300      	movs	r3, #0
 8005f36:	9309      	str	r3, [sp, #36]	; 0x24
 8005f38:	2320      	movs	r3, #32
 8005f3a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005f3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005f42:	2330      	movs	r3, #48	; 0x30
 8005f44:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006108 <_vfiprintf_r+0x24c>
 8005f48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005f4c:	f04f 0901 	mov.w	r9, #1
 8005f50:	4623      	mov	r3, r4
 8005f52:	469a      	mov	sl, r3
 8005f54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f58:	b10a      	cbz	r2, 8005f5e <_vfiprintf_r+0xa2>
 8005f5a:	2a25      	cmp	r2, #37	; 0x25
 8005f5c:	d1f9      	bne.n	8005f52 <_vfiprintf_r+0x96>
 8005f5e:	ebba 0b04 	subs.w	fp, sl, r4
 8005f62:	d00b      	beq.n	8005f7c <_vfiprintf_r+0xc0>
 8005f64:	465b      	mov	r3, fp
 8005f66:	4622      	mov	r2, r4
 8005f68:	4629      	mov	r1, r5
 8005f6a:	4630      	mov	r0, r6
 8005f6c:	f7ff ff93 	bl	8005e96 <__sfputs_r>
 8005f70:	3001      	adds	r0, #1
 8005f72:	f000 80aa 	beq.w	80060ca <_vfiprintf_r+0x20e>
 8005f76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f78:	445a      	add	r2, fp
 8005f7a:	9209      	str	r2, [sp, #36]	; 0x24
 8005f7c:	f89a 3000 	ldrb.w	r3, [sl]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	f000 80a2 	beq.w	80060ca <_vfiprintf_r+0x20e>
 8005f86:	2300      	movs	r3, #0
 8005f88:	f04f 32ff 	mov.w	r2, #4294967295
 8005f8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005f90:	f10a 0a01 	add.w	sl, sl, #1
 8005f94:	9304      	str	r3, [sp, #16]
 8005f96:	9307      	str	r3, [sp, #28]
 8005f98:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005f9c:	931a      	str	r3, [sp, #104]	; 0x68
 8005f9e:	4654      	mov	r4, sl
 8005fa0:	2205      	movs	r2, #5
 8005fa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fa6:	4858      	ldr	r0, [pc, #352]	; (8006108 <_vfiprintf_r+0x24c>)
 8005fa8:	f7fa f912 	bl	80001d0 <memchr>
 8005fac:	9a04      	ldr	r2, [sp, #16]
 8005fae:	b9d8      	cbnz	r0, 8005fe8 <_vfiprintf_r+0x12c>
 8005fb0:	06d1      	lsls	r1, r2, #27
 8005fb2:	bf44      	itt	mi
 8005fb4:	2320      	movmi	r3, #32
 8005fb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005fba:	0713      	lsls	r3, r2, #28
 8005fbc:	bf44      	itt	mi
 8005fbe:	232b      	movmi	r3, #43	; 0x2b
 8005fc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005fc4:	f89a 3000 	ldrb.w	r3, [sl]
 8005fc8:	2b2a      	cmp	r3, #42	; 0x2a
 8005fca:	d015      	beq.n	8005ff8 <_vfiprintf_r+0x13c>
 8005fcc:	9a07      	ldr	r2, [sp, #28]
 8005fce:	4654      	mov	r4, sl
 8005fd0:	2000      	movs	r0, #0
 8005fd2:	f04f 0c0a 	mov.w	ip, #10
 8005fd6:	4621      	mov	r1, r4
 8005fd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005fdc:	3b30      	subs	r3, #48	; 0x30
 8005fde:	2b09      	cmp	r3, #9
 8005fe0:	d94e      	bls.n	8006080 <_vfiprintf_r+0x1c4>
 8005fe2:	b1b0      	cbz	r0, 8006012 <_vfiprintf_r+0x156>
 8005fe4:	9207      	str	r2, [sp, #28]
 8005fe6:	e014      	b.n	8006012 <_vfiprintf_r+0x156>
 8005fe8:	eba0 0308 	sub.w	r3, r0, r8
 8005fec:	fa09 f303 	lsl.w	r3, r9, r3
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	9304      	str	r3, [sp, #16]
 8005ff4:	46a2      	mov	sl, r4
 8005ff6:	e7d2      	b.n	8005f9e <_vfiprintf_r+0xe2>
 8005ff8:	9b03      	ldr	r3, [sp, #12]
 8005ffa:	1d19      	adds	r1, r3, #4
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	9103      	str	r1, [sp, #12]
 8006000:	2b00      	cmp	r3, #0
 8006002:	bfbb      	ittet	lt
 8006004:	425b      	neglt	r3, r3
 8006006:	f042 0202 	orrlt.w	r2, r2, #2
 800600a:	9307      	strge	r3, [sp, #28]
 800600c:	9307      	strlt	r3, [sp, #28]
 800600e:	bfb8      	it	lt
 8006010:	9204      	strlt	r2, [sp, #16]
 8006012:	7823      	ldrb	r3, [r4, #0]
 8006014:	2b2e      	cmp	r3, #46	; 0x2e
 8006016:	d10c      	bne.n	8006032 <_vfiprintf_r+0x176>
 8006018:	7863      	ldrb	r3, [r4, #1]
 800601a:	2b2a      	cmp	r3, #42	; 0x2a
 800601c:	d135      	bne.n	800608a <_vfiprintf_r+0x1ce>
 800601e:	9b03      	ldr	r3, [sp, #12]
 8006020:	1d1a      	adds	r2, r3, #4
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	9203      	str	r2, [sp, #12]
 8006026:	2b00      	cmp	r3, #0
 8006028:	bfb8      	it	lt
 800602a:	f04f 33ff 	movlt.w	r3, #4294967295
 800602e:	3402      	adds	r4, #2
 8006030:	9305      	str	r3, [sp, #20]
 8006032:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006118 <_vfiprintf_r+0x25c>
 8006036:	7821      	ldrb	r1, [r4, #0]
 8006038:	2203      	movs	r2, #3
 800603a:	4650      	mov	r0, sl
 800603c:	f7fa f8c8 	bl	80001d0 <memchr>
 8006040:	b140      	cbz	r0, 8006054 <_vfiprintf_r+0x198>
 8006042:	2340      	movs	r3, #64	; 0x40
 8006044:	eba0 000a 	sub.w	r0, r0, sl
 8006048:	fa03 f000 	lsl.w	r0, r3, r0
 800604c:	9b04      	ldr	r3, [sp, #16]
 800604e:	4303      	orrs	r3, r0
 8006050:	3401      	adds	r4, #1
 8006052:	9304      	str	r3, [sp, #16]
 8006054:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006058:	482c      	ldr	r0, [pc, #176]	; (800610c <_vfiprintf_r+0x250>)
 800605a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800605e:	2206      	movs	r2, #6
 8006060:	f7fa f8b6 	bl	80001d0 <memchr>
 8006064:	2800      	cmp	r0, #0
 8006066:	d03f      	beq.n	80060e8 <_vfiprintf_r+0x22c>
 8006068:	4b29      	ldr	r3, [pc, #164]	; (8006110 <_vfiprintf_r+0x254>)
 800606a:	bb1b      	cbnz	r3, 80060b4 <_vfiprintf_r+0x1f8>
 800606c:	9b03      	ldr	r3, [sp, #12]
 800606e:	3307      	adds	r3, #7
 8006070:	f023 0307 	bic.w	r3, r3, #7
 8006074:	3308      	adds	r3, #8
 8006076:	9303      	str	r3, [sp, #12]
 8006078:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800607a:	443b      	add	r3, r7
 800607c:	9309      	str	r3, [sp, #36]	; 0x24
 800607e:	e767      	b.n	8005f50 <_vfiprintf_r+0x94>
 8006080:	fb0c 3202 	mla	r2, ip, r2, r3
 8006084:	460c      	mov	r4, r1
 8006086:	2001      	movs	r0, #1
 8006088:	e7a5      	b.n	8005fd6 <_vfiprintf_r+0x11a>
 800608a:	2300      	movs	r3, #0
 800608c:	3401      	adds	r4, #1
 800608e:	9305      	str	r3, [sp, #20]
 8006090:	4619      	mov	r1, r3
 8006092:	f04f 0c0a 	mov.w	ip, #10
 8006096:	4620      	mov	r0, r4
 8006098:	f810 2b01 	ldrb.w	r2, [r0], #1
 800609c:	3a30      	subs	r2, #48	; 0x30
 800609e:	2a09      	cmp	r2, #9
 80060a0:	d903      	bls.n	80060aa <_vfiprintf_r+0x1ee>
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d0c5      	beq.n	8006032 <_vfiprintf_r+0x176>
 80060a6:	9105      	str	r1, [sp, #20]
 80060a8:	e7c3      	b.n	8006032 <_vfiprintf_r+0x176>
 80060aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80060ae:	4604      	mov	r4, r0
 80060b0:	2301      	movs	r3, #1
 80060b2:	e7f0      	b.n	8006096 <_vfiprintf_r+0x1da>
 80060b4:	ab03      	add	r3, sp, #12
 80060b6:	9300      	str	r3, [sp, #0]
 80060b8:	462a      	mov	r2, r5
 80060ba:	4b16      	ldr	r3, [pc, #88]	; (8006114 <_vfiprintf_r+0x258>)
 80060bc:	a904      	add	r1, sp, #16
 80060be:	4630      	mov	r0, r6
 80060c0:	f3af 8000 	nop.w
 80060c4:	4607      	mov	r7, r0
 80060c6:	1c78      	adds	r0, r7, #1
 80060c8:	d1d6      	bne.n	8006078 <_vfiprintf_r+0x1bc>
 80060ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80060cc:	07d9      	lsls	r1, r3, #31
 80060ce:	d405      	bmi.n	80060dc <_vfiprintf_r+0x220>
 80060d0:	89ab      	ldrh	r3, [r5, #12]
 80060d2:	059a      	lsls	r2, r3, #22
 80060d4:	d402      	bmi.n	80060dc <_vfiprintf_r+0x220>
 80060d6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80060d8:	f7ff fd7f 	bl	8005bda <__retarget_lock_release_recursive>
 80060dc:	89ab      	ldrh	r3, [r5, #12]
 80060de:	065b      	lsls	r3, r3, #25
 80060e0:	f53f af12 	bmi.w	8005f08 <_vfiprintf_r+0x4c>
 80060e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80060e6:	e711      	b.n	8005f0c <_vfiprintf_r+0x50>
 80060e8:	ab03      	add	r3, sp, #12
 80060ea:	9300      	str	r3, [sp, #0]
 80060ec:	462a      	mov	r2, r5
 80060ee:	4b09      	ldr	r3, [pc, #36]	; (8006114 <_vfiprintf_r+0x258>)
 80060f0:	a904      	add	r1, sp, #16
 80060f2:	4630      	mov	r0, r6
 80060f4:	f000 f880 	bl	80061f8 <_printf_i>
 80060f8:	e7e4      	b.n	80060c4 <_vfiprintf_r+0x208>
 80060fa:	bf00      	nop
 80060fc:	08006724 	.word	0x08006724
 8006100:	08006744 	.word	0x08006744
 8006104:	08006704 	.word	0x08006704
 8006108:	08006764 	.word	0x08006764
 800610c:	0800676e 	.word	0x0800676e
 8006110:	00000000 	.word	0x00000000
 8006114:	08005e97 	.word	0x08005e97
 8006118:	0800676a 	.word	0x0800676a

0800611c <_printf_common>:
 800611c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006120:	4616      	mov	r6, r2
 8006122:	4699      	mov	r9, r3
 8006124:	688a      	ldr	r2, [r1, #8]
 8006126:	690b      	ldr	r3, [r1, #16]
 8006128:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800612c:	4293      	cmp	r3, r2
 800612e:	bfb8      	it	lt
 8006130:	4613      	movlt	r3, r2
 8006132:	6033      	str	r3, [r6, #0]
 8006134:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006138:	4607      	mov	r7, r0
 800613a:	460c      	mov	r4, r1
 800613c:	b10a      	cbz	r2, 8006142 <_printf_common+0x26>
 800613e:	3301      	adds	r3, #1
 8006140:	6033      	str	r3, [r6, #0]
 8006142:	6823      	ldr	r3, [r4, #0]
 8006144:	0699      	lsls	r1, r3, #26
 8006146:	bf42      	ittt	mi
 8006148:	6833      	ldrmi	r3, [r6, #0]
 800614a:	3302      	addmi	r3, #2
 800614c:	6033      	strmi	r3, [r6, #0]
 800614e:	6825      	ldr	r5, [r4, #0]
 8006150:	f015 0506 	ands.w	r5, r5, #6
 8006154:	d106      	bne.n	8006164 <_printf_common+0x48>
 8006156:	f104 0a19 	add.w	sl, r4, #25
 800615a:	68e3      	ldr	r3, [r4, #12]
 800615c:	6832      	ldr	r2, [r6, #0]
 800615e:	1a9b      	subs	r3, r3, r2
 8006160:	42ab      	cmp	r3, r5
 8006162:	dc26      	bgt.n	80061b2 <_printf_common+0x96>
 8006164:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006168:	1e13      	subs	r3, r2, #0
 800616a:	6822      	ldr	r2, [r4, #0]
 800616c:	bf18      	it	ne
 800616e:	2301      	movne	r3, #1
 8006170:	0692      	lsls	r2, r2, #26
 8006172:	d42b      	bmi.n	80061cc <_printf_common+0xb0>
 8006174:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006178:	4649      	mov	r1, r9
 800617a:	4638      	mov	r0, r7
 800617c:	47c0      	blx	r8
 800617e:	3001      	adds	r0, #1
 8006180:	d01e      	beq.n	80061c0 <_printf_common+0xa4>
 8006182:	6823      	ldr	r3, [r4, #0]
 8006184:	68e5      	ldr	r5, [r4, #12]
 8006186:	6832      	ldr	r2, [r6, #0]
 8006188:	f003 0306 	and.w	r3, r3, #6
 800618c:	2b04      	cmp	r3, #4
 800618e:	bf08      	it	eq
 8006190:	1aad      	subeq	r5, r5, r2
 8006192:	68a3      	ldr	r3, [r4, #8]
 8006194:	6922      	ldr	r2, [r4, #16]
 8006196:	bf0c      	ite	eq
 8006198:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800619c:	2500      	movne	r5, #0
 800619e:	4293      	cmp	r3, r2
 80061a0:	bfc4      	itt	gt
 80061a2:	1a9b      	subgt	r3, r3, r2
 80061a4:	18ed      	addgt	r5, r5, r3
 80061a6:	2600      	movs	r6, #0
 80061a8:	341a      	adds	r4, #26
 80061aa:	42b5      	cmp	r5, r6
 80061ac:	d11a      	bne.n	80061e4 <_printf_common+0xc8>
 80061ae:	2000      	movs	r0, #0
 80061b0:	e008      	b.n	80061c4 <_printf_common+0xa8>
 80061b2:	2301      	movs	r3, #1
 80061b4:	4652      	mov	r2, sl
 80061b6:	4649      	mov	r1, r9
 80061b8:	4638      	mov	r0, r7
 80061ba:	47c0      	blx	r8
 80061bc:	3001      	adds	r0, #1
 80061be:	d103      	bne.n	80061c8 <_printf_common+0xac>
 80061c0:	f04f 30ff 	mov.w	r0, #4294967295
 80061c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061c8:	3501      	adds	r5, #1
 80061ca:	e7c6      	b.n	800615a <_printf_common+0x3e>
 80061cc:	18e1      	adds	r1, r4, r3
 80061ce:	1c5a      	adds	r2, r3, #1
 80061d0:	2030      	movs	r0, #48	; 0x30
 80061d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80061d6:	4422      	add	r2, r4
 80061d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80061dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80061e0:	3302      	adds	r3, #2
 80061e2:	e7c7      	b.n	8006174 <_printf_common+0x58>
 80061e4:	2301      	movs	r3, #1
 80061e6:	4622      	mov	r2, r4
 80061e8:	4649      	mov	r1, r9
 80061ea:	4638      	mov	r0, r7
 80061ec:	47c0      	blx	r8
 80061ee:	3001      	adds	r0, #1
 80061f0:	d0e6      	beq.n	80061c0 <_printf_common+0xa4>
 80061f2:	3601      	adds	r6, #1
 80061f4:	e7d9      	b.n	80061aa <_printf_common+0x8e>
	...

080061f8 <_printf_i>:
 80061f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80061fc:	7e0f      	ldrb	r7, [r1, #24]
 80061fe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006200:	2f78      	cmp	r7, #120	; 0x78
 8006202:	4691      	mov	r9, r2
 8006204:	4680      	mov	r8, r0
 8006206:	460c      	mov	r4, r1
 8006208:	469a      	mov	sl, r3
 800620a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800620e:	d807      	bhi.n	8006220 <_printf_i+0x28>
 8006210:	2f62      	cmp	r7, #98	; 0x62
 8006212:	d80a      	bhi.n	800622a <_printf_i+0x32>
 8006214:	2f00      	cmp	r7, #0
 8006216:	f000 80d8 	beq.w	80063ca <_printf_i+0x1d2>
 800621a:	2f58      	cmp	r7, #88	; 0x58
 800621c:	f000 80a3 	beq.w	8006366 <_printf_i+0x16e>
 8006220:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006224:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006228:	e03a      	b.n	80062a0 <_printf_i+0xa8>
 800622a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800622e:	2b15      	cmp	r3, #21
 8006230:	d8f6      	bhi.n	8006220 <_printf_i+0x28>
 8006232:	a101      	add	r1, pc, #4	; (adr r1, 8006238 <_printf_i+0x40>)
 8006234:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006238:	08006291 	.word	0x08006291
 800623c:	080062a5 	.word	0x080062a5
 8006240:	08006221 	.word	0x08006221
 8006244:	08006221 	.word	0x08006221
 8006248:	08006221 	.word	0x08006221
 800624c:	08006221 	.word	0x08006221
 8006250:	080062a5 	.word	0x080062a5
 8006254:	08006221 	.word	0x08006221
 8006258:	08006221 	.word	0x08006221
 800625c:	08006221 	.word	0x08006221
 8006260:	08006221 	.word	0x08006221
 8006264:	080063b1 	.word	0x080063b1
 8006268:	080062d5 	.word	0x080062d5
 800626c:	08006393 	.word	0x08006393
 8006270:	08006221 	.word	0x08006221
 8006274:	08006221 	.word	0x08006221
 8006278:	080063d3 	.word	0x080063d3
 800627c:	08006221 	.word	0x08006221
 8006280:	080062d5 	.word	0x080062d5
 8006284:	08006221 	.word	0x08006221
 8006288:	08006221 	.word	0x08006221
 800628c:	0800639b 	.word	0x0800639b
 8006290:	682b      	ldr	r3, [r5, #0]
 8006292:	1d1a      	adds	r2, r3, #4
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	602a      	str	r2, [r5, #0]
 8006298:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800629c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80062a0:	2301      	movs	r3, #1
 80062a2:	e0a3      	b.n	80063ec <_printf_i+0x1f4>
 80062a4:	6820      	ldr	r0, [r4, #0]
 80062a6:	6829      	ldr	r1, [r5, #0]
 80062a8:	0606      	lsls	r6, r0, #24
 80062aa:	f101 0304 	add.w	r3, r1, #4
 80062ae:	d50a      	bpl.n	80062c6 <_printf_i+0xce>
 80062b0:	680e      	ldr	r6, [r1, #0]
 80062b2:	602b      	str	r3, [r5, #0]
 80062b4:	2e00      	cmp	r6, #0
 80062b6:	da03      	bge.n	80062c0 <_printf_i+0xc8>
 80062b8:	232d      	movs	r3, #45	; 0x2d
 80062ba:	4276      	negs	r6, r6
 80062bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062c0:	485e      	ldr	r0, [pc, #376]	; (800643c <_printf_i+0x244>)
 80062c2:	230a      	movs	r3, #10
 80062c4:	e019      	b.n	80062fa <_printf_i+0x102>
 80062c6:	680e      	ldr	r6, [r1, #0]
 80062c8:	602b      	str	r3, [r5, #0]
 80062ca:	f010 0f40 	tst.w	r0, #64	; 0x40
 80062ce:	bf18      	it	ne
 80062d0:	b236      	sxthne	r6, r6
 80062d2:	e7ef      	b.n	80062b4 <_printf_i+0xbc>
 80062d4:	682b      	ldr	r3, [r5, #0]
 80062d6:	6820      	ldr	r0, [r4, #0]
 80062d8:	1d19      	adds	r1, r3, #4
 80062da:	6029      	str	r1, [r5, #0]
 80062dc:	0601      	lsls	r1, r0, #24
 80062de:	d501      	bpl.n	80062e4 <_printf_i+0xec>
 80062e0:	681e      	ldr	r6, [r3, #0]
 80062e2:	e002      	b.n	80062ea <_printf_i+0xf2>
 80062e4:	0646      	lsls	r6, r0, #25
 80062e6:	d5fb      	bpl.n	80062e0 <_printf_i+0xe8>
 80062e8:	881e      	ldrh	r6, [r3, #0]
 80062ea:	4854      	ldr	r0, [pc, #336]	; (800643c <_printf_i+0x244>)
 80062ec:	2f6f      	cmp	r7, #111	; 0x6f
 80062ee:	bf0c      	ite	eq
 80062f0:	2308      	moveq	r3, #8
 80062f2:	230a      	movne	r3, #10
 80062f4:	2100      	movs	r1, #0
 80062f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80062fa:	6865      	ldr	r5, [r4, #4]
 80062fc:	60a5      	str	r5, [r4, #8]
 80062fe:	2d00      	cmp	r5, #0
 8006300:	bfa2      	ittt	ge
 8006302:	6821      	ldrge	r1, [r4, #0]
 8006304:	f021 0104 	bicge.w	r1, r1, #4
 8006308:	6021      	strge	r1, [r4, #0]
 800630a:	b90e      	cbnz	r6, 8006310 <_printf_i+0x118>
 800630c:	2d00      	cmp	r5, #0
 800630e:	d04d      	beq.n	80063ac <_printf_i+0x1b4>
 8006310:	4615      	mov	r5, r2
 8006312:	fbb6 f1f3 	udiv	r1, r6, r3
 8006316:	fb03 6711 	mls	r7, r3, r1, r6
 800631a:	5dc7      	ldrb	r7, [r0, r7]
 800631c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006320:	4637      	mov	r7, r6
 8006322:	42bb      	cmp	r3, r7
 8006324:	460e      	mov	r6, r1
 8006326:	d9f4      	bls.n	8006312 <_printf_i+0x11a>
 8006328:	2b08      	cmp	r3, #8
 800632a:	d10b      	bne.n	8006344 <_printf_i+0x14c>
 800632c:	6823      	ldr	r3, [r4, #0]
 800632e:	07de      	lsls	r6, r3, #31
 8006330:	d508      	bpl.n	8006344 <_printf_i+0x14c>
 8006332:	6923      	ldr	r3, [r4, #16]
 8006334:	6861      	ldr	r1, [r4, #4]
 8006336:	4299      	cmp	r1, r3
 8006338:	bfde      	ittt	le
 800633a:	2330      	movle	r3, #48	; 0x30
 800633c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006340:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006344:	1b52      	subs	r2, r2, r5
 8006346:	6122      	str	r2, [r4, #16]
 8006348:	f8cd a000 	str.w	sl, [sp]
 800634c:	464b      	mov	r3, r9
 800634e:	aa03      	add	r2, sp, #12
 8006350:	4621      	mov	r1, r4
 8006352:	4640      	mov	r0, r8
 8006354:	f7ff fee2 	bl	800611c <_printf_common>
 8006358:	3001      	adds	r0, #1
 800635a:	d14c      	bne.n	80063f6 <_printf_i+0x1fe>
 800635c:	f04f 30ff 	mov.w	r0, #4294967295
 8006360:	b004      	add	sp, #16
 8006362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006366:	4835      	ldr	r0, [pc, #212]	; (800643c <_printf_i+0x244>)
 8006368:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800636c:	6829      	ldr	r1, [r5, #0]
 800636e:	6823      	ldr	r3, [r4, #0]
 8006370:	f851 6b04 	ldr.w	r6, [r1], #4
 8006374:	6029      	str	r1, [r5, #0]
 8006376:	061d      	lsls	r5, r3, #24
 8006378:	d514      	bpl.n	80063a4 <_printf_i+0x1ac>
 800637a:	07df      	lsls	r7, r3, #31
 800637c:	bf44      	itt	mi
 800637e:	f043 0320 	orrmi.w	r3, r3, #32
 8006382:	6023      	strmi	r3, [r4, #0]
 8006384:	b91e      	cbnz	r6, 800638e <_printf_i+0x196>
 8006386:	6823      	ldr	r3, [r4, #0]
 8006388:	f023 0320 	bic.w	r3, r3, #32
 800638c:	6023      	str	r3, [r4, #0]
 800638e:	2310      	movs	r3, #16
 8006390:	e7b0      	b.n	80062f4 <_printf_i+0xfc>
 8006392:	6823      	ldr	r3, [r4, #0]
 8006394:	f043 0320 	orr.w	r3, r3, #32
 8006398:	6023      	str	r3, [r4, #0]
 800639a:	2378      	movs	r3, #120	; 0x78
 800639c:	4828      	ldr	r0, [pc, #160]	; (8006440 <_printf_i+0x248>)
 800639e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80063a2:	e7e3      	b.n	800636c <_printf_i+0x174>
 80063a4:	0659      	lsls	r1, r3, #25
 80063a6:	bf48      	it	mi
 80063a8:	b2b6      	uxthmi	r6, r6
 80063aa:	e7e6      	b.n	800637a <_printf_i+0x182>
 80063ac:	4615      	mov	r5, r2
 80063ae:	e7bb      	b.n	8006328 <_printf_i+0x130>
 80063b0:	682b      	ldr	r3, [r5, #0]
 80063b2:	6826      	ldr	r6, [r4, #0]
 80063b4:	6961      	ldr	r1, [r4, #20]
 80063b6:	1d18      	adds	r0, r3, #4
 80063b8:	6028      	str	r0, [r5, #0]
 80063ba:	0635      	lsls	r5, r6, #24
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	d501      	bpl.n	80063c4 <_printf_i+0x1cc>
 80063c0:	6019      	str	r1, [r3, #0]
 80063c2:	e002      	b.n	80063ca <_printf_i+0x1d2>
 80063c4:	0670      	lsls	r0, r6, #25
 80063c6:	d5fb      	bpl.n	80063c0 <_printf_i+0x1c8>
 80063c8:	8019      	strh	r1, [r3, #0]
 80063ca:	2300      	movs	r3, #0
 80063cc:	6123      	str	r3, [r4, #16]
 80063ce:	4615      	mov	r5, r2
 80063d0:	e7ba      	b.n	8006348 <_printf_i+0x150>
 80063d2:	682b      	ldr	r3, [r5, #0]
 80063d4:	1d1a      	adds	r2, r3, #4
 80063d6:	602a      	str	r2, [r5, #0]
 80063d8:	681d      	ldr	r5, [r3, #0]
 80063da:	6862      	ldr	r2, [r4, #4]
 80063dc:	2100      	movs	r1, #0
 80063de:	4628      	mov	r0, r5
 80063e0:	f7f9 fef6 	bl	80001d0 <memchr>
 80063e4:	b108      	cbz	r0, 80063ea <_printf_i+0x1f2>
 80063e6:	1b40      	subs	r0, r0, r5
 80063e8:	6060      	str	r0, [r4, #4]
 80063ea:	6863      	ldr	r3, [r4, #4]
 80063ec:	6123      	str	r3, [r4, #16]
 80063ee:	2300      	movs	r3, #0
 80063f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063f4:	e7a8      	b.n	8006348 <_printf_i+0x150>
 80063f6:	6923      	ldr	r3, [r4, #16]
 80063f8:	462a      	mov	r2, r5
 80063fa:	4649      	mov	r1, r9
 80063fc:	4640      	mov	r0, r8
 80063fe:	47d0      	blx	sl
 8006400:	3001      	adds	r0, #1
 8006402:	d0ab      	beq.n	800635c <_printf_i+0x164>
 8006404:	6823      	ldr	r3, [r4, #0]
 8006406:	079b      	lsls	r3, r3, #30
 8006408:	d413      	bmi.n	8006432 <_printf_i+0x23a>
 800640a:	68e0      	ldr	r0, [r4, #12]
 800640c:	9b03      	ldr	r3, [sp, #12]
 800640e:	4298      	cmp	r0, r3
 8006410:	bfb8      	it	lt
 8006412:	4618      	movlt	r0, r3
 8006414:	e7a4      	b.n	8006360 <_printf_i+0x168>
 8006416:	2301      	movs	r3, #1
 8006418:	4632      	mov	r2, r6
 800641a:	4649      	mov	r1, r9
 800641c:	4640      	mov	r0, r8
 800641e:	47d0      	blx	sl
 8006420:	3001      	adds	r0, #1
 8006422:	d09b      	beq.n	800635c <_printf_i+0x164>
 8006424:	3501      	adds	r5, #1
 8006426:	68e3      	ldr	r3, [r4, #12]
 8006428:	9903      	ldr	r1, [sp, #12]
 800642a:	1a5b      	subs	r3, r3, r1
 800642c:	42ab      	cmp	r3, r5
 800642e:	dcf2      	bgt.n	8006416 <_printf_i+0x21e>
 8006430:	e7eb      	b.n	800640a <_printf_i+0x212>
 8006432:	2500      	movs	r5, #0
 8006434:	f104 0619 	add.w	r6, r4, #25
 8006438:	e7f5      	b.n	8006426 <_printf_i+0x22e>
 800643a:	bf00      	nop
 800643c:	08006775 	.word	0x08006775
 8006440:	08006786 	.word	0x08006786

08006444 <_sbrk_r>:
 8006444:	b538      	push	{r3, r4, r5, lr}
 8006446:	4d06      	ldr	r5, [pc, #24]	; (8006460 <_sbrk_r+0x1c>)
 8006448:	2300      	movs	r3, #0
 800644a:	4604      	mov	r4, r0
 800644c:	4608      	mov	r0, r1
 800644e:	602b      	str	r3, [r5, #0]
 8006450:	f7fa fdb6 	bl	8000fc0 <_sbrk>
 8006454:	1c43      	adds	r3, r0, #1
 8006456:	d102      	bne.n	800645e <_sbrk_r+0x1a>
 8006458:	682b      	ldr	r3, [r5, #0]
 800645a:	b103      	cbz	r3, 800645e <_sbrk_r+0x1a>
 800645c:	6023      	str	r3, [r4, #0]
 800645e:	bd38      	pop	{r3, r4, r5, pc}
 8006460:	20000240 	.word	0x20000240

08006464 <__sread>:
 8006464:	b510      	push	{r4, lr}
 8006466:	460c      	mov	r4, r1
 8006468:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800646c:	f000 f8a0 	bl	80065b0 <_read_r>
 8006470:	2800      	cmp	r0, #0
 8006472:	bfab      	itete	ge
 8006474:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006476:	89a3      	ldrhlt	r3, [r4, #12]
 8006478:	181b      	addge	r3, r3, r0
 800647a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800647e:	bfac      	ite	ge
 8006480:	6563      	strge	r3, [r4, #84]	; 0x54
 8006482:	81a3      	strhlt	r3, [r4, #12]
 8006484:	bd10      	pop	{r4, pc}

08006486 <__swrite>:
 8006486:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800648a:	461f      	mov	r7, r3
 800648c:	898b      	ldrh	r3, [r1, #12]
 800648e:	05db      	lsls	r3, r3, #23
 8006490:	4605      	mov	r5, r0
 8006492:	460c      	mov	r4, r1
 8006494:	4616      	mov	r6, r2
 8006496:	d505      	bpl.n	80064a4 <__swrite+0x1e>
 8006498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800649c:	2302      	movs	r3, #2
 800649e:	2200      	movs	r2, #0
 80064a0:	f000 f868 	bl	8006574 <_lseek_r>
 80064a4:	89a3      	ldrh	r3, [r4, #12]
 80064a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80064ae:	81a3      	strh	r3, [r4, #12]
 80064b0:	4632      	mov	r2, r6
 80064b2:	463b      	mov	r3, r7
 80064b4:	4628      	mov	r0, r5
 80064b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80064ba:	f000 b817 	b.w	80064ec <_write_r>

080064be <__sseek>:
 80064be:	b510      	push	{r4, lr}
 80064c0:	460c      	mov	r4, r1
 80064c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064c6:	f000 f855 	bl	8006574 <_lseek_r>
 80064ca:	1c43      	adds	r3, r0, #1
 80064cc:	89a3      	ldrh	r3, [r4, #12]
 80064ce:	bf15      	itete	ne
 80064d0:	6560      	strne	r0, [r4, #84]	; 0x54
 80064d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80064d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80064da:	81a3      	strheq	r3, [r4, #12]
 80064dc:	bf18      	it	ne
 80064de:	81a3      	strhne	r3, [r4, #12]
 80064e0:	bd10      	pop	{r4, pc}

080064e2 <__sclose>:
 80064e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064e6:	f000 b813 	b.w	8006510 <_close_r>
	...

080064ec <_write_r>:
 80064ec:	b538      	push	{r3, r4, r5, lr}
 80064ee:	4d07      	ldr	r5, [pc, #28]	; (800650c <_write_r+0x20>)
 80064f0:	4604      	mov	r4, r0
 80064f2:	4608      	mov	r0, r1
 80064f4:	4611      	mov	r1, r2
 80064f6:	2200      	movs	r2, #0
 80064f8:	602a      	str	r2, [r5, #0]
 80064fa:	461a      	mov	r2, r3
 80064fc:	f7fa fd0f 	bl	8000f1e <_write>
 8006500:	1c43      	adds	r3, r0, #1
 8006502:	d102      	bne.n	800650a <_write_r+0x1e>
 8006504:	682b      	ldr	r3, [r5, #0]
 8006506:	b103      	cbz	r3, 800650a <_write_r+0x1e>
 8006508:	6023      	str	r3, [r4, #0]
 800650a:	bd38      	pop	{r3, r4, r5, pc}
 800650c:	20000240 	.word	0x20000240

08006510 <_close_r>:
 8006510:	b538      	push	{r3, r4, r5, lr}
 8006512:	4d06      	ldr	r5, [pc, #24]	; (800652c <_close_r+0x1c>)
 8006514:	2300      	movs	r3, #0
 8006516:	4604      	mov	r4, r0
 8006518:	4608      	mov	r0, r1
 800651a:	602b      	str	r3, [r5, #0]
 800651c:	f7fa fd1b 	bl	8000f56 <_close>
 8006520:	1c43      	adds	r3, r0, #1
 8006522:	d102      	bne.n	800652a <_close_r+0x1a>
 8006524:	682b      	ldr	r3, [r5, #0]
 8006526:	b103      	cbz	r3, 800652a <_close_r+0x1a>
 8006528:	6023      	str	r3, [r4, #0]
 800652a:	bd38      	pop	{r3, r4, r5, pc}
 800652c:	20000240 	.word	0x20000240

08006530 <_fstat_r>:
 8006530:	b538      	push	{r3, r4, r5, lr}
 8006532:	4d07      	ldr	r5, [pc, #28]	; (8006550 <_fstat_r+0x20>)
 8006534:	2300      	movs	r3, #0
 8006536:	4604      	mov	r4, r0
 8006538:	4608      	mov	r0, r1
 800653a:	4611      	mov	r1, r2
 800653c:	602b      	str	r3, [r5, #0]
 800653e:	f7fa fd16 	bl	8000f6e <_fstat>
 8006542:	1c43      	adds	r3, r0, #1
 8006544:	d102      	bne.n	800654c <_fstat_r+0x1c>
 8006546:	682b      	ldr	r3, [r5, #0]
 8006548:	b103      	cbz	r3, 800654c <_fstat_r+0x1c>
 800654a:	6023      	str	r3, [r4, #0]
 800654c:	bd38      	pop	{r3, r4, r5, pc}
 800654e:	bf00      	nop
 8006550:	20000240 	.word	0x20000240

08006554 <_isatty_r>:
 8006554:	b538      	push	{r3, r4, r5, lr}
 8006556:	4d06      	ldr	r5, [pc, #24]	; (8006570 <_isatty_r+0x1c>)
 8006558:	2300      	movs	r3, #0
 800655a:	4604      	mov	r4, r0
 800655c:	4608      	mov	r0, r1
 800655e:	602b      	str	r3, [r5, #0]
 8006560:	f7fa fd15 	bl	8000f8e <_isatty>
 8006564:	1c43      	adds	r3, r0, #1
 8006566:	d102      	bne.n	800656e <_isatty_r+0x1a>
 8006568:	682b      	ldr	r3, [r5, #0]
 800656a:	b103      	cbz	r3, 800656e <_isatty_r+0x1a>
 800656c:	6023      	str	r3, [r4, #0]
 800656e:	bd38      	pop	{r3, r4, r5, pc}
 8006570:	20000240 	.word	0x20000240

08006574 <_lseek_r>:
 8006574:	b538      	push	{r3, r4, r5, lr}
 8006576:	4d07      	ldr	r5, [pc, #28]	; (8006594 <_lseek_r+0x20>)
 8006578:	4604      	mov	r4, r0
 800657a:	4608      	mov	r0, r1
 800657c:	4611      	mov	r1, r2
 800657e:	2200      	movs	r2, #0
 8006580:	602a      	str	r2, [r5, #0]
 8006582:	461a      	mov	r2, r3
 8006584:	f7fa fd0e 	bl	8000fa4 <_lseek>
 8006588:	1c43      	adds	r3, r0, #1
 800658a:	d102      	bne.n	8006592 <_lseek_r+0x1e>
 800658c:	682b      	ldr	r3, [r5, #0]
 800658e:	b103      	cbz	r3, 8006592 <_lseek_r+0x1e>
 8006590:	6023      	str	r3, [r4, #0]
 8006592:	bd38      	pop	{r3, r4, r5, pc}
 8006594:	20000240 	.word	0x20000240

08006598 <__malloc_lock>:
 8006598:	4801      	ldr	r0, [pc, #4]	; (80065a0 <__malloc_lock+0x8>)
 800659a:	f7ff bb1d 	b.w	8005bd8 <__retarget_lock_acquire_recursive>
 800659e:	bf00      	nop
 80065a0:	20000234 	.word	0x20000234

080065a4 <__malloc_unlock>:
 80065a4:	4801      	ldr	r0, [pc, #4]	; (80065ac <__malloc_unlock+0x8>)
 80065a6:	f7ff bb18 	b.w	8005bda <__retarget_lock_release_recursive>
 80065aa:	bf00      	nop
 80065ac:	20000234 	.word	0x20000234

080065b0 <_read_r>:
 80065b0:	b538      	push	{r3, r4, r5, lr}
 80065b2:	4d07      	ldr	r5, [pc, #28]	; (80065d0 <_read_r+0x20>)
 80065b4:	4604      	mov	r4, r0
 80065b6:	4608      	mov	r0, r1
 80065b8:	4611      	mov	r1, r2
 80065ba:	2200      	movs	r2, #0
 80065bc:	602a      	str	r2, [r5, #0]
 80065be:	461a      	mov	r2, r3
 80065c0:	f7fa fc90 	bl	8000ee4 <_read>
 80065c4:	1c43      	adds	r3, r0, #1
 80065c6:	d102      	bne.n	80065ce <_read_r+0x1e>
 80065c8:	682b      	ldr	r3, [r5, #0]
 80065ca:	b103      	cbz	r3, 80065ce <_read_r+0x1e>
 80065cc:	6023      	str	r3, [r4, #0]
 80065ce:	bd38      	pop	{r3, r4, r5, pc}
 80065d0:	20000240 	.word	0x20000240

080065d4 <_init>:
 80065d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065d6:	bf00      	nop
 80065d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065da:	bc08      	pop	{r3}
 80065dc:	469e      	mov	lr, r3
 80065de:	4770      	bx	lr

080065e0 <_fini>:
 80065e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065e2:	bf00      	nop
 80065e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065e6:	bc08      	pop	{r3}
 80065e8:	469e      	mov	lr, r3
 80065ea:	4770      	bx	lr
