module divu3
#(parameter DATA_WIDTH = 66)
 (input [DATA_WIDTH - 1:0] n, output [DATA_WIDTH - 2:0] q);
  wire [DATA_WIDTH - 1:0] x0 = n;
  wire [DATA_WIDTH + 2:0] x1 = ({3'b0, x0} << 2) + {3'b0, x0} + 5;
  wire [DATA_WIDTH + 3:0] x2 = ({1'b0, x1} >> 4) + {1'b0, x1};
  wire [DATA_WIDTH + 4:0] x3 = ({1'b0, x2} >> 8) + {1'b0, x2};
  wire [DATA_WIDTH + 5:0] x4 = ({1'b0, x3} >> 16) + {1'b0, x3};
  // Added for fair comparison with the other approaches on more than 32 bits
  wire [DATA_WIDTH + 6:0] x5 = ({1'b0, x4} >> 32) + {1'b0, x4};
  wire [DATA_WIDTH - 2:0] x6 = (x5 >> 4);
  assign q = x6;
endmodule
