strict digraph "" {
	node [label="\N"];
	"713:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0b053e0b10>",
		fillcolor=springgreen,
		label="713:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"714:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0b053e0510>",
		fillcolor=springgreen,
		label="714:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"713:IF" -> "714:IF"	 [cond="['rstn']",
		label="!((!rstn))",
		lineno=713];
	"713:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0b053e0f90>",
		fillcolor=firebrick,
		label="713:NS
cnt128d_rd <= #1 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0b053e0f90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"713:IF" -> "713:NS"	 [cond="['rstn']",
		label="(!rstn)",
		lineno=713];
	"714:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0b053e0d10>",
		fillcolor=firebrick,
		label="714:NS
cnt128d_rd <= #1 cnt128d_rd + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0b053e0d10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"714:IF" -> "714:NS"	 [cond="['cnt128d_rd_valid']",
		label=cnt128d_rd_valid,
		lineno=714];
	"Leaf_712:AL"	 [def_var="['cnt128d_rd']",
		label="Leaf_712:AL"];
	"714:NS" -> "Leaf_712:AL"	 [cond="[]",
		lineno=None];
	"713:NS" -> "Leaf_712:AL"	 [cond="[]",
		lineno=None];
	"712:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0b053cd110>",
		clk_sens=False,
		fillcolor=gold,
		label="712:AL",
		sens="['sclk', 'rstn']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['cnt128d_rd_valid', 'rstn', 'cnt128d_rd']"];
	"712:AL" -> "713:IF"	 [cond="[]",
		lineno=None];
}
