

================================================================
== Vivado HLS Report for 'classify'
================================================================
* Date:           Tue Feb  3 16:40:16 2026

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SVM_Accelerator_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.724|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  658193|  658193|  658193|  658193|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  658185|  658185|      3989|          -|          -|   165|    no    |
        | + Loop 1.1  |    3920|    3920|         5|          -|          -|   784|    no    |
        | + Loop 1.2  |      63|      63|         3|          -|          -|    21|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      0|       0|   1571|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|     412|    645|
|Memory           |      513|      -|      29|     10|
|Multiplexer      |        -|      -|       -|    182|
|Register         |        -|      -|     566|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      513|      1|    1007|   2408|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |      183|   ~0  |   ~0   |      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |classify_sitodp_3dEe_U1  |classify_sitodp_3dEe  |        0|      0|  412|  645|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0|  412|  645|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |classify_mul_mul_eOg_U2  |classify_mul_mul_eOg  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +----------------------+----------------------+---------+----+----+--------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT|  Words | Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+----+--------+-----+------+-------------+
    |ATANH_LUT_V_U         |classify_ATANH_LUcud  |        0|  24|   8|      21|   24|     1|          504|
    |Iteration_Schedule_U  |classify_Iteratiobkb  |        0|   5|   2|      21|    5|     1|          105|
    |alphas_V_U            |classify_alphas_V     |        1|   0|   0|     165|    8|     1|         1320|
    |svs_U                 |classify_svs          |      512|   0|   0|  129360|   64|     1|      8279040|
    +----------------------+----------------------+---------+----+----+--------+-----+------+-------------+
    |Total                 |                      |      513|  29|  10|  129567|  101|     4|      8280969|
    +----------------------+----------------------+---------+----+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+-----+------------+------------+
    |r_V_fu_710_p2                 |     *    |      0|  0|   41|           8|           8|
    |Xn_V_1_fu_816_p2              |     +    |      0|  0|   39|          32|          32|
    |Yn_V_1_fu_822_p2              |     +    |      0|  0|   39|          32|          32|
    |Zn_V_fu_769_p2                |     +    |      0|  0|   39|          32|          32|
    |exp_V_2_fu_908_p2             |     +    |      0|  0|   13|          11|           6|
    |i_1_fu_324_p2                 |     +    |      0|  0|   15|           8|           1|
    |j_1_fu_352_p2                 |     +    |      0|  0|   14|          10|           1|
    |l2Squared_fixed_V_fu_728_p2   |     +    |      0|  0|   38|          31|          31|
    |n_fu_740_p2                   |     +    |      0|  0|   15|           5|           1|
    |next_mul_fu_312_p2            |     +    |      0|  0|   24|          17|          10|
    |p_Val2_2_i_fu_850_p2          |     +    |      0|  0|   32|          25|          25|
    |sum_V_fu_885_p2               |     +    |      0|  0|   37|          30|          30|
    |tmp_11_fu_512_p2              |     +    |      0|  0|   12|           2|          12|
    |tmp_9_fu_358_p2               |     +    |      0|  0|   24|          17|          17|
    |tmp_s_fu_330_p2               |     +    |      0|  0|   37|          30|          15|
    |F2_fu_490_p2                  |     -    |      0|  0|   12|          11|          12|
    |Xn_V_fu_804_p2                |     -    |      0|  0|   39|          32|          32|
    |Yn_V_fu_810_p2                |     -    |      0|  0|   39|          32|          32|
    |Zn_V_1_fu_775_p2              |     -    |      0|  0|   39|          32|          32|
    |man_V_1_fu_470_p2             |     -    |      0|  0|   61|           1|          54|
    |p_Val2_2_fu_396_p2            |     -    |      0|  0|   24|          24|          24|
    |p_Val2_8_fu_702_p2            |     -    |      0|  0|   15|           8|           8|
    |p_neg_fu_390_p2               |     -    |      0|  0|   24|           1|          24|
    |tmp_12_fu_518_p2              |     -    |      0|  0|   12|           1|          12|
    |sel_tmp2_fu_583_p2            |    and   |      0|  0|    2|           1|           1|
    |sel_tmp3_fu_615_p2            |    and   |      0|  0|    2|           1|           1|
    |sel_tmp5_fu_632_p2            |    and   |      0|  0|    2|           1|           1|
    |sel_tmp7_fu_598_p2            |    and   |      0|  0|    2|           1|           1|
    |sel_tmp8_fu_603_p2            |    and   |      0|  0|    2|           1|           1|
    |r_V_2_fu_792_p2               |   ashr   |      0|  0|  101|          32|          32|
    |r_V_3_fu_798_p2               |   ashr   |      0|  0|  101|          32|          32|
    |tmp_16_fu_569_p2              |   ashr   |      0|  0|  162|          54|          54|
    |exitcond1_fu_318_p2           |   icmp   |      0|  0|   11|           8|           8|
    |exitcond_fu_346_p2            |   icmp   |      0|  0|   13|          10|           9|
    |exitcond_i_fu_734_p2          |   icmp   |      0|  0|   11|           5|           5|
    |icmp3_fu_560_p2               |   icmp   |      0|  0|   13|           9|           1|
    |icmp_fu_506_p2                |   icmp   |      0|  0|   13|          11|           1|
    |tmp_13_fu_532_p2              |   icmp   |      0|  0|   13|          12|           1|
    |tmp_14_fu_555_p2              |   icmp   |      0|  0|   13|          12|           6|
    |tmp_1_fu_336_p2               |   icmp   |      0|  0|   18|          30|           1|
    |tmp_5_fu_484_p2               |   icmp   |      0|  0|   29|          63|           1|
    |or_cond1_fu_651_p2            |    or    |      0|  0|    2|           1|           1|
    |or_cond2_fu_657_p2            |    or    |      0|  0|    2|           1|           1|
    |or_cond_fu_638_p2             |    or    |      0|  0|    2|           1|           1|
    |sel_tmp21_demorgan_fu_621_p2  |    or    |      0|  0|    2|           1|           1|
    |sel_tmp6_demorgan_fu_588_p2   |    or    |      0|  0|    2|           1|           1|
    |X_V_fu_835_p3                 |  select  |      0|  0|   32|           1|          32|
    |Y_V_fu_828_p3                 |  select  |      0|  0|   32|           1|          32|
    |Z_V_1_fu_781_p3               |  select  |      0|  0|   32|           1|          32|
    |ap_return                     |  select  |      0|  0|   64|           1|           1|
    |man_V_2_fu_476_p3             |  select  |      0|  0|   54|           1|          54|
    |newSel1_fu_644_p3             |  select  |      0|  0|    8|           1|           8|
    |newSel2_fu_689_p3             |  select  |      0|  0|    8|           1|           8|
    |newSel_fu_682_p3              |  select  |      0|  0|    8|           1|           8|
    |p_Val2_4_fu_695_p3            |  select  |      0|  0|    8|           1|           8|
    |sh_amt_fu_524_p3              |  select  |      0|  0|   12|           1|          12|
    |xi_fu_663_p3                  |  select  |      0|  0|    2|           1|           2|
    |tmp_18_fu_673_p2              |    shl   |      0|  0|  101|          32|          32|
    |sel_tmp1_fu_578_p2            |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp4_fu_626_p2            |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp6_fu_592_p2            |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp_fu_609_p2             |    xor   |      0|  0|    2|           1|           2|
    +------------------------------+----------+-------+---+-----+------------+------------+
    |Total                         |          |      0|  0| 1571|         767|         881|
    +------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  101|         21|    1|         21|
    |i_reg_217          |    9|          2|    8|         16|
    |j_reg_253          |    9|          2|   10|         20|
    |n_i_reg_298        |    9|          2|    5|         10|
    |p_Val2_10_reg_241  |    9|          2|   31|         62|
    |p_Val2_14_reg_264  |    9|          2|   32|         64|
    |p_Val2_7_reg_286   |    9|          2|   32|         64|
    |p_Val2_9_reg_274   |    9|          2|   32|         64|
    |p_Val2_s_reg_205   |    9|          2|   30|         60|
    |phi_mul_reg_229    |    9|          2|   17|         34|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  182|         39|  198|        415|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |Z_V_1_reg_1109          |  32|   0|   32|          0|
    |alphas_V_load_reg_1124  |   8|   0|    8|          0|
    |ap_CS_fsm               |  20|   0|   20|          0|
    |dp_1_reg_1144           |  64|   0|   64|          0|
    |i_1_reg_952             |   8|   0|    8|          0|
    |i_2_reg_1098            |   5|   0|    5|          0|
    |i_reg_217               |   8|   0|    8|          0|
    |icmp_reg_1006           |   1|   0|    1|          0|
    |isneg_reg_990           |   1|   0|    1|          0|
    |j_1_reg_970             |  10|   0|   10|          0|
    |j_reg_253               |  10|   0|   10|          0|
    |man_V_2_reg_995         |  54|   0|   54|          0|
    |n_i_reg_298             |   5|   0|    5|          0|
    |n_reg_1078              |   5|   0|    5|          0|
    |newSel1_reg_1055        |   8|   0|    8|          0|
    |next_mul_reg_944        |  17|   0|   17|          0|
    |or_cond2_reg_1060       |   1|   0|    1|          0|
    |or_cond_reg_1050        |   1|   0|    1|          0|
    |p_Val2_10_reg_241       |  31|   0|   31|          0|
    |p_Val2_14_reg_264       |  32|   0|   32|          0|
    |p_Val2_6_reg_1035       |   8|   0|    8|          0|
    |p_Val2_7_reg_286        |  32|   0|   32|          0|
    |p_Val2_8_reg_1065       |   8|   0|    8|          0|
    |p_Val2_9_reg_274        |  32|   0|   32|          0|
    |p_Val2_s_reg_205        |  30|   0|   30|          0|
    |phi_mul_reg_229         |  17|   0|   17|          0|
    |sel_tmp5_reg_1045       |   1|   0|    1|          0|
    |sh_amt_cast_reg_1040    |  32|   0|   32|          0|
    |sh_amt_reg_1012         |  12|   0|   12|          0|
    |tmp_13_reg_1018         |   1|   0|    1|          0|
    |tmp_1_reg_962           |   1|   0|    1|          0|
    |tmp_26_reg_1030         |   9|   0|    9|          0|
    |tmp_31_reg_1129         |  22|   0|   22|          0|
    |tmp_5_reg_1000          |   1|   0|    1|          0|
    |tmp_s_reg_957           |  30|   0|   30|          0|
    |xi_V_reg_1024           |   8|   0|    8|          0|
    |z_nonneg_reg_1103       |   1|   0|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 566|   0|  566|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   classify   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   classify   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   classify   | return value |
|ap_done       | out |    1| ap_ctrl_hs |   classify   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   classify   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   classify   | return value |
|ap_return     | out |   64| ap_ctrl_hs |   classify   | return value |
|x_V_address0  | out |   10|  ap_memory |      x_V     |     array    |
|x_V_ce0       | out |    1|  ap_memory |      x_V     |     array    |
|x_V_q0        |  in |    8|  ap_memory |      x_V     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

