# compile vhdl design source files
vhdl xil_defaultlib  \
"function_tb_func_impl.vhd" \
"../../../../../ArtificialNeuron.srcs/sources_1/new/artificial_neuron_utils.vhd" \
"../../../../../ArtificialNeuron.srcs/sim_1/new/function_tb.vhd" \

# Do not sort compile order
nosort
