// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.2.0.3.0
// Netlist written on Sun Nov 16 20:01:20 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/jgong/my_designs/proj_fft/ramdq/rtl/ramdq.v"
// file 1 "c:/users/jgong/my_designs/proj_fft/ramdualpt/rtl/ramdualpt.v"
// file 2 "c:/users/jgong/my_designs/proj_fft/source/fft/addctrl.sv"
// file 3 "c:/users/jgong/my_designs/proj_fft/source/fft/addgen.sv"
// file 4 "c:/users/jgong/my_designs/proj_fft/source/fft/bitrev.sv"
// file 5 "c:/users/jgong/my_designs/proj_fft/source/fft/butterfly.sv"
// file 6 "c:/users/jgong/my_designs/proj_fft/source/fft/cmplxmult.sv"
// file 7 "c:/users/jgong/my_designs/proj_fft/source/fft/fft.sv"
// file 8 "c:/users/jgong/my_designs/proj_fft/source/fft/fftdec.sv"
// file 9 "c:/users/jgong/my_designs/proj_fft/source/fft/fftfull.sv"
// file 10 "c:/users/jgong/my_designs/proj_fft/source/fft/freqlut.sv"
// file 11 "c:/users/jgong/my_designs/proj_fft/source/fft/multiply.sv"
// file 12 "c:/users/jgong/my_designs/proj_fft/source/fft/ram1p.sv"
// file 13 "c:/users/jgong/my_designs/proj_fft/source/fft/ram2p.sv"
// file 14 "c:/users/jgong/my_designs/proj_fft/source/fft/twiddlelut.sv"
// file 15 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v"
// file 16 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd"
// file 17 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 18 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 19 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 20 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 21 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 22 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 23 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 24 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 25 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 26 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 27 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 28 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 29 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 30 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 31 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 32 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 33 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 34 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 35 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 36 "c:/lscc/radiant/2024.2/ip/common/adder/rtl/lscc_adder.v"
// file 37 "c:/lscc/radiant/2024.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 38 "c:/lscc/radiant/2024.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 39 "c:/lscc/radiant/2024.2/ip/common/counter/rtl/lscc_cntr.v"
// file 40 "c:/lscc/radiant/2024.2/ip/common/fifo/rtl/lscc_fifo.v"
// file 41 "c:/lscc/radiant/2024.2/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 42 "c:/lscc/radiant/2024.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 43 "c:/lscc/radiant/2024.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 44 "c:/lscc/radiant/2024.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 45 "c:/lscc/radiant/2024.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 46 "c:/lscc/radiant/2024.2/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 47 "c:/lscc/radiant/2024.2/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 48 "c:/lscc/radiant/2024.2/ip/common/rom/rtl/lscc_rom.v"
// file 49 "c:/lscc/radiant/2024.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 50 "c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v"
// file 51 "c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v"
// file 52 "c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v"
// file 53 "c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v"
// file 54 "c:/lscc/radiant/2024.2/ip/pmi/pmi_dsp.v"
// file 55 "c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v"
// file 56 "c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v"
// file 57 "c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v"
// file 58 "c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v"
// file 59 "c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v"
// file 60 "c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v"
// file 61 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v"
// file 62 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v"
// file 63 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v"
// file 64 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v"
// file 65 "c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v"
// file 66 "c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module fftfull
//

module fftfull (input clk, input reset, input fft_load, input fft_start, 
            input [15:0]din, input [8:0]add_rd, output noted);
    
    wire GND_net;
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    wire reset_c;
    wire fft_load_c;
    wire fft_start_c;
    wire din_c_15;
    wire din_c_14;
    wire din_c_13;
    wire din_c_12;
    wire din_c_11;
    wire din_c_10;
    wire din_c_9;
    wire din_c_8;
    wire din_c_7;
    wire din_c_6;
    wire din_c_5;
    wire din_c_4;
    wire din_c_3;
    wire din_c_2;
    wire din_c_1;
    wire din_c_0;
    wire noted_c;
    wire [31:0]dout;
    wire fft_done;
    wire [16:0]frequency;
    wire VCC_net;
    wire add_bitrev_c_8;
    wire add_bitrev_c_7;
    wire add_bitrev_c_6;
    wire add_bitrev_c_5;
    wire add_bitrev_c_4;
    wire add_bitrev_c_3;
    wire add_bitrev_c_2;
    wire add_bitrev_c_1;
    wire add_bitrev_c_0;
    
    wire n8, n7, n7621, n54;
    wire [24:0]n56;
    
    wire n7155, n2322, n73;
    wire [8:0]n29;
    
    wire n4115, n6640, n3844, n3842, n4065, n2858, n2856, n3835, 
        n3827, n2824, n2823, n3801, n3799, n10, n3984, n2789, 
        n2788, n2787, n2786, n2783, n7600, n2756, n3943, n608, 
        n3927, n3913, n1367;
    wire [8:0]n52_adj_1880;
    
    wire n3745, n7071;
    
    VHI i2 (.Z(VCC_net));
    (* lut_function="(!(A+!(B)))", lineinfo="@3(22[21],22[27])" *) LUT4 i1_2_lut (.A(n7600), 
            .B(n52_adj_1880[0]), .Z(n29[0]));
    defparam i1_2_lut.INIT = "0x4444";
    (* lineinfo="@9(13[31],13[36])" *) OB noted_pad (.I(noted_c), .O(noted));
    (* lineinfo="@9(12[40],12[46])" *) IB \add_bitrev_pad[3]  (.I(add_rd[5]), 
            .O(add_bitrev_c_3));
    (* lineinfo="@9(12[40],12[46])" *) IB \add_bitrev_pad[4]  (.I(add_rd[4]), 
            .O(add_bitrev_c_4));
    (* lineinfo="@9(12[40],12[46])" *) IB \add_bitrev_pad[5]  (.I(add_rd[3]), 
            .O(add_bitrev_c_5));
    (* lineinfo="@9(12[40],12[46])" *) IB \add_bitrev_pad[6]  (.I(add_rd[2]), 
            .O(add_bitrev_c_6));
    (* lineinfo="@9(12[40],12[46])" *) IB \add_bitrev_pad[7]  (.I(add_rd[1]), 
            .O(add_bitrev_c_7));
    (* lineinfo="@9(12[40],12[46])" *) IB \add_bitrev_pad[8]  (.I(add_rd[0]), 
            .O(add_bitrev_c_8));
    VLO i1 (.Z(GND_net));
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=29, LSE_LLINE=24, LSE_RLINE=31, lineinfo="@9(24[5],31[29])" *) fft fft ({dout}, 
            fft_load_c, din_c_8, din_c_9, din_c_10, din_c_11, din_c_12, 
            din_c_13, din_c_14, din_c_15, din_c_0, din_c_1, din_c_2, 
            din_c_3, din_c_4, din_c_5, din_c_6, din_c_7, clk_c, 
            n608, reset_c, fft_done, add_bitrev_c_0, add_bitrev_c_1, 
            add_bitrev_c_2, add_bitrev_c_3, add_bitrev_c_4, add_bitrev_c_5, 
            add_bitrev_c_6, add_bitrev_c_7, add_bitrev_c_8, fft_start_c, 
            n52_adj_1880[7], n52_adj_1880[8], n52_adj_1880[5], n52_adj_1880[6], 
            n52_adj_1880[4], n52_adj_1880[1], n52_adj_1880[2], n52_adj_1880[0], 
            n29[8], n29[7], n29[6], n29[5], n29[4], n29[2], n29[1], 
            n7600, n29[0]);
    (* lut_function="(A+!(B))" *) LUT4 i6617_2_lut (.A(fft_done), .B(reset_c), 
            .Z(n2858));
    defparam i6617_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(22[21],22[27])" *) LUT4 i1_2_lut_adj_76 (.A(n7600), 
            .B(n52_adj_1880[1]), .Z(n29[1]));
    defparam i1_2_lut_adj_76.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(22[21],22[27])" *) LUT4 i1_2_lut_adj_77 (.A(n7600), 
            .B(n52_adj_1880[2]), .Z(n29[2]));
    defparam i1_2_lut_adj_77.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(22[21],22[27])" *) LUT4 i1_2_lut_adj_78 (.A(n7600), 
            .B(n52_adj_1880[4]), .Z(n29[4]));
    defparam i1_2_lut_adj_78.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(22[21],22[27])" *) LUT4 i1_2_lut_adj_79 (.A(n7600), 
            .B(n52_adj_1880[5]), .Z(n29[5]));
    defparam i1_2_lut_adj_79.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(22[21],22[27])" *) LUT4 i1_2_lut_adj_80 (.A(n7600), 
            .B(n52_adj_1880[6]), .Z(n29[6]));
    defparam i1_2_lut_adj_80.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(22[21],22[27])" *) LUT4 i1_2_lut_adj_81 (.A(n7600), 
            .B(n52_adj_1880[7]), .Z(n29[7]));
    defparam i1_2_lut_adj_81.INIT = "0x4444";
    (* lineinfo="@9(11[36],11[39])" *) IB \din_pad[2]  (.I(din[2]), .O(din_c_2));
    (* lineinfo="@9(11[36],11[39])" *) IB \din_pad[1]  (.I(din[1]), .O(din_c_1));
    (* lineinfo="@9(11[36],11[39])" *) IB \din_pad[0]  (.I(din[0]), .O(din_c_0));
    (* lineinfo="@9(12[40],12[46])" *) IB \add_bitrev_pad[2]  (.I(add_rd[6]), 
            .O(add_bitrev_c_2));
    (* lineinfo="@9(12[40],12[46])" *) IB \add_bitrev_pad[1]  (.I(add_rd[7]), 
            .O(add_bitrev_c_1));
    (* lineinfo="@9(12[40],12[46])" *) IB \add_bitrev_pad[0]  (.I(add_rd[8]), 
            .O(add_bitrev_c_0));
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@9(9[35],9[40])" *) LUT4 i1_4_lut (.A(reset_c), 
            .B(frequency[10]), .C(n56[19]), .D(n6640), .Z(n2756));
    defparam i1_4_lut.INIT = "0x88a0";
    (* lineinfo="@9(11[36],11[39])" *) IB \din_pad[10]  (.I(din[10]), .O(din_c_10));
    (* lineinfo="@9(11[36],11[39])" *) IB \din_pad[9]  (.I(din[9]), .O(din_c_9));
    (* lineinfo="@9(11[36],11[39])" *) IB \din_pad[6]  (.I(din[6]), .O(din_c_6));
    (* lineinfo="@9(11[36],11[39])" *) IB \din_pad[3]  (.I(din[3]), .O(din_c_3));
    (* lineinfo="@9(11[36],11[39])" *) IB \din_pad[4]  (.I(din[4]), .O(din_c_4));
    (* lineinfo="@9(11[36],11[39])" *) IB \din_pad[5]  (.I(din[5]), .O(din_c_5));
    (* lineinfo="@9(11[36],11[39])" *) IB \din_pad[11]  (.I(din[11]), .O(din_c_11));
    (* lineinfo="@9(11[36],11[39])" *) IB \din_pad[12]  (.I(din[12]), .O(din_c_12));
    (* lineinfo="@9(11[36],11[39])" *) IB \din_pad[7]  (.I(din[7]), .O(din_c_7));
    (* lineinfo="@9(11[36],11[39])" *) IB \din_pad[8]  (.I(din[8]), .O(din_c_8));
    (* lut_function="(!(A+!(B)))", lineinfo="@3(22[21],22[27])" *) LUT4 i1_2_lut_adj_82 (.A(n7600), 
            .B(n52_adj_1880[8]), .Z(n29[8]));
    defparam i1_2_lut_adj_82.INIT = "0x4444";
    (* lineinfo="@9(9[35],9[40])" *) IB reset_pad (.I(reset), .O(reset_c));
    (* lineinfo="@9(10[18],10[26])" *) IB fft_load_pad (.I(fft_load), .O(fft_load_c));
    (* lineinfo="@9(10[28],10[37])" *) IB fft_start_pad (.I(fft_start), .O(fft_start_c));
    (* lineinfo="@9(11[36],11[39])" *) IB \din_pad[13]  (.I(din[13]), .O(din_c_13));
    (* lineinfo="@9(11[36],11[39])" *) IB \din_pad[14]  (.I(din[14]), .O(din_c_14));
    (* lineinfo="@9(11[36],11[39])" *) IB \din_pad[15]  (.I(din[15]), .O(din_c_15));
    (* lineinfo="@9(9[30],9[33])" *) IB clk_pad (.I(clk), .O(clk_c));
    (* lut_function="(A ((C)+!B)+!A ((C (D))+!B))" *) LUT4 i6623_4_lut (.A(n3913), 
            .B(reset_c), .C(fft_done), .D(n54), .Z(n2823));
    defparam i6623_4_lut.INIT = "0xf3b3";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@9(9[35],9[40])" *) LUT4 i1_4_lut_adj_83 (.A(reset_c), 
            .B(frequency[11]), .C(n56[20]), .D(n6640), .Z(n2783));
    defparam i1_4_lut_adj_83.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@9(9[35],9[40])" *) LUT4 i1_4_lut_adj_84 (.A(reset_c), 
            .B(frequency[12]), .C(n56[21]), .D(n6640), .Z(n2786));
    defparam i1_4_lut_adj_84.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@9(9[35],9[40])" *) LUT4 i1_4_lut_adj_85 (.A(reset_c), 
            .B(frequency[13]), .C(n56[22]), .D(n6640), .Z(n2787));
    defparam i1_4_lut_adj_85.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@9(9[35],9[40])" *) LUT4 i1_4_lut_adj_86 (.A(reset_c), 
            .B(frequency[14]), .C(n56[23]), .D(n6640), .Z(n2788));
    defparam i1_4_lut_adj_86.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@9(9[35],9[40])" *) LUT4 i1_4_lut_adj_87 (.A(reset_c), 
            .B(frequency[15]), .C(n56[24]), .D(n6640), .Z(n2789));
    defparam i1_4_lut_adj_87.INIT = "0x88a0";
    (* lut_function="(!(A (B)+!A !((C)+!B)))" *) LUT4 i6620_3_lut (.A(n54), 
            .B(reset_c), .C(fft_done), .Z(n2824));
    defparam i6620_3_lut.INIT = "0x7373";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=25, LSE_LLINE=42, LSE_RLINE=43, lineinfo="@9(42[5],43[25])" *) freqLUT freqLUT (n7155, 
            frequency[8], n2322, frequency[9], frequency[4], frequency[3], 
            frequency[5], n3745, n4065, n1367, frequency[6], n3827, 
            frequency[1], n7071, noted_c, n3835, frequency[7], n3842, 
            n3799, n3927, n3984, n7, n8, n3844, n10, n7621, 
            n3943, n4115, frequency[0], n73, frequency[2], n3801);
    (* lut_function="(A ((C)+!B)+!A !(B))", lineinfo="@8(31[11],59[4])" *) LUT4 i2165_3_lut_3_lut (.A(n54), 
            .B(reset_c), .C(fft_done), .Z(n2856));
    defparam i2165_3_lut_3_lut.INIT = "0xb3b3";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@9(34[5],39[32])" *) fftdec fftdec (frequency[15], 
            frequency[10], frequency[13], frequency[14], frequency[11], 
            frequency[12], n2322, n2823, clk_c, n608, n2856, n56[19], 
            n56[20], n56[21], n56[22], n56[23], n56[24], n2824, 
            frequency[9], frequency[8], frequency[7], frequency[6], 
            frequency[5], frequency[4], frequency[3], frequency[2], 
            frequency[1], n2789, n10, n3844, n2788, n2787, n2786, 
            frequency[0], n2783, n3842, n7, n7155, n7071, n2756, 
            n2858, n3799, n8, n3943, n3984, n7621, n3801, n3835, 
            n54, n3913, n1367, reset_c, n6640, fft_done, n3827, 
            n3745, n4065, n4115, n73, n3927, {dout});
    
endmodule

//
// Verilog Description of module fft
//

module fft (output [31:0]dout, input fft_load_c, input din_c_8, input din_c_9, 
            input din_c_10, input din_c_11, input din_c_12, input din_c_13, 
            input din_c_14, input din_c_15, input din_c_0, input din_c_1, 
            input din_c_2, input din_c_3, input din_c_4, input din_c_5, 
            input din_c_6, input din_c_7, input clk_c, input n608, input reset_c, 
            output fft_done, input add_bitrev_c_0, input add_bitrev_c_1, 
            input add_bitrev_c_2, input add_bitrev_c_3, input add_bitrev_c_4, 
            input add_bitrev_c_5, input add_bitrev_c_6, input add_bitrev_c_7, 
            input add_bitrev_c_8, input fft_start_c, output n44, output n43, 
            output n46, output n45, output n47, output n50, output n49, 
            output n51, input n30, input n31, input n32, input n33, 
            input n34, input n36, input n37, output n7600, input n38);
    
    wire [7:0]add_tw;
    wire [15:0]real_tw;
    wire [15:0]img_tw;
    wire [31:0]r0_out_a;
    wire read_sel;
    wire [15:0]img_a;
    wire [15:0]real_a;
    wire [31:0]out_a;
    wire [15:0]img_write_a;
    wire [31:0]mem_out_w;
    wire [31:0]mem_out_w_adj_1859;
    wire [15:0]img_b;
    wire [15:0]real_b;
    wire [31:0]out_b;
    wire [15:0]real_write_b;
    wire [15:0]img_write_b;
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    wire mem_write1;
    wire [8:0]r1_add_b;
    wire fft_enable;
    wire [8:0]r1_add_a;
    wire mem_write0;
    wire [8:0]r0_add_b;
    wire [8:0]r0_add_a;
    
    wire \iCE40UP.rd_data_corr_w_0__N_1687 , \iCE40UP.rd_data_corr_w_0__N_1623 ;
    
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_10__I_0_3_lut (.A(r0_out_a[10]), 
            .B(dout[10]), .C(read_sel), .Z(img_a[10]));
    defparam r0_out_a_10__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_9__I_0_3_lut (.A(r0_out_a[9]), 
            .B(dout[9]), .C(read_sel), .Z(img_a[9]));
    defparam r0_out_a_9__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_27__I_0_3_lut (.A(r0_out_a[27]), 
            .B(dout[27]), .C(read_sel), .Z(real_a[11]));
    defparam r0_out_a_27__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_28__I_0_3_lut (.A(r0_out_a[28]), 
            .B(dout[28]), .C(read_sel), .Z(real_a[12]));
    defparam r0_out_a_28__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_29__I_0_3_lut (.A(r0_out_a[29]), 
            .B(dout[29]), .C(read_sel), .Z(real_a[13]));
    defparam r0_out_a_29__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_30__I_0_3_lut (.A(r0_out_a[30]), 
            .B(dout[30]), .C(read_sel), .Z(real_a[14]));
    defparam r0_out_a_30__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_31__I_0_3_lut (.A(r0_out_a[31]), 
            .B(dout[31]), .C(read_sel), .Z(real_a[15]));
    defparam r0_out_a_31__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_0__I_0_3_lut (.A(r0_out_a[0]), 
            .B(dout[0]), .C(read_sel), .Z(img_a[0]));
    defparam r0_out_a_0__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@7(35[18],35[46])" *) LUT4 i3005_2_lut (.A(out_a[0]), 
            .B(fft_load_c), .Z(img_write_a[0]));
    defparam i3005_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_2__I_0_3_lut (.A(r0_out_a[2]), 
            .B(dout[2]), .C(read_sel), .Z(img_a[2]));
    defparam r0_out_a_2__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_1__I_0_3_lut (.A(r0_out_a[1]), 
            .B(dout[1]), .C(read_sel), .Z(img_a[1]));
    defparam r0_out_a_1__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@7(35[18],35[46])" *) LUT4 i3007_2_lut (.A(out_a[1]), 
            .B(fft_load_c), .Z(img_write_a[1]));
    defparam i3007_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_24__I_0_3_lut (.A(r0_out_a[24]), 
            .B(dout[24]), .C(read_sel), .Z(real_a[8]));
    defparam r0_out_a_24__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@7(35[18],35[46])" *) LUT4 i3017_2_lut (.A(out_a[2]), 
            .B(fft_load_c), .Z(img_write_a[2]));
    defparam i3017_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_23__I_0_3_lut (.A(r0_out_a[23]), 
            .B(dout[23]), .C(read_sel), .Z(real_a[7]));
    defparam r0_out_a_23__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@7(35[18],35[46])" *) LUT4 i3033_2_lut (.A(out_a[3]), 
            .B(fft_load_c), .Z(img_write_a[3]));
    defparam i3033_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(35[18],35[46])" *) LUT4 i3026_2_lut (.A(out_a[4]), 
            .B(fft_load_c), .Z(img_write_a[4]));
    defparam i3026_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_4__I_0_3_lut (.A(r0_out_a[4]), 
            .B(dout[4]), .C(read_sel), .Z(img_a[4]));
    defparam r0_out_a_4__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@7(35[18],35[46])" *) LUT4 i3021_2_lut (.A(out_a[5]), 
            .B(fft_load_c), .Z(img_write_a[5]));
    defparam i3021_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_3__I_0_3_lut (.A(r0_out_a[3]), 
            .B(dout[3]), .C(read_sel), .Z(img_a[3]));
    defparam r0_out_a_3__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_6__I_0_3_lut (.A(r0_out_a[6]), 
            .B(dout[6]), .C(read_sel), .Z(img_a[6]));
    defparam r0_out_a_6__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_5__I_0_3_lut (.A(r0_out_a[5]), 
            .B(dout[5]), .C(read_sel), .Z(img_a[5]));
    defparam r0_out_a_5__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_8__I_0_3_lut (.A(r0_out_a[8]), 
            .B(dout[8]), .C(read_sel), .Z(img_a[8]));
    defparam r0_out_a_8__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@7(35[18],35[46])" *) LUT4 i3020_2_lut (.A(out_a[6]), 
            .B(fft_load_c), .Z(img_write_a[6]));
    defparam i3020_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_7__I_0_3_lut (.A(r0_out_a[7]), 
            .B(dout[7]), .C(read_sel), .Z(img_a[7]));
    defparam r0_out_a_7__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@7(35[18],35[46])" *) LUT4 i3016_2_lut (.A(out_a[7]), 
            .B(fft_load_c), .Z(img_write_a[7]));
    defparam i3016_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_16__I_0_3_lut (.A(r0_out_a[16]), 
            .B(dout[16]), .C(read_sel), .Z(real_a[0]));
    defparam r0_out_a_16__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_17__I_0_3_lut (.A(r0_out_a[17]), 
            .B(dout[17]), .C(read_sel), .Z(real_a[1]));
    defparam r0_out_a_17__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_18__I_0_3_lut (.A(r0_out_a[18]), 
            .B(dout[18]), .C(read_sel), .Z(real_a[2]));
    defparam r0_out_a_18__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_19__I_0_3_lut (.A(r0_out_a[19]), 
            .B(dout[19]), .C(read_sel), .Z(real_a[3]));
    defparam r0_out_a_19__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_20__I_0_3_lut (.A(r0_out_a[20]), 
            .B(dout[20]), .C(read_sel), .Z(real_a[4]));
    defparam r0_out_a_20__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_25__I_0_3_lut (.A(r0_out_a[25]), 
            .B(dout[25]), .C(read_sel), .Z(real_a[9]));
    defparam r0_out_a_25__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_26__I_0_3_lut (.A(r0_out_a[26]), 
            .B(dout[26]), .C(read_sel), .Z(real_a[10]));
    defparam r0_out_a_26__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_12__I_0_3_lut (.A(r0_out_a[12]), 
            .B(dout[12]), .C(read_sel), .Z(img_a[12]));
    defparam r0_out_a_12__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_11__I_0_3_lut (.A(r0_out_a[11]), 
            .B(dout[11]), .C(read_sel), .Z(img_a[11]));
    defparam r0_out_a_11__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_14__I_0_3_lut (.A(r0_out_a[14]), 
            .B(dout[14]), .C(read_sel), .Z(img_a[14]));
    defparam r0_out_a_14__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_13__I_0_3_lut (.A(r0_out_a[13]), 
            .B(dout[13]), .C(read_sel), .Z(img_a[13]));
    defparam r0_out_a_13__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_15__I_0_3_lut (.A(r0_out_a[15]), 
            .B(dout[15]), .C(read_sel), .Z(img_a[15]));
    defparam r0_out_a_15__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_15__I_0_3_lut (.A(mem_out_w[15]), 
            .B(mem_out_w_adj_1859[15]), .C(read_sel), .Z(img_b[15]));
    defparam mem_out_w_15__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_14__I_0_3_lut (.A(mem_out_w[14]), 
            .B(mem_out_w_adj_1859[14]), .C(read_sel), .Z(img_b[14]));
    defparam mem_out_w_14__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_13__I_0_3_lut (.A(mem_out_w[13]), 
            .B(mem_out_w_adj_1859[13]), .C(read_sel), .Z(img_b[13]));
    defparam mem_out_w_13__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_12__I_0_3_lut (.A(mem_out_w[12]), 
            .B(mem_out_w_adj_1859[12]), .C(read_sel), .Z(img_b[12]));
    defparam mem_out_w_12__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_11__I_0_3_lut (.A(mem_out_w[11]), 
            .B(mem_out_w_adj_1859[11]), .C(read_sel), .Z(img_b[11]));
    defparam mem_out_w_11__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_10__I_0_3_lut (.A(mem_out_w[10]), 
            .B(mem_out_w_adj_1859[10]), .C(read_sel), .Z(img_b[10]));
    defparam mem_out_w_10__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_9__I_0_3_lut (.A(mem_out_w[9]), 
            .B(mem_out_w_adj_1859[9]), .C(read_sel), .Z(img_b[9]));
    defparam mem_out_w_9__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_8__I_0_3_lut (.A(mem_out_w[8]), 
            .B(mem_out_w_adj_1859[8]), .C(read_sel), .Z(img_b[8]));
    defparam mem_out_w_8__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_7__I_0_3_lut (.A(mem_out_w[7]), 
            .B(mem_out_w_adj_1859[7]), .C(read_sel), .Z(img_b[7]));
    defparam mem_out_w_7__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_6__I_0_3_lut (.A(mem_out_w[6]), 
            .B(mem_out_w_adj_1859[6]), .C(read_sel), .Z(img_b[6]));
    defparam mem_out_w_6__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_5__I_0_3_lut (.A(mem_out_w[5]), 
            .B(mem_out_w_adj_1859[5]), .C(read_sel), .Z(img_b[5]));
    defparam mem_out_w_5__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_4__I_0_3_lut (.A(mem_out_w[4]), 
            .B(mem_out_w_adj_1859[4]), .C(read_sel), .Z(img_b[4]));
    defparam mem_out_w_4__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_3__I_0_3_lut (.A(mem_out_w[3]), 
            .B(mem_out_w_adj_1859[3]), .C(read_sel), .Z(img_b[3]));
    defparam mem_out_w_3__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_2__I_0_3_lut (.A(mem_out_w[2]), 
            .B(mem_out_w_adj_1859[2]), .C(read_sel), .Z(img_b[2]));
    defparam mem_out_w_2__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_1__I_0_3_lut (.A(mem_out_w[1]), 
            .B(mem_out_w_adj_1859[1]), .C(read_sel), .Z(img_b[1]));
    defparam mem_out_w_1__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_0__I_0_3_lut (.A(mem_out_w[0]), 
            .B(mem_out_w_adj_1859[0]), .C(read_sel), .Z(img_b[0]));
    defparam mem_out_w_0__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_31__I_0_3_lut (.A(mem_out_w[31]), 
            .B(mem_out_w_adj_1859[31]), .C(read_sel), .Z(real_b[15]));
    defparam mem_out_w_31__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_30__I_0_3_lut (.A(mem_out_w[30]), 
            .B(mem_out_w_adj_1859[30]), .C(read_sel), .Z(real_b[14]));
    defparam mem_out_w_30__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_29__I_0_3_lut (.A(mem_out_w[29]), 
            .B(mem_out_w_adj_1859[29]), .C(read_sel), .Z(real_b[13]));
    defparam mem_out_w_29__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_28__I_0_3_lut (.A(mem_out_w[28]), 
            .B(mem_out_w_adj_1859[28]), .C(read_sel), .Z(real_b[12]));
    defparam mem_out_w_28__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_27__I_0_3_lut (.A(mem_out_w[27]), 
            .B(mem_out_w_adj_1859[27]), .C(read_sel), .Z(real_b[11]));
    defparam mem_out_w_27__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_26__I_0_3_lut (.A(mem_out_w[26]), 
            .B(mem_out_w_adj_1859[26]), .C(read_sel), .Z(real_b[10]));
    defparam mem_out_w_26__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_25__I_0_3_lut (.A(mem_out_w[25]), 
            .B(mem_out_w_adj_1859[25]), .C(read_sel), .Z(real_b[9]));
    defparam mem_out_w_25__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_24__I_0_3_lut (.A(mem_out_w[24]), 
            .B(mem_out_w_adj_1859[24]), .C(read_sel), .Z(real_b[8]));
    defparam mem_out_w_24__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_23__I_0_3_lut (.A(mem_out_w[23]), 
            .B(mem_out_w_adj_1859[23]), .C(read_sel), .Z(real_b[7]));
    defparam mem_out_w_23__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_22__I_0_3_lut (.A(mem_out_w[22]), 
            .B(mem_out_w_adj_1859[22]), .C(read_sel), .Z(real_b[6]));
    defparam mem_out_w_22__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_21__I_0_3_lut (.A(mem_out_w[21]), 
            .B(mem_out_w_adj_1859[21]), .C(read_sel), .Z(real_b[5]));
    defparam mem_out_w_21__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_20__I_0_3_lut (.A(mem_out_w[20]), 
            .B(mem_out_w_adj_1859[20]), .C(read_sel), .Z(real_b[4]));
    defparam mem_out_w_20__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_19__I_0_3_lut (.A(mem_out_w[19]), 
            .B(mem_out_w_adj_1859[19]), .C(read_sel), .Z(real_b[3]));
    defparam mem_out_w_19__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_18__I_0_3_lut (.A(mem_out_w[18]), 
            .B(mem_out_w_adj_1859[18]), .C(read_sel), .Z(real_b[2]));
    defparam mem_out_w_18__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_17__I_0_3_lut (.A(mem_out_w[17]), 
            .B(mem_out_w_adj_1859[17]), .C(read_sel), .Z(real_b[1]));
    defparam mem_out_w_17__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(50[12],50[44])" *) LUT4 mem_out_w_16__I_0_3_lut (.A(mem_out_w[16]), 
            .B(mem_out_w_adj_1859[16]), .C(read_sel), .Z(real_b[0]));
    defparam mem_out_w_16__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(36[18],36[46])" *) LUT4 out_b_24__I_0_3_lut (.A(out_b[24]), 
            .B(din_c_8), .C(fft_load_c), .Z(real_write_b[8]));
    defparam out_b_24__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(36[18],36[46])" *) LUT4 out_b_25__I_0_3_lut (.A(out_b[25]), 
            .B(din_c_9), .C(fft_load_c), .Z(real_write_b[9]));
    defparam out_b_25__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(36[18],36[46])" *) LUT4 out_b_26__I_0_3_lut (.A(out_b[26]), 
            .B(din_c_10), .C(fft_load_c), .Z(real_write_b[10]));
    defparam out_b_26__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(36[18],36[46])" *) LUT4 out_b_27__I_0_3_lut (.A(out_b[27]), 
            .B(din_c_11), .C(fft_load_c), .Z(real_write_b[11]));
    defparam out_b_27__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(36[18],36[46])" *) LUT4 out_b_28__I_0_3_lut (.A(out_b[28]), 
            .B(din_c_12), .C(fft_load_c), .Z(real_write_b[12]));
    defparam out_b_28__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(36[18],36[46])" *) LUT4 out_b_29__I_0_3_lut (.A(out_b[29]), 
            .B(din_c_13), .C(fft_load_c), .Z(real_write_b[13]));
    defparam out_b_29__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(36[18],36[46])" *) LUT4 out_b_30__I_0_3_lut (.A(out_b[30]), 
            .B(din_c_14), .C(fft_load_c), .Z(real_write_b[14]));
    defparam out_b_30__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(36[18],36[46])" *) LUT4 out_b_31__I_0_3_lut (.A(out_b[31]), 
            .B(din_c_15), .C(fft_load_c), .Z(real_write_b[15]));
    defparam out_b_31__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(36[18],36[46])" *) LUT4 out_b_16__I_0_3_lut (.A(out_b[16]), 
            .B(din_c_0), .C(fft_load_c), .Z(real_write_b[0]));
    defparam out_b_16__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(36[18],36[46])" *) LUT4 out_b_17__I_0_3_lut (.A(out_b[17]), 
            .B(din_c_1), .C(fft_load_c), .Z(real_write_b[1]));
    defparam out_b_17__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(36[18],36[46])" *) LUT4 out_b_18__I_0_3_lut (.A(out_b[18]), 
            .B(din_c_2), .C(fft_load_c), .Z(real_write_b[2]));
    defparam out_b_18__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(36[18],36[46])" *) LUT4 out_b_19__I_0_3_lut (.A(out_b[19]), 
            .B(din_c_3), .C(fft_load_c), .Z(real_write_b[3]));
    defparam out_b_19__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(36[18],36[46])" *) LUT4 out_b_20__I_0_3_lut (.A(out_b[20]), 
            .B(din_c_4), .C(fft_load_c), .Z(real_write_b[4]));
    defparam out_b_20__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(36[18],36[46])" *) LUT4 out_b_21__I_0_3_lut (.A(out_b[21]), 
            .B(din_c_5), .C(fft_load_c), .Z(real_write_b[5]));
    defparam out_b_21__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(36[18],36[46])" *) LUT4 out_b_22__I_0_3_lut (.A(out_b[22]), 
            .B(din_c_6), .C(fft_load_c), .Z(real_write_b[6]));
    defparam out_b_22__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(36[18],36[46])" *) LUT4 out_b_23__I_0_3_lut (.A(out_b[23]), 
            .B(din_c_7), .C(fft_load_c), .Z(real_write_b[7]));
    defparam out_b_23__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@7(36[18],36[46])" *) LUT4 i2990_2_lut (.A(out_b[8]), 
            .B(fft_load_c), .Z(img_write_b[8]));
    defparam i2990_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(36[18],36[46])" *) LUT4 i2989_2_lut (.A(out_b[9]), 
            .B(fft_load_c), .Z(img_write_b[9]));
    defparam i2989_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(36[18],36[46])" *) LUT4 i2822_2_lut (.A(out_b[10]), 
            .B(fft_load_c), .Z(img_write_b[10]));
    defparam i2822_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(36[18],36[46])" *) LUT4 i2782_2_lut (.A(out_b[11]), 
            .B(fft_load_c), .Z(img_write_b[11]));
    defparam i2782_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(36[18],36[46])" *) LUT4 i2781_2_lut (.A(out_b[12]), 
            .B(fft_load_c), .Z(img_write_b[12]));
    defparam i2781_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(36[18],36[46])" *) LUT4 i2774_2_lut (.A(out_b[13]), 
            .B(fft_load_c), .Z(img_write_b[13]));
    defparam i2774_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(36[18],36[46])" *) LUT4 i2770_2_lut (.A(out_b[14]), 
            .B(fft_load_c), .Z(img_write_b[14]));
    defparam i2770_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(36[18],36[46])" *) LUT4 i2809_2_lut (.A(out_b[15]), 
            .B(fft_load_c), .Z(img_write_b[15]));
    defparam i2809_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(36[18],36[46])" *) LUT4 i2740_2_lut (.A(out_b[0]), 
            .B(fft_load_c), .Z(img_write_b[0]));
    defparam i2740_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(36[18],36[46])" *) LUT4 i2998_2_lut (.A(out_b[1]), 
            .B(fft_load_c), .Z(img_write_b[1]));
    defparam i2998_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(36[18],36[46])" *) LUT4 i2997_2_lut (.A(out_b[2]), 
            .B(fft_load_c), .Z(img_write_b[2]));
    defparam i2997_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(36[18],36[46])" *) LUT4 i2996_2_lut (.A(out_b[3]), 
            .B(fft_load_c), .Z(img_write_b[3]));
    defparam i2996_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(36[18],36[46])" *) LUT4 i2995_2_lut (.A(out_b[4]), 
            .B(fft_load_c), .Z(img_write_b[4]));
    defparam i2995_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(36[18],36[46])" *) LUT4 i2994_2_lut (.A(out_b[5]), 
            .B(fft_load_c), .Z(img_write_b[5]));
    defparam i2994_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(36[18],36[46])" *) LUT4 i2993_2_lut (.A(out_b[6]), 
            .B(fft_load_c), .Z(img_write_b[6]));
    defparam i2993_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(36[18],36[46])" *) LUT4 i2991_2_lut (.A(out_b[7]), 
            .B(fft_load_c), .Z(img_write_b[7]));
    defparam i2991_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(35[18],35[46])" *) LUT4 i3015_2_lut (.A(out_a[8]), 
            .B(fft_load_c), .Z(img_write_a[8]));
    defparam i3015_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(35[18],35[46])" *) LUT4 i3014_2_lut (.A(out_a[9]), 
            .B(fft_load_c), .Z(img_write_a[9]));
    defparam i3014_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(35[18],35[46])" *) LUT4 i3013_2_lut (.A(out_a[10]), 
            .B(fft_load_c), .Z(img_write_a[10]));
    defparam i3013_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(35[18],35[46])" *) LUT4 i3012_2_lut (.A(out_a[11]), 
            .B(fft_load_c), .Z(img_write_a[11]));
    defparam i3012_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(35[18],35[46])" *) LUT4 i3011_2_lut (.A(out_a[12]), 
            .B(fft_load_c), .Z(img_write_a[12]));
    defparam i3011_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(35[18],35[46])" *) LUT4 i3010_2_lut (.A(out_a[13]), 
            .B(fft_load_c), .Z(img_write_a[13]));
    defparam i3010_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(35[18],35[46])" *) LUT4 i3008_2_lut (.A(out_a[14]), 
            .B(fft_load_c), .Z(img_write_a[14]));
    defparam i3008_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@7(35[18],35[46])" *) LUT4 i3006_2_lut (.A(out_a[15]), 
            .B(fft_load_c), .Z(img_write_a[15]));
    defparam i3006_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_22__I_0_3_lut (.A(r0_out_a[22]), 
            .B(dout[22]), .C(read_sel), .Z(real_a[6]));
    defparam r0_out_a_22__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(49[12],49[44])" *) LUT4 r0_out_a_21__I_0_3_lut (.A(r0_out_a[21]), 
            .B(dout[21]), .C(read_sel), .Z(real_a[5]));
    defparam r0_out_a_21__I_0_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=74, ORIG_MODULE_NAME="ramdq", LATTICE_IP_GENERATED="1", LSE_LCOL=7, LSE_RCOL=27, LSE_LLINE=79, LSE_RLINE=84, lineinfo="@7(79[7],84[27])" *) ramdq ram1_b ({mem_out_w_adj_1859}, 
            clk_c, mem_write1, {r1_add_b}, {real_write_b}, \iCE40UP.rd_data_corr_w_0__N_1687 , 
            n608, read_sel, fft_enable, {img_write_b});
    (* LSE_LINE_FILE_ID=74, ORIG_MODULE_NAME="ramdq", LATTICE_IP_GENERATED="1", LSE_LCOL=7, LSE_RCOL=27, LSE_LLINE=72, LSE_RLINE=77, lineinfo="@7(72[7],77[27])" *) ramdq_U25 ram1_a (clk_c, 
            mem_write1, {r1_add_a}, out_a[31], out_a[30], out_a[29], 
            out_a[28], out_a[27], out_a[26], out_a[25], out_a[24], 
            \iCE40UP.rd_data_corr_w_0__N_1687 , {dout}, out_a[23], out_a[22], 
            out_a[21], out_a[20], out_a[19], out_a[18], out_a[17], 
            out_a[16], {img_write_a});
    (* LSE_LINE_FILE_ID=74, ORIG_MODULE_NAME="ramdq", LATTICE_IP_GENERATED="1", LSE_LCOL=7, LSE_RCOL=27, LSE_LLINE=65, LSE_RLINE=70, lineinfo="@7(65[7],70[27])" *) ramdq_U26 ram0_b ({mem_out_w}, 
            clk_c, mem_write0, \iCE40UP.rd_data_corr_w_0__N_1623 , {r0_add_b}, 
            {real_write_b}, n608, reset_c, {img_write_b});
    (* LSE_LINE_FILE_ID=74, ORIG_MODULE_NAME="ramdq", LATTICE_IP_GENERATED="1", LSE_LCOL=7, LSE_RCOL=27, LSE_LLINE=58, LSE_RLINE=63, lineinfo="@7(58[7],63[27])" *) ramdq_U27 ram0_a (clk_c, 
            mem_write0, {r0_add_a}, out_a[31], out_a[30], out_a[29], 
            out_a[28], out_a[27], out_a[26], out_a[25], out_a[24], 
            \iCE40UP.rd_data_corr_w_0__N_1623 , {r0_out_a}, n608, out_a[23], 
            out_a[22], out_a[21], out_a[20], out_a[19], out_a[18], 
            out_a[17], out_a[16], {img_write_a});
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=1, LSE_RCOL=21, LSE_LLINE=113, LSE_RLINE=125, lineinfo="@7(113[1],125[21])" *) butterfly butterfly_inst (fft_load_c, 
            {real_a}, din_c_12, din_c_11, din_c_14, din_c_13, din_c_15, 
            din_c_8, din_c_7, din_c_0, din_c_2, din_c_1, din_c_4, 
            din_c_3, din_c_10, din_c_9, {img_a}, {out_a}, {out_b}, 
            din_c_6, din_c_5, {img_b}, {img_tw}, {real_b}, {real_tw});
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=1, LSE_RCOL=25, LSE_LLINE=95, LSE_RLINE=109, lineinfo="@7(95[1],109[25])" *) addctrl addctrl_inst (fft_done, 
            clk_c, add_bitrev_c_0, fft_load_c, {r0_add_a}, add_bitrev_c_1, 
            add_bitrev_c_2, add_bitrev_c_3, add_bitrev_c_4, add_bitrev_c_5, 
            add_bitrev_c_6, add_bitrev_c_7, add_bitrev_c_8, read_sel, 
            fft_enable, mem_write0, fft_start_c, n608, {r1_add_a}, 
            {r1_add_b}, {r0_add_b}, reset_c, n44, n43, n46, n45, 
            {add_tw}, n47, n50, n49, n51, n30, n31, n32, n33, 
            n34, n36, n37, n7600, n38, mem_write1);
    
endmodule

//
// Verilog Description of module ramdq
//

(* ORIG_MODULE_NAME="ramdq", LATTICE_IP_GENERATED="1" *) module ramdq (output [31:0]mem_out_w, 
            input clk_c, input mem_write1, input [8:0]r1_add_b, input [15:0]real_write_b, 
            output \iCE40UP.rd_data_corr_w_0__N_1687 , input n608, input read_sel, 
            input fft_enable, input [15:0]img_write_b);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=99, LSE_RCOL=34, LSE_LLINE=171, LSE_RLINE=181, lineinfo="@0(171[99],181[34])" *) \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq") lscc_ram_dq_inst ({mem_out_w}, 
            clk_c, mem_write1, {r1_add_b}, {real_write_b}, \iCE40UP.rd_data_corr_w_0__N_1687 , 
            n608, read_sel, fft_enable, {img_write_b});
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq") 
//

module \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq") (output [31:0]mem_out_w, 
            input clk_c, input mem_write1, input [8:0]r1_add_b, input [15:0]real_write_b, 
            output \iCE40UP.rd_data_corr_w_0__N_1687 , input n608, input read_sel, 
            input fft_enable, input [15:0]img_write_b);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=44, LSE_RCOL=47, LSE_LLINE=558, LSE_RLINE=568, lineinfo="@0(558[44],568[47])" *) \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq") mem_main ({mem_out_w}, 
            clk_c, mem_write1, {r1_add_b}, {real_write_b}, \iCE40UP.rd_data_corr_w_0__N_1687 , 
            n608, read_sel, fft_enable, {img_write_b});
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq") 
//

module \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq") (output [31:0]mem_out_w, 
            input clk_c, input mem_write1, input [8:0]r1_add_b, input [15:0]real_write_b, 
            output \iCE40UP.rd_data_corr_w_0__N_1687 , input n608, input read_sel, 
            input fft_enable, input [15:0]img_write_b);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=44, LSE_RCOL=47, LSE_LLINE=970, LSE_RLINE=980, lineinfo="@0(970[44],980[47])" *) \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq") inst0 ({mem_out_w}, 
            clk_c, mem_write1, {r1_add_b}, {real_write_b}, \iCE40UP.rd_data_corr_w_0__N_1687 , 
            n608, read_sel, fft_enable, {img_write_b});
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq") 
//

module \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq") (output [31:0]mem_out_w, 
            input clk_c, input mem_write1, input [8:0]r1_add_b, input [15:0]real_write_b, 
            output \iCE40UP.rd_data_corr_w_0__N_1687 , input n608, input read_sel, 
            input fft_enable, input [15:0]img_write_b);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq") \PRIM_MODE.xADDR[0].xDATA[3].no_mem_file.mem0  (mem_out_w[25], 
            clk_c, mem_out_w[26], mem_out_w[27], mem_out_w[28], mem_out_w[29], 
            mem_out_w[30], mem_write1, {r1_add_b}, real_write_b[15], 
            real_write_b[14], real_write_b[13], real_write_b[12], real_write_b[11], 
            real_write_b[10], real_write_b[9], real_write_b[8], \iCE40UP.rd_data_corr_w_0__N_1687 , 
            mem_out_w[31], mem_out_w[24], n608, read_sel, fft_enable);
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq") \PRIM_MODE.xADDR[0].xDATA[2].no_mem_file.mem0  (mem_out_w[17], 
            clk_c, mem_out_w[18], mem_out_w[19], mem_out_w[20], mem_out_w[21], 
            mem_out_w[22], mem_out_w[23], mem_write1, {r1_add_b}, real_write_b[7], 
            real_write_b[6], real_write_b[5], real_write_b[4], real_write_b[3], 
            real_write_b[2], real_write_b[1], real_write_b[0], \iCE40UP.rd_data_corr_w_0__N_1687 , 
            mem_out_w[16], n608);
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq") \PRIM_MODE.xADDR[0].xDATA[1].no_mem_file.mem0  (mem_out_w[9], 
            clk_c, mem_out_w[10], mem_out_w[11], mem_out_w[12], mem_out_w[13], 
            mem_out_w[14], mem_out_w[15], mem_write1, {r1_add_b}, img_write_b[15], 
            img_write_b[14], img_write_b[13], img_write_b[12], img_write_b[11], 
            img_write_b[10], img_write_b[9], img_write_b[8], \iCE40UP.rd_data_corr_w_0__N_1687 , 
            mem_out_w[8], n608);
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq") \PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0  (mem_out_w[1], 
            clk_c, mem_out_w[2], mem_out_w[3], mem_out_w[4], mem_out_w[5], 
            mem_out_w[6], mem_out_w[7], mem_write1, {r1_add_b}, img_write_b[7], 
            img_write_b[6], img_write_b[5], img_write_b[4], img_write_b[3], 
            img_write_b[2], img_write_b[1], img_write_b[0], \iCE40UP.rd_data_corr_w_0__N_1687 , 
            mem_out_w[0], n608);
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq") 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq") (output \mem_out_w[25] , 
            input clk_c, output \mem_out_w[26] , output \mem_out_w[27] , 
            output \mem_out_w[28] , output \mem_out_w[29] , output \mem_out_w[30] , 
            input mem_write1, input [8:0]r1_add_b, input \real_write_b[15] , 
            input \real_write_b[14] , input \real_write_b[13] , input \real_write_b[12] , 
            input \real_write_b[11] , input \real_write_b[10] , input \real_write_b[9] , 
            input \real_write_b[8] , output \iCE40UP.rd_data_corr_w_0__N_1687 , 
            output \mem_out_w[31] , output \mem_out_w[24] , input n608, 
            input read_sel, input fft_enable);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    
    wire n2704, n2703, n2702, n2701, n2700, n2699, GND_net, n2690, 
        n2688, VCC_net;
    
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n2703), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[26] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n2702), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[27] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n2701), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[28] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n2700), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[29] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n2699), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[30] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n2690), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[31] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) PDP4K \iCE40UP.sp4k  (.DI({GND_net, 
            \real_write_b[15] , GND_net, \real_write_b[14] , GND_net, 
            \real_write_b[13] , GND_net, \real_write_b[12] , GND_net, 
            \real_write_b[11] , GND_net, \real_write_b[10] , GND_net, 
            \real_write_b[9] , GND_net, \real_write_b[8] }), .ADW({GND_net, 
            GND_net, r1_add_b}), .ADR({GND_net, GND_net, r1_add_b}), 
            .CKW(clk_c), .CKR(clk_c), .CEW(GND_net), .CER(GND_net), 
            .RE(\iCE40UP.rd_data_corr_w_0__N_1687 ), .WE(mem_write1), .MASK_N({GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net}), .DO({Open_0, \iCE40UP.rd_data_corr_w [7], 
            Open_1, \iCE40UP.rd_data_corr_w [6], Open_2, \iCE40UP.rd_data_corr_w [5], 
            Open_3, \iCE40UP.rd_data_corr_w [4], Open_4, \iCE40UP.rd_data_corr_w [3], 
            Open_5, \iCE40UP.rd_data_corr_w [2], Open_6, \iCE40UP.rd_data_corr_w [1], 
            Open_7, \iCE40UP.rd_data_corr_w [0]}));
    defparam \iCE40UP.sp4k .INITVAL_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2688), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[24] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i1997_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [0]), .Z(n2688));
    defparam i1997_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i1999_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [7]), .Z(n2690));
    defparam i1999_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2008_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [6]), .Z(n2699));
    defparam i2008_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2009_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [5]), .Z(n2700));
    defparam i2009_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2010_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [4]), .Z(n2701));
    defparam i2010_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2011_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [3]), .Z(n2702));
    defparam i2011_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2012_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [2]), .Z(n2703));
    defparam i2012_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2013_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [1]), .Z(n2704));
    defparam i2013_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))", lineinfo="@0(3076[37],3076[47])" *) LUT4 i10_1_lut_2_lut (.A(read_sel), 
            .B(fft_enable), .Z(\iCE40UP.rd_data_corr_w_0__N_1687 ));
    defparam i10_1_lut_2_lut.INIT = "0xbbbb";
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n2704), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[25] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq") 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq") (output \mem_out_w[17] , 
            input clk_c, output \mem_out_w[18] , output \mem_out_w[19] , 
            output \mem_out_w[20] , output \mem_out_w[21] , output \mem_out_w[22] , 
            output \mem_out_w[23] , input mem_write1, input [8:0]r1_add_b, 
            input \real_write_b[7] , input \real_write_b[6] , input \real_write_b[5] , 
            input \real_write_b[4] , input \real_write_b[3] , input \real_write_b[2] , 
            input \real_write_b[1] , input \real_write_b[0] , input \iCE40UP.rd_data_corr_w_0__N_1687 , 
            output \mem_out_w[16] , input n608);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    
    wire n2711, n2710, n2709, n2708, n2707, n2706, n2705, GND_net, 
        n2687, VCC_net;
    
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n2710), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[18] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n2709), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[19] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n2708), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[20] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n2707), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[21] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n2706), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[22] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n2705), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[23] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2687), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[16] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) PDP4K \iCE40UP.sp4k  (.DI({GND_net, 
            \real_write_b[7] , GND_net, \real_write_b[6] , GND_net, 
            \real_write_b[5] , GND_net, \real_write_b[4] , GND_net, 
            \real_write_b[3] , GND_net, \real_write_b[2] , GND_net, 
            \real_write_b[1] , GND_net, \real_write_b[0] }), .ADW({GND_net, 
            GND_net, r1_add_b}), .ADR({GND_net, GND_net, r1_add_b}), 
            .CKW(clk_c), .CKR(clk_c), .CEW(GND_net), .CER(GND_net), 
            .RE(\iCE40UP.rd_data_corr_w_0__N_1687 ), .WE(mem_write1), .MASK_N({GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net}), .DO({Open_8, \iCE40UP.rd_data_corr_w [7], 
            Open_9, \iCE40UP.rd_data_corr_w [6], Open_10, \iCE40UP.rd_data_corr_w [5], 
            Open_11, \iCE40UP.rd_data_corr_w [4], Open_12, \iCE40UP.rd_data_corr_w [3], 
            Open_13, \iCE40UP.rd_data_corr_w [2], Open_14, \iCE40UP.rd_data_corr_w [1], 
            Open_15, \iCE40UP.rd_data_corr_w [0]}));
    defparam \iCE40UP.sp4k .INITVAL_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2018_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [3]), .Z(n2709));
    defparam i2018_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2019_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [2]), .Z(n2710));
    defparam i2019_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2020_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [1]), .Z(n2711));
    defparam i2020_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i1996_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [0]), .Z(n2687));
    defparam i1996_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2014_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [7]), .Z(n2705));
    defparam i2014_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2015_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [6]), .Z(n2706));
    defparam i2015_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2016_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [5]), .Z(n2707));
    defparam i2016_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2017_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [4]), .Z(n2708));
    defparam i2017_2_lut.INIT = "0x8888";
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n2711), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[17] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq") 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq") (output \mem_out_w[9] , 
            input clk_c, output \mem_out_w[10] , output \mem_out_w[11] , 
            output \mem_out_w[12] , output \mem_out_w[13] , output \mem_out_w[14] , 
            output \mem_out_w[15] , input mem_write1, input [8:0]r1_add_b, 
            input \img_write_b[15] , input \img_write_b[14] , input \img_write_b[13] , 
            input \img_write_b[12] , input \img_write_b[11] , input \img_write_b[10] , 
            input \img_write_b[9] , input \img_write_b[8] , input \iCE40UP.rd_data_corr_w_0__N_1687 , 
            output \mem_out_w[8] , input n608);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    
    wire n2718, n2717, n2716, n2715, n2714, n2713, n2712, GND_net, 
        n2686, VCC_net;
    
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n2717), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[10] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n2716), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[11] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n2715), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[12] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n2714), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[13] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n2713), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[14] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n2712), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[15] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2686), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[8] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) PDP4K \iCE40UP.sp4k  (.DI({GND_net, 
            \img_write_b[15] , GND_net, \img_write_b[14] , GND_net, 
            \img_write_b[13] , GND_net, \img_write_b[12] , GND_net, 
            \img_write_b[11] , GND_net, \img_write_b[10] , GND_net, 
            \img_write_b[9] , GND_net, \img_write_b[8] }), .ADW({GND_net, 
            GND_net, r1_add_b}), .ADR({GND_net, GND_net, r1_add_b}), 
            .CKW(clk_c), .CKR(clk_c), .CEW(GND_net), .CER(GND_net), 
            .RE(\iCE40UP.rd_data_corr_w_0__N_1687 ), .WE(mem_write1), .MASK_N({GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net}), .DO({Open_16, \iCE40UP.rd_data_corr_w [7], 
            Open_17, \iCE40UP.rd_data_corr_w [6], Open_18, \iCE40UP.rd_data_corr_w [5], 
            Open_19, \iCE40UP.rd_data_corr_w [4], Open_20, \iCE40UP.rd_data_corr_w [3], 
            Open_21, \iCE40UP.rd_data_corr_w [2], Open_22, \iCE40UP.rd_data_corr_w [1], 
            Open_23, \iCE40UP.rd_data_corr_w [0]}));
    defparam \iCE40UP.sp4k .INITVAL_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2021_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [7]), .Z(n2712));
    defparam i2021_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2022_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [6]), .Z(n2713));
    defparam i2022_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2023_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [5]), .Z(n2714));
    defparam i2023_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2024_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [4]), .Z(n2715));
    defparam i2024_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2025_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [3]), .Z(n2716));
    defparam i2025_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2026_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [2]), .Z(n2717));
    defparam i2026_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2027_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [1]), .Z(n2718));
    defparam i2027_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i1995_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [0]), .Z(n2686));
    defparam i1995_2_lut.INIT = "0x8888";
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n2718), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[9] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq") 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq") (output \mem_out_w[1] , 
            input clk_c, output \mem_out_w[2] , output \mem_out_w[3] , 
            output \mem_out_w[4] , output \mem_out_w[5] , output \mem_out_w[6] , 
            output \mem_out_w[7] , input mem_write1, input [8:0]r1_add_b, 
            input \img_write_b[7] , input \img_write_b[6] , input \img_write_b[5] , 
            input \img_write_b[4] , input \img_write_b[3] , input \img_write_b[2] , 
            input \img_write_b[1] , input \img_write_b[0] , input \iCE40UP.rd_data_corr_w_0__N_1687 , 
            output \mem_out_w[0] , input n608);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    
    wire n2725, n2724, n2723, n2722, n2721, n2720, n2719, GND_net, 
        n2685, VCC_net;
    
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n2724), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[2] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n2723), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[3] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n2722), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[4] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n2721), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[5] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n2720), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[6] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n2719), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[7] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2685), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[0] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) PDP4K \iCE40UP.sp4k  (.DI({GND_net, 
            \img_write_b[7] , GND_net, \img_write_b[6] , GND_net, \img_write_b[5] , 
            GND_net, \img_write_b[4] , GND_net, \img_write_b[3] , GND_net, 
            \img_write_b[2] , GND_net, \img_write_b[1] , GND_net, \img_write_b[0] }), 
            .ADW({GND_net, GND_net, r1_add_b}), .ADR({GND_net, GND_net, 
            r1_add_b}), .CKW(clk_c), .CKR(clk_c), .CEW(GND_net), .CER(GND_net), 
            .RE(\iCE40UP.rd_data_corr_w_0__N_1687 ), .WE(mem_write1), .MASK_N({GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net}), .DO({Open_24, \iCE40UP.rd_data_corr_w [7], 
            Open_25, \iCE40UP.rd_data_corr_w [6], Open_26, \iCE40UP.rd_data_corr_w [5], 
            Open_27, \iCE40UP.rd_data_corr_w [4], Open_28, \iCE40UP.rd_data_corr_w [3], 
            Open_29, \iCE40UP.rd_data_corr_w [2], Open_30, \iCE40UP.rd_data_corr_w [1], 
            Open_31, \iCE40UP.rd_data_corr_w [0]}));
    defparam \iCE40UP.sp4k .INITVAL_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2028_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [7]), .Z(n2719));
    defparam i2028_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2029_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [6]), .Z(n2720));
    defparam i2029_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2030_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [5]), .Z(n2721));
    defparam i2030_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2031_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [4]), .Z(n2722));
    defparam i2031_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2032_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [3]), .Z(n2723));
    defparam i2032_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2033_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [2]), .Z(n2724));
    defparam i2033_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2034_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [1]), .Z(n2725));
    defparam i2034_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i1994_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [0]), .Z(n2685));
    defparam i1994_2_lut.INIT = "0x8888";
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n2725), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[1] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module ramdq_U25
//

(* ORIG_MODULE_NAME="ramdq", LATTICE_IP_GENERATED="1" *) module ramdq_U25 (input clk_c, 
            input mem_write1, input [8:0]r1_add_a, input \out_a[31] , 
            input \out_a[30] , input \out_a[29] , input \out_a[28] , input \out_a[27] , 
            input \out_a[26] , input \out_a[25] , input \out_a[24] , input \iCE40UP.rd_data_corr_w_0__N_1687 , 
            output [31:0]dout, input \out_a[23] , input \out_a[22] , input \out_a[21] , 
            input \out_a[20] , input \out_a[19] , input \out_a[18] , input \out_a[17] , 
            input \out_a[16] , input [15:0]img_write_a);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=99, LSE_RCOL=34, LSE_LLINE=171, LSE_RLINE=181, lineinfo="@0(171[99],181[34])" *) \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U20 lscc_ram_dq_inst (clk_c, 
            mem_write1, {r1_add_a}, \out_a[31] , \out_a[30] , \out_a[29] , 
            \out_a[28] , \out_a[27] , \out_a[26] , \out_a[25] , \out_a[24] , 
            \iCE40UP.rd_data_corr_w_0__N_1687 , {dout}, \out_a[23] , \out_a[22] , 
            \out_a[21] , \out_a[20] , \out_a[19] , \out_a[18] , \out_a[17] , 
            \out_a[16] , {img_write_a});
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U20 
//

module \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U20 (input clk_c, 
            input mem_write1, input [8:0]r1_add_a, input \out_a[31] , 
            input \out_a[30] , input \out_a[29] , input \out_a[28] , input \out_a[27] , 
            input \out_a[26] , input \out_a[25] , input \out_a[24] , input \iCE40UP.rd_data_corr_w_0__N_1687 , 
            output [31:0]dout, input \out_a[23] , input \out_a[22] , input \out_a[21] , 
            input \out_a[20] , input \out_a[19] , input \out_a[18] , input \out_a[17] , 
            input \out_a[16] , input [15:0]img_write_a);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=44, LSE_RCOL=47, LSE_LLINE=558, LSE_RLINE=568, lineinfo="@0(558[44],568[47])" *) \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U15 mem_main (clk_c, 
            mem_write1, {r1_add_a}, \out_a[31] , \out_a[30] , \out_a[29] , 
            \out_a[28] , \out_a[27] , \out_a[26] , \out_a[25] , \out_a[24] , 
            \iCE40UP.rd_data_corr_w_0__N_1687 , {dout}, \out_a[23] , \out_a[22] , 
            \out_a[21] , \out_a[20] , \out_a[19] , \out_a[18] , \out_a[17] , 
            \out_a[16] , {img_write_a});
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U15 
//

module \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U15 (input clk_c, 
            input mem_write1, input [8:0]r1_add_a, input \out_a[31] , 
            input \out_a[30] , input \out_a[29] , input \out_a[28] , input \out_a[27] , 
            input \out_a[26] , input \out_a[25] , input \out_a[24] , input \iCE40UP.rd_data_corr_w_0__N_1687 , 
            output [31:0]dout, input \out_a[23] , input \out_a[22] , input \out_a[21] , 
            input \out_a[20] , input \out_a[19] , input \out_a[18] , input \out_a[17] , 
            input \out_a[16] , input [15:0]img_write_a);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=44, LSE_RCOL=47, LSE_LLINE=970, LSE_RLINE=980, lineinfo="@0(970[44],980[47])" *) \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U12 inst0 (clk_c, 
            mem_write1, {r1_add_a}, \out_a[31] , \out_a[30] , \out_a[29] , 
            \out_a[28] , \out_a[27] , \out_a[26] , \out_a[25] , \out_a[24] , 
            \iCE40UP.rd_data_corr_w_0__N_1687 , {dout}, \out_a[23] , \out_a[22] , 
            \out_a[21] , \out_a[20] , \out_a[19] , \out_a[18] , \out_a[17] , 
            \out_a[16] , {img_write_a});
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U12 
//

module \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U12 (input clk_c, 
            input mem_write1, input [8:0]r1_add_a, input \out_a[31] , 
            input \out_a[30] , input \out_a[29] , input \out_a[28] , input \out_a[27] , 
            input \out_a[26] , input \out_a[25] , input \out_a[24] , input \iCE40UP.rd_data_corr_w_0__N_1687 , 
            output [31:0]dout, input \out_a[23] , input \out_a[22] , input \out_a[21] , 
            input \out_a[20] , input \out_a[19] , input \out_a[18] , input \out_a[17] , 
            input \out_a[16] , input [15:0]img_write_a);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    wire [7:0]\iCE40UP.rd_data_corr_w_adj_1826 ;
    
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U0 \PRIM_MODE.xADDR[0].xDATA[3].no_mem_file.mem0  (clk_c, 
            mem_write1, {r1_add_a}, \out_a[31] , \out_a[30] , \out_a[29] , 
            \out_a[28] , \out_a[27] , \out_a[26] , \out_a[25] , \out_a[24] , 
            {\iCE40UP.rd_data_corr_w }, \iCE40UP.rd_data_corr_w_0__N_1687 );
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U1 \PRIM_MODE.xADDR[0].xDATA[2].no_mem_file.mem0  (dout[16], 
            clk_c, mem_write1, {r1_add_a}, \out_a[23] , \out_a[22] , 
            \out_a[21] , \out_a[20] , \out_a[19] , \out_a[18] , \out_a[17] , 
            \out_a[16] , \iCE40UP.rd_data_corr_w_0__N_1687 , {\iCE40UP.rd_data_corr_w }, 
            dout[31], dout[30], dout[29], dout[28], dout[27], dout[26], 
            dout[25], dout[24], dout[23], dout[22], dout[21], dout[20], 
            dout[19], dout[18], dout[17]);
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U2 \PRIM_MODE.xADDR[0].xDATA[1].no_mem_file.mem0  (clk_c, 
            mem_write1, {r1_add_a}, img_write_a[15], img_write_a[14], 
            img_write_a[13], img_write_a[12], img_write_a[11], img_write_a[10], 
            img_write_a[9], img_write_a[8], {\iCE40UP.rd_data_corr_w_adj_1826 }, 
            \iCE40UP.rd_data_corr_w_0__N_1687 );
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U3 \PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0  (dout[0], 
            clk_c, mem_write1, {r1_add_a}, img_write_a[7], img_write_a[6], 
            img_write_a[5], img_write_a[4], img_write_a[3], img_write_a[2], 
            img_write_a[1], img_write_a[0], \iCE40UP.rd_data_corr_w_0__N_1687 , 
            {\iCE40UP.rd_data_corr_w_adj_1826 }, dout[15], dout[14], dout[13], 
            dout[12], dout[11], dout[10], dout[9], dout[8], dout[7], 
            dout[6], dout[5], dout[4], dout[3], dout[2], dout[1]);
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U0 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U0 (input clk_c, 
            input mem_write1, input [8:0]r1_add_a, input \out_a[31] , 
            input \out_a[30] , input \out_a[29] , input \out_a[28] , input \out_a[27] , 
            input \out_a[26] , input \out_a[25] , input \out_a[24] , output [7:0]\iCE40UP.rd_data_corr_w , 
            input \iCE40UP.rd_data_corr_w_0__N_1687 );
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    wire GND_net;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) PDP4K \iCE40UP.sp4k  (.DI({GND_net, 
            \out_a[31] , GND_net, \out_a[30] , GND_net, \out_a[29] , 
            GND_net, \out_a[28] , GND_net, \out_a[27] , GND_net, \out_a[26] , 
            GND_net, \out_a[25] , GND_net, \out_a[24] }), .ADW({GND_net, 
            GND_net, r1_add_a}), .ADR({GND_net, GND_net, r1_add_a}), 
            .CKW(clk_c), .CKR(clk_c), .CEW(GND_net), .CER(GND_net), 
            .RE(\iCE40UP.rd_data_corr_w_0__N_1687 ), .WE(mem_write1), .MASK_N({GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net}), .DO({Open_32, \iCE40UP.rd_data_corr_w [7], 
            Open_33, \iCE40UP.rd_data_corr_w [6], Open_34, \iCE40UP.rd_data_corr_w [5], 
            Open_35, \iCE40UP.rd_data_corr_w [4], Open_36, \iCE40UP.rd_data_corr_w [3], 
            Open_37, \iCE40UP.rd_data_corr_w [2], Open_38, \iCE40UP.rd_data_corr_w [1], 
            Open_39, \iCE40UP.rd_data_corr_w [0]}));
    defparam \iCE40UP.sp4k .INITVAL_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U1 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U1 (output \dout[16] , 
            input clk_c, input mem_write1, input [8:0]r1_add_a, input \out_a[23] , 
            input \out_a[22] , input \out_a[21] , input \out_a[20] , input \out_a[19] , 
            input \out_a[18] , input \out_a[17] , input \out_a[16] , input \iCE40UP.rd_data_corr_w_0__N_1687 , 
            input [7:0]\iCE40UP.rd_data_corr_w , output \dout[31] , output \dout[30] , 
            output \dout[29] , output \dout[28] , output \dout[27] , output \dout[26] , 
            output \dout[25] , output \dout[24] , output \dout[23] , output \dout[22] , 
            output \dout[21] , output \dout[20] , output \dout[19] , output \dout[18] , 
            output \dout[17] );
    
    wire [7:0]\iCE40UP.rd_data_corr_w_c ;
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    wire GND_net, VCC_net;
    
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i16  (.D(\iCE40UP.rd_data_corr_w [7]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[31] ));
    defparam \iCE40UP.rd_data_buffer_r__i16 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i16 .SRMODE = "CE_OVER_LSR";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) PDP4K \iCE40UP.sp4k  (.DI({GND_net, 
            \out_a[23] , GND_net, \out_a[22] , GND_net, \out_a[21] , 
            GND_net, \out_a[20] , GND_net, \out_a[19] , GND_net, \out_a[18] , 
            GND_net, \out_a[17] , GND_net, \out_a[16] }), .ADW({GND_net, 
            GND_net, r1_add_a}), .ADR({GND_net, GND_net, r1_add_a}), 
            .CKW(clk_c), .CKR(clk_c), .CEW(GND_net), .CER(GND_net), 
            .RE(\iCE40UP.rd_data_corr_w_0__N_1687 ), .WE(mem_write1), .MASK_N({GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net}), .DO({Open_40, \iCE40UP.rd_data_corr_w_c [7], 
            Open_41, \iCE40UP.rd_data_corr_w_c [6], Open_42, \iCE40UP.rd_data_corr_w_c [5], 
            Open_43, \iCE40UP.rd_data_corr_w_c [4], Open_44, \iCE40UP.rd_data_corr_w_c [3], 
            Open_45, \iCE40UP.rd_data_corr_w_c [2], Open_46, \iCE40UP.rd_data_corr_w_c [1], 
            Open_47, \iCE40UP.rd_data_corr_w_c [0]}));
    defparam \iCE40UP.sp4k .INITVAL_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i15  (.D(\iCE40UP.rd_data_corr_w [6]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[30] ));
    defparam \iCE40UP.rd_data_buffer_r__i15 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i15 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i14  (.D(\iCE40UP.rd_data_corr_w [5]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[29] ));
    defparam \iCE40UP.rd_data_buffer_r__i14 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i14 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i13  (.D(\iCE40UP.rd_data_corr_w [4]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[28] ));
    defparam \iCE40UP.rd_data_buffer_r__i13 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i13 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i12  (.D(\iCE40UP.rd_data_corr_w [3]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[27] ));
    defparam \iCE40UP.rd_data_buffer_r__i12 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i12 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i11  (.D(\iCE40UP.rd_data_corr_w [2]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[26] ));
    defparam \iCE40UP.rd_data_buffer_r__i11 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i11 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i10  (.D(\iCE40UP.rd_data_corr_w [1]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[25] ));
    defparam \iCE40UP.rd_data_buffer_r__i10 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i10 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i9  (.D(\iCE40UP.rd_data_corr_w [0]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[24] ));
    defparam \iCE40UP.rd_data_buffer_r__i9 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i9 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(\iCE40UP.rd_data_corr_w_c [7]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[23] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(\iCE40UP.rd_data_corr_w_c [6]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[22] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(\iCE40UP.rd_data_corr_w_c [5]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[21] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(\iCE40UP.rd_data_corr_w_c [4]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[20] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(\iCE40UP.rd_data_corr_w_c [3]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[19] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(\iCE40UP.rd_data_corr_w_c [2]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[18] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(\iCE40UP.rd_data_corr_w_c [1]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[17] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(\iCE40UP.rd_data_corr_w_c [0]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[16] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U2 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U2 (input clk_c, 
            input mem_write1, input [8:0]r1_add_a, input \img_write_a[15] , 
            input \img_write_a[14] , input \img_write_a[13] , input \img_write_a[12] , 
            input \img_write_a[11] , input \img_write_a[10] , input \img_write_a[9] , 
            input \img_write_a[8] , output [7:0]\iCE40UP.rd_data_corr_w , 
            input \iCE40UP.rd_data_corr_w_0__N_1687 );
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    wire GND_net;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) PDP4K \iCE40UP.sp4k  (.DI({GND_net, 
            \img_write_a[15] , GND_net, \img_write_a[14] , GND_net, 
            \img_write_a[13] , GND_net, \img_write_a[12] , GND_net, 
            \img_write_a[11] , GND_net, \img_write_a[10] , GND_net, 
            \img_write_a[9] , GND_net, \img_write_a[8] }), .ADW({GND_net, 
            GND_net, r1_add_a}), .ADR({GND_net, GND_net, r1_add_a}), 
            .CKW(clk_c), .CKR(clk_c), .CEW(GND_net), .CER(GND_net), 
            .RE(\iCE40UP.rd_data_corr_w_0__N_1687 ), .WE(mem_write1), .MASK_N({GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net}), .DO({Open_48, \iCE40UP.rd_data_corr_w [7], 
            Open_49, \iCE40UP.rd_data_corr_w [6], Open_50, \iCE40UP.rd_data_corr_w [5], 
            Open_51, \iCE40UP.rd_data_corr_w [4], Open_52, \iCE40UP.rd_data_corr_w [3], 
            Open_53, \iCE40UP.rd_data_corr_w [2], Open_54, \iCE40UP.rd_data_corr_w [1], 
            Open_55, \iCE40UP.rd_data_corr_w [0]}));
    defparam \iCE40UP.sp4k .INITVAL_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U3 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U3 (output \dout[0] , 
            input clk_c, input mem_write1, input [8:0]r1_add_a, input \img_write_a[7] , 
            input \img_write_a[6] , input \img_write_a[5] , input \img_write_a[4] , 
            input \img_write_a[3] , input \img_write_a[2] , input \img_write_a[1] , 
            input \img_write_a[0] , input \iCE40UP.rd_data_corr_w_0__N_1687 , 
            input [7:0]\iCE40UP.rd_data_corr_w , output \dout[15] , output \dout[14] , 
            output \dout[13] , output \dout[12] , output \dout[11] , output \dout[10] , 
            output \dout[9] , output \dout[8] , output \dout[7] , output \dout[6] , 
            output \dout[5] , output \dout[4] , output \dout[3] , output \dout[2] , 
            output \dout[1] );
    
    wire [7:0]\iCE40UP.rd_data_corr_w_c ;
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    wire GND_net, VCC_net;
    
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i16  (.D(\iCE40UP.rd_data_corr_w [7]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[15] ));
    defparam \iCE40UP.rd_data_buffer_r__i16 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i16 .SRMODE = "CE_OVER_LSR";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) PDP4K \iCE40UP.sp4k  (.DI({GND_net, 
            \img_write_a[7] , GND_net, \img_write_a[6] , GND_net, \img_write_a[5] , 
            GND_net, \img_write_a[4] , GND_net, \img_write_a[3] , GND_net, 
            \img_write_a[2] , GND_net, \img_write_a[1] , GND_net, \img_write_a[0] }), 
            .ADW({GND_net, GND_net, r1_add_a}), .ADR({GND_net, GND_net, 
            r1_add_a}), .CKW(clk_c), .CKR(clk_c), .CEW(GND_net), .CER(GND_net), 
            .RE(\iCE40UP.rd_data_corr_w_0__N_1687 ), .WE(mem_write1), .MASK_N({GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net}), .DO({Open_56, \iCE40UP.rd_data_corr_w_c [7], 
            Open_57, \iCE40UP.rd_data_corr_w_c [6], Open_58, \iCE40UP.rd_data_corr_w_c [5], 
            Open_59, \iCE40UP.rd_data_corr_w_c [4], Open_60, \iCE40UP.rd_data_corr_w_c [3], 
            Open_61, \iCE40UP.rd_data_corr_w_c [2], Open_62, \iCE40UP.rd_data_corr_w_c [1], 
            Open_63, \iCE40UP.rd_data_corr_w_c [0]}));
    defparam \iCE40UP.sp4k .INITVAL_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i15  (.D(\iCE40UP.rd_data_corr_w [6]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[14] ));
    defparam \iCE40UP.rd_data_buffer_r__i15 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i15 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i14  (.D(\iCE40UP.rd_data_corr_w [5]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[13] ));
    defparam \iCE40UP.rd_data_buffer_r__i14 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i14 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i13  (.D(\iCE40UP.rd_data_corr_w [4]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[12] ));
    defparam \iCE40UP.rd_data_buffer_r__i13 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i13 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i12  (.D(\iCE40UP.rd_data_corr_w [3]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[11] ));
    defparam \iCE40UP.rd_data_buffer_r__i12 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i12 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i11  (.D(\iCE40UP.rd_data_corr_w [2]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[10] ));
    defparam \iCE40UP.rd_data_buffer_r__i11 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i11 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i10  (.D(\iCE40UP.rd_data_corr_w [1]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[9] ));
    defparam \iCE40UP.rd_data_buffer_r__i10 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i10 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i9  (.D(\iCE40UP.rd_data_corr_w [0]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[8] ));
    defparam \iCE40UP.rd_data_buffer_r__i9 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i9 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(\iCE40UP.rd_data_corr_w_c [7]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[7] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(\iCE40UP.rd_data_corr_w_c [6]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[6] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(\iCE40UP.rd_data_corr_w_c [5]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[5] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(\iCE40UP.rd_data_corr_w_c [4]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[4] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(\iCE40UP.rd_data_corr_w_c [3]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[3] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(\iCE40UP.rd_data_corr_w_c [2]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[2] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(\iCE40UP.rd_data_corr_w_c [1]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[1] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(\iCE40UP.rd_data_corr_w_c [0]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[0] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module ramdq_U26
//

(* ORIG_MODULE_NAME="ramdq", LATTICE_IP_GENERATED="1" *) module ramdq_U26 (output [31:0]mem_out_w, 
            input clk_c, input mem_write0, output \iCE40UP.rd_data_corr_w_0__N_1623 , 
            input [8:0]r0_add_b, input [15:0]real_write_b, input n608, 
            input reset_c, input [15:0]img_write_b);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=99, LSE_RCOL=34, LSE_LLINE=171, LSE_RLINE=181, lineinfo="@0(171[99],181[34])" *) \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U21 lscc_ram_dq_inst ({mem_out_w}, 
            clk_c, mem_write0, \iCE40UP.rd_data_corr_w_0__N_1623 , {r0_add_b}, 
            {real_write_b}, n608, reset_c, {img_write_b});
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U21 
//

module \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U21 (output [31:0]mem_out_w, 
            input clk_c, input mem_write0, output \iCE40UP.rd_data_corr_w_0__N_1623 , 
            input [8:0]r0_add_b, input [15:0]real_write_b, input n608, 
            input reset_c, input [15:0]img_write_b);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=44, LSE_RCOL=47, LSE_LLINE=558, LSE_RLINE=568, lineinfo="@0(558[44],568[47])" *) \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U16 mem_main ({mem_out_w}, 
            clk_c, mem_write0, \iCE40UP.rd_data_corr_w_0__N_1623 , {r0_add_b}, 
            {real_write_b}, n608, reset_c, {img_write_b});
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U16 
//

module \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U16 (output [31:0]mem_out_w, 
            input clk_c, input mem_write0, output \iCE40UP.rd_data_corr_w_0__N_1623 , 
            input [8:0]r0_add_b, input [15:0]real_write_b, input n608, 
            input reset_c, input [15:0]img_write_b);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=44, LSE_RCOL=47, LSE_LLINE=970, LSE_RLINE=980, lineinfo="@0(970[44],980[47])" *) \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U13 inst0 ({mem_out_w}, 
            clk_c, mem_write0, \iCE40UP.rd_data_corr_w_0__N_1623 , {r0_add_b}, 
            {real_write_b}, n608, reset_c, {img_write_b});
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U13 
//

module \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U13 (output [31:0]mem_out_w, 
            input clk_c, input mem_write0, output \iCE40UP.rd_data_corr_w_0__N_1623 , 
            input [8:0]r0_add_b, input [15:0]real_write_b, input n608, 
            input reset_c, input [15:0]img_write_b);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U4 \PRIM_MODE.xADDR[0].xDATA[3].no_mem_file.mem0  (mem_out_w[27], 
            clk_c, mem_out_w[28], mem_out_w[29], mem_out_w[30], mem_out_w[31], 
            mem_write0, \iCE40UP.rd_data_corr_w_0__N_1623 , {r0_add_b}, 
            real_write_b[15], real_write_b[14], real_write_b[13], real_write_b[12], 
            real_write_b[11], real_write_b[10], real_write_b[9], real_write_b[8], 
            mem_out_w[24], n608, mem_out_w[25], reset_c, mem_out_w[26]);
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U5 \PRIM_MODE.xADDR[0].xDATA[2].no_mem_file.mem0  (n608, 
            clk_c, mem_write0, {r0_add_b}, real_write_b[7], real_write_b[6], 
            real_write_b[5], real_write_b[4], real_write_b[3], real_write_b[2], 
            real_write_b[1], real_write_b[0], \iCE40UP.rd_data_corr_w_0__N_1623 , 
            mem_out_w[16], mem_out_w[17], mem_out_w[18], mem_out_w[19], 
            mem_out_w[20], mem_out_w[21], mem_out_w[22], mem_out_w[23]);
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U6 \PRIM_MODE.xADDR[0].xDATA[1].no_mem_file.mem0  (n608, 
            clk_c, mem_write0, {r0_add_b}, img_write_b[15], img_write_b[14], 
            img_write_b[13], img_write_b[12], img_write_b[11], img_write_b[10], 
            img_write_b[9], img_write_b[8], \iCE40UP.rd_data_corr_w_0__N_1623 , 
            mem_out_w[8], mem_out_w[9], mem_out_w[10], mem_out_w[11], 
            mem_out_w[12], mem_out_w[13], mem_out_w[14], mem_out_w[15]);
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U7 \PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0  (clk_c, 
            mem_write0, {r0_add_b}, img_write_b[7], img_write_b[6], 
            img_write_b[5], img_write_b[4], img_write_b[3], img_write_b[2], 
            img_write_b[1], img_write_b[0], \iCE40UP.rd_data_corr_w_0__N_1623 , 
            mem_out_w[0], n608, mem_out_w[1], mem_out_w[2], mem_out_w[3], 
            mem_out_w[4], mem_out_w[5], mem_out_w[6], mem_out_w[7]);
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U4 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U4 (output \mem_out_w[27] , 
            input clk_c, output \mem_out_w[28] , output \mem_out_w[29] , 
            output \mem_out_w[30] , output \mem_out_w[31] , input mem_write0, 
            output \iCE40UP.rd_data_corr_w_0__N_1623 , input [8:0]r0_add_b, 
            input \real_write_b[15] , input \real_write_b[14] , input \real_write_b[13] , 
            input \real_write_b[12] , input \real_write_b[11] , input \real_write_b[10] , 
            input \real_write_b[9] , input \real_write_b[8] , output \mem_out_w[24] , 
            input n608, output \mem_out_w[25] , input reset_c, output \mem_out_w[26] );
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    
    wire n2730, n2729, n2728, n2727, n2726, GND_net, n2684, n2732, 
        n2731, VCC_net;
    
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n2729), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[28] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n2728), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[29] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n2727), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[30] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n2726), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[31] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2684), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[24] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@0(3076[37],3076[47])" *) LUT4 i10_1_lut (.A(mem_write0), 
            .Z(\iCE40UP.rd_data_corr_w_0__N_1623 ));
    defparam i10_1_lut.INIT = "0x5555";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) PDP4K \iCE40UP.sp4k  (.DI({GND_net, 
            \real_write_b[15] , GND_net, \real_write_b[14] , GND_net, 
            \real_write_b[13] , GND_net, \real_write_b[12] , GND_net, 
            \real_write_b[11] , GND_net, \real_write_b[10] , GND_net, 
            \real_write_b[9] , GND_net, \real_write_b[8] }), .ADW({GND_net, 
            GND_net, r0_add_b}), .ADR({GND_net, GND_net, r0_add_b}), 
            .CKW(clk_c), .CKR(clk_c), .CEW(GND_net), .CER(GND_net), 
            .RE(\iCE40UP.rd_data_corr_w_0__N_1623 ), .WE(mem_write0), .MASK_N({GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net}), .DO({Open_64, \iCE40UP.rd_data_corr_w [7], 
            Open_65, \iCE40UP.rd_data_corr_w [6], Open_66, \iCE40UP.rd_data_corr_w [5], 
            Open_67, \iCE40UP.rd_data_corr_w [4], Open_68, \iCE40UP.rd_data_corr_w [3], 
            Open_69, \iCE40UP.rd_data_corr_w [2], Open_70, \iCE40UP.rd_data_corr_w [1], 
            Open_71, \iCE40UP.rd_data_corr_w [0]}));
    defparam \iCE40UP.sp4k .INITVAL_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n2732), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[25] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2035_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [7]), .Z(n2726));
    defparam i2035_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2036_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [6]), .Z(n2727));
    defparam i2036_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n2731), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[26] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B)))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2037_2_lut (.A(reset_c), 
            .B(\iCE40UP.rd_data_corr_w [5]), .Z(n2728));
    defparam i2037_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2038_2_lut (.A(reset_c), 
            .B(\iCE40UP.rd_data_corr_w [4]), .Z(n2729));
    defparam i2038_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2039_2_lut (.A(reset_c), 
            .B(\iCE40UP.rd_data_corr_w [3]), .Z(n2730));
    defparam i2039_2_lut.INIT = "0x4444";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i1993_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [0]), .Z(n2684));
    defparam i1993_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2040_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [2]), .Z(n2731));
    defparam i2040_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2041_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [1]), .Z(n2732));
    defparam i2041_2_lut.INIT = "0x8888";
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n2730), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[27] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U5 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U5 (input n608, 
            input clk_c, input mem_write0, input [8:0]r0_add_b, input \real_write_b[7] , 
            input \real_write_b[6] , input \real_write_b[5] , input \real_write_b[4] , 
            input \real_write_b[3] , input \real_write_b[2] , input \real_write_b[1] , 
            input \real_write_b[0] , input \iCE40UP.rd_data_corr_w_0__N_1623 , 
            output \mem_out_w[16] , output \mem_out_w[17] , output \mem_out_w[18] , 
            output \mem_out_w[19] , output \mem_out_w[20] , output \mem_out_w[21] , 
            output \mem_out_w[22] , output \mem_out_w[23] );
    
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    wire n2735, n2736, n2737, n2738, n2739, GND_net, n2683, n2734, 
        n2733, VCC_net;
    
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2044_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [5]), .Z(n2735));
    defparam i2044_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2045_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [4]), .Z(n2736));
    defparam i2045_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2046_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [3]), .Z(n2737));
    defparam i2046_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2047_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [2]), .Z(n2738));
    defparam i2047_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2048_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [1]), .Z(n2739));
    defparam i2048_2_lut.INIT = "0x8888";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) PDP4K \iCE40UP.sp4k  (.DI({GND_net, 
            \real_write_b[7] , GND_net, \real_write_b[6] , GND_net, 
            \real_write_b[5] , GND_net, \real_write_b[4] , GND_net, 
            \real_write_b[3] , GND_net, \real_write_b[2] , GND_net, 
            \real_write_b[1] , GND_net, \real_write_b[0] }), .ADW({GND_net, 
            GND_net, r0_add_b}), .ADR({GND_net, GND_net, r0_add_b}), 
            .CKW(clk_c), .CKR(clk_c), .CEW(GND_net), .CER(GND_net), 
            .RE(\iCE40UP.rd_data_corr_w_0__N_1623 ), .WE(mem_write0), .MASK_N({GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net}), .DO({Open_72, \iCE40UP.rd_data_corr_w [7], 
            Open_73, \iCE40UP.rd_data_corr_w [6], Open_74, \iCE40UP.rd_data_corr_w [5], 
            Open_75, \iCE40UP.rd_data_corr_w [4], Open_76, \iCE40UP.rd_data_corr_w [3], 
            Open_77, \iCE40UP.rd_data_corr_w [2], Open_78, \iCE40UP.rd_data_corr_w [1], 
            Open_79, \iCE40UP.rd_data_corr_w [0]}));
    defparam \iCE40UP.sp4k .INITVAL_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n2739), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[17] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n2738), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[18] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n2737), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[19] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n2736), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[20] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n2735), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[21] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n2734), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[22] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n2733), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[23] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i1992_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [0]), .Z(n2683));
    defparam i1992_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2042_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [7]), .Z(n2733));
    defparam i2042_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2043_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [6]), .Z(n2734));
    defparam i2043_2_lut.INIT = "0x8888";
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2683), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[16] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U6 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U6 (input n608, 
            input clk_c, input mem_write0, input [8:0]r0_add_b, input \img_write_b[15] , 
            input \img_write_b[14] , input \img_write_b[13] , input \img_write_b[12] , 
            input \img_write_b[11] , input \img_write_b[10] , input \img_write_b[9] , 
            input \img_write_b[8] , input \iCE40UP.rd_data_corr_w_0__N_1623 , 
            output \mem_out_w[8] , output \mem_out_w[9] , output \mem_out_w[10] , 
            output \mem_out_w[11] , output \mem_out_w[12] , output \mem_out_w[13] , 
            output \mem_out_w[14] , output \mem_out_w[15] );
    
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    wire n2740, n2741, n2742, GND_net, n2682, n2743, n2744, n2745, 
        n2746, VCC_net;
    
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2049_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [7]), .Z(n2740));
    defparam i2049_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2050_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [6]), .Z(n2741));
    defparam i2050_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2051_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [5]), .Z(n2742));
    defparam i2051_2_lut.INIT = "0x8888";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) PDP4K \iCE40UP.sp4k  (.DI({GND_net, 
            \img_write_b[15] , GND_net, \img_write_b[14] , GND_net, 
            \img_write_b[13] , GND_net, \img_write_b[12] , GND_net, 
            \img_write_b[11] , GND_net, \img_write_b[10] , GND_net, 
            \img_write_b[9] , GND_net, \img_write_b[8] }), .ADW({GND_net, 
            GND_net, r0_add_b}), .ADR({GND_net, GND_net, r0_add_b}), 
            .CKW(clk_c), .CKR(clk_c), .CEW(GND_net), .CER(GND_net), 
            .RE(\iCE40UP.rd_data_corr_w_0__N_1623 ), .WE(mem_write0), .MASK_N({GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net}), .DO({Open_80, \iCE40UP.rd_data_corr_w [7], 
            Open_81, \iCE40UP.rd_data_corr_w [6], Open_82, \iCE40UP.rd_data_corr_w [5], 
            Open_83, \iCE40UP.rd_data_corr_w [4], Open_84, \iCE40UP.rd_data_corr_w [3], 
            Open_85, \iCE40UP.rd_data_corr_w [2], Open_86, \iCE40UP.rd_data_corr_w [1], 
            Open_87, \iCE40UP.rd_data_corr_w [0]}));
    defparam \iCE40UP.sp4k .INITVAL_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n2746), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[9] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2052_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [4]), .Z(n2743));
    defparam i2052_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2053_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [3]), .Z(n2744));
    defparam i2053_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2054_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [2]), .Z(n2745));
    defparam i2054_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2055_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [1]), .Z(n2746));
    defparam i2055_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n2745), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[10] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n2744), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[11] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n2743), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[12] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n2742), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[13] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n2741), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[14] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n2740), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[15] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i1991_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [0]), .Z(n2682));
    defparam i1991_2_lut.INIT = "0x8888";
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2682), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[8] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U7 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U7 (input clk_c, 
            input mem_write0, input [8:0]r0_add_b, input \img_write_b[7] , 
            input \img_write_b[6] , input \img_write_b[5] , input \img_write_b[4] , 
            input \img_write_b[3] , input \img_write_b[2] , input \img_write_b[1] , 
            input \img_write_b[0] , input \iCE40UP.rd_data_corr_w_0__N_1623 , 
            output \mem_out_w[0] , input n608, output \mem_out_w[1] , 
            output \mem_out_w[2] , output \mem_out_w[3] , output \mem_out_w[4] , 
            output \mem_out_w[5] , output \mem_out_w[6] , output \mem_out_w[7] );
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    
    wire GND_net, n2681, n2747, n2748, n2749, n2750, n2753, n2752, 
        n2751, VCC_net;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) PDP4K \iCE40UP.sp4k  (.DI({GND_net, 
            \img_write_b[7] , GND_net, \img_write_b[6] , GND_net, \img_write_b[5] , 
            GND_net, \img_write_b[4] , GND_net, \img_write_b[3] , GND_net, 
            \img_write_b[2] , GND_net, \img_write_b[1] , GND_net, \img_write_b[0] }), 
            .ADW({GND_net, GND_net, r0_add_b}), .ADR({GND_net, GND_net, 
            r0_add_b}), .CKW(clk_c), .CKR(clk_c), .CEW(GND_net), .CER(GND_net), 
            .RE(\iCE40UP.rd_data_corr_w_0__N_1623 ), .WE(mem_write0), .MASK_N({GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net}), .DO({Open_88, \iCE40UP.rd_data_corr_w [7], 
            Open_89, \iCE40UP.rd_data_corr_w [6], Open_90, \iCE40UP.rd_data_corr_w [5], 
            Open_91, \iCE40UP.rd_data_corr_w [4], Open_92, \iCE40UP.rd_data_corr_w [3], 
            Open_93, \iCE40UP.rd_data_corr_w [2], Open_94, \iCE40UP.rd_data_corr_w [1], 
            Open_95, \iCE40UP.rd_data_corr_w [0]}));
    defparam \iCE40UP.sp4k .INITVAL_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n2753), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[1] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2056_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [7]), .Z(n2747));
    defparam i2056_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2057_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [6]), .Z(n2748));
    defparam i2057_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2058_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [5]), .Z(n2749));
    defparam i2058_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2059_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [4]), .Z(n2750));
    defparam i2059_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n2752), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[2] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n2751), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[3] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n2750), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[4] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n2749), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[5] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n2748), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[6] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n2747), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[7] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2060_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [3]), .Z(n2751));
    defparam i2060_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2061_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [2]), .Z(n2752));
    defparam i2061_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2062_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [1]), .Z(n2753));
    defparam i2062_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i1990_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [0]), .Z(n2681));
    defparam i1990_2_lut.INIT = "0x8888";
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2681), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[0] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module ramdq_U27
//

(* ORIG_MODULE_NAME="ramdq", LATTICE_IP_GENERATED="1" *) module ramdq_U27 (input clk_c, 
            input mem_write0, input [8:0]r0_add_a, input \out_a[31] , 
            input \out_a[30] , input \out_a[29] , input \out_a[28] , input \out_a[27] , 
            input \out_a[26] , input \out_a[25] , input \out_a[24] , input \iCE40UP.rd_data_corr_w_0__N_1623 , 
            output [31:0]r0_out_a, input n608, input \out_a[23] , input \out_a[22] , 
            input \out_a[21] , input \out_a[20] , input \out_a[19] , input \out_a[18] , 
            input \out_a[17] , input \out_a[16] , input [15:0]img_write_a);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=99, LSE_RCOL=34, LSE_LLINE=171, LSE_RLINE=181, lineinfo="@0(171[99],181[34])" *) \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U22 lscc_ram_dq_inst (clk_c, 
            mem_write0, {r0_add_a}, \out_a[31] , \out_a[30] , \out_a[29] , 
            \out_a[28] , \out_a[27] , \out_a[26] , \out_a[25] , \out_a[24] , 
            \iCE40UP.rd_data_corr_w_0__N_1623 , {r0_out_a}, n608, \out_a[23] , 
            \out_a[22] , \out_a[21] , \out_a[20] , \out_a[19] , \out_a[18] , 
            \out_a[17] , \out_a[16] , {img_write_a});
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U22 
//

module \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U22 (input clk_c, 
            input mem_write0, input [8:0]r0_add_a, input \out_a[31] , 
            input \out_a[30] , input \out_a[29] , input \out_a[28] , input \out_a[27] , 
            input \out_a[26] , input \out_a[25] , input \out_a[24] , input \iCE40UP.rd_data_corr_w_0__N_1623 , 
            output [31:0]r0_out_a, input n608, input \out_a[23] , input \out_a[22] , 
            input \out_a[21] , input \out_a[20] , input \out_a[19] , input \out_a[18] , 
            input \out_a[17] , input \out_a[16] , input [15:0]img_write_a);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=44, LSE_RCOL=47, LSE_LLINE=558, LSE_RLINE=568, lineinfo="@0(558[44],568[47])" *) \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U17 mem_main (clk_c, 
            mem_write0, {r0_add_a}, \out_a[31] , \out_a[30] , \out_a[29] , 
            \out_a[28] , \out_a[27] , \out_a[26] , \out_a[25] , \out_a[24] , 
            \iCE40UP.rd_data_corr_w_0__N_1623 , {r0_out_a}, n608, \out_a[23] , 
            \out_a[22] , \out_a[21] , \out_a[20] , \out_a[19] , \out_a[18] , 
            \out_a[17] , \out_a[16] , {img_write_a});
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U17 
//

module \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U17 (input clk_c, 
            input mem_write0, input [8:0]r0_add_a, input \out_a[31] , 
            input \out_a[30] , input \out_a[29] , input \out_a[28] , input \out_a[27] , 
            input \out_a[26] , input \out_a[25] , input \out_a[24] , input \iCE40UP.rd_data_corr_w_0__N_1623 , 
            output [31:0]r0_out_a, input n608, input \out_a[23] , input \out_a[22] , 
            input \out_a[21] , input \out_a[20] , input \out_a[19] , input \out_a[18] , 
            input \out_a[17] , input \out_a[16] , input [15:0]img_write_a);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=44, LSE_RCOL=47, LSE_LLINE=970, LSE_RLINE=980, lineinfo="@0(970[44],980[47])" *) \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U14 inst0 (clk_c, 
            mem_write0, {r0_add_a}, \out_a[31] , \out_a[30] , \out_a[29] , 
            \out_a[28] , \out_a[27] , \out_a[26] , \out_a[25] , \out_a[24] , 
            \iCE40UP.rd_data_corr_w_0__N_1623 , {r0_out_a}, n608, \out_a[23] , 
            \out_a[22] , \out_a[21] , \out_a[20] , \out_a[19] , \out_a[18] , 
            \out_a[17] , \out_a[16] , {img_write_a});
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U14 
//

module \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=32,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,MEM_SIZE="32,512",MEM_ID="ramdq")_U14 (input clk_c, 
            input mem_write0, input [8:0]r0_add_a, input \out_a[31] , 
            input \out_a[30] , input \out_a[29] , input \out_a[28] , input \out_a[27] , 
            input \out_a[26] , input \out_a[25] , input \out_a[24] , input \iCE40UP.rd_data_corr_w_0__N_1623 , 
            output [31:0]r0_out_a, input n608, input \out_a[23] , input \out_a[22] , 
            input \out_a[21] , input \out_a[20] , input \out_a[19] , input \out_a[18] , 
            input \out_a[17] , input \out_a[16] , input [15:0]img_write_a);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U8 \PRIM_MODE.xADDR[0].xDATA[3].no_mem_file.mem0  (clk_c, 
            mem_write0, {r0_add_a}, \out_a[31] , \out_a[30] , \out_a[29] , 
            \out_a[28] , \out_a[27] , \out_a[26] , \out_a[25] , \out_a[24] , 
            \iCE40UP.rd_data_corr_w_0__N_1623 , r0_out_a[24], r0_out_a[25], 
            r0_out_a[26], r0_out_a[27], r0_out_a[28], r0_out_a[29], 
            r0_out_a[30], r0_out_a[31], n608);
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U9 \PRIM_MODE.xADDR[0].xDATA[2].no_mem_file.mem0  (clk_c, 
            mem_write0, {r0_add_a}, \out_a[23] , \out_a[22] , \out_a[21] , 
            \out_a[20] , \out_a[19] , \out_a[18] , \out_a[17] , \out_a[16] , 
            \iCE40UP.rd_data_corr_w_0__N_1623 , r0_out_a[16], r0_out_a[17], 
            r0_out_a[18], r0_out_a[19], r0_out_a[20], r0_out_a[21], 
            r0_out_a[22], r0_out_a[23], n608);
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U10 \PRIM_MODE.xADDR[0].xDATA[1].no_mem_file.mem0  (n608, 
            clk_c, mem_write0, {r0_add_a}, img_write_a[15], img_write_a[14], 
            img_write_a[13], img_write_a[12], img_write_a[11], img_write_a[10], 
            img_write_a[9], img_write_a[8], \iCE40UP.rd_data_corr_w_0__N_1623 , 
            r0_out_a[9], r0_out_a[10], r0_out_a[11], r0_out_a[12], r0_out_a[13], 
            r0_out_a[14], r0_out_a[15], r0_out_a[8]);
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U11 \PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0  (clk_c, 
            mem_write0, {r0_add_a}, img_write_a[7], img_write_a[6], 
            img_write_a[5], img_write_a[4], img_write_a[3], img_write_a[2], 
            img_write_a[1], img_write_a[0], \iCE40UP.rd_data_corr_w_0__N_1623 , 
            r0_out_a[1], r0_out_a[2], r0_out_a[3], r0_out_a[4], r0_out_a[5], 
            r0_out_a[6], r0_out_a[7], r0_out_a[0], n608);
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U8 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U8 (input clk_c, 
            input mem_write0, input [8:0]r0_add_a, input \out_a[31] , 
            input \out_a[30] , input \out_a[29] , input \out_a[28] , input \out_a[27] , 
            input \out_a[26] , input \out_a[25] , input \out_a[24] , input \iCE40UP.rd_data_corr_w_0__N_1623 , 
            output \r0_out_a[24] , output \r0_out_a[25] , output \r0_out_a[26] , 
            output \r0_out_a[27] , output \r0_out_a[28] , output \r0_out_a[29] , 
            output \r0_out_a[30] , output \r0_out_a[31] , input n608);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    
    wire GND_net, n2680, n2761, n2760, n2759, n2758, n2757, n2755, 
        n2754, VCC_net;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) PDP4K \iCE40UP.sp4k  (.DI({GND_net, 
            \out_a[31] , GND_net, \out_a[30] , GND_net, \out_a[29] , 
            GND_net, \out_a[28] , GND_net, \out_a[27] , GND_net, \out_a[26] , 
            GND_net, \out_a[25] , GND_net, \out_a[24] }), .ADW({GND_net, 
            GND_net, r0_add_a}), .ADR({GND_net, GND_net, r0_add_a}), 
            .CKW(clk_c), .CKR(clk_c), .CEW(GND_net), .CER(GND_net), 
            .RE(\iCE40UP.rd_data_corr_w_0__N_1623 ), .WE(mem_write0), .MASK_N({GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net}), .DO({Open_96, \iCE40UP.rd_data_corr_w [7], 
            Open_97, \iCE40UP.rd_data_corr_w [6], Open_98, \iCE40UP.rd_data_corr_w [5], 
            Open_99, \iCE40UP.rd_data_corr_w [4], Open_100, \iCE40UP.rd_data_corr_w [3], 
            Open_101, \iCE40UP.rd_data_corr_w [2], Open_102, \iCE40UP.rd_data_corr_w [1], 
            Open_103, \iCE40UP.rd_data_corr_w [0]}));
    defparam \iCE40UP.sp4k .INITVAL_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n2761), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[25] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n2760), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[26] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n2759), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[27] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n2758), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[28] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n2757), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[29] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n2755), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[30] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n2754), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[31] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2063_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [7]), .Z(n2754));
    defparam i2063_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2064_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [6]), .Z(n2755));
    defparam i2064_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2066_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [5]), .Z(n2757));
    defparam i2066_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2067_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [4]), .Z(n2758));
    defparam i2067_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2068_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [3]), .Z(n2759));
    defparam i2068_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2069_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [2]), .Z(n2760));
    defparam i2069_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2070_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [1]), .Z(n2761));
    defparam i2070_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i1989_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [0]), .Z(n2680));
    defparam i1989_2_lut.INIT = "0x8888";
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2680), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[24] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U9 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U9 (input clk_c, 
            input mem_write0, input [8:0]r0_add_a, input \out_a[23] , 
            input \out_a[22] , input \out_a[21] , input \out_a[20] , input \out_a[19] , 
            input \out_a[18] , input \out_a[17] , input \out_a[16] , input \iCE40UP.rd_data_corr_w_0__N_1623 , 
            output \r0_out_a[16] , output \r0_out_a[17] , output \r0_out_a[18] , 
            output \r0_out_a[19] , output \r0_out_a[20] , output \r0_out_a[21] , 
            output \r0_out_a[22] , output \r0_out_a[23] , input n608);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    
    wire GND_net, n2679, n2768, n2767, n2766, n2765, n2764, n2763, 
        n2762, VCC_net;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) PDP4K \iCE40UP.sp4k  (.DI({GND_net, 
            \out_a[23] , GND_net, \out_a[22] , GND_net, \out_a[21] , 
            GND_net, \out_a[20] , GND_net, \out_a[19] , GND_net, \out_a[18] , 
            GND_net, \out_a[17] , GND_net, \out_a[16] }), .ADW({GND_net, 
            GND_net, r0_add_a}), .ADR({GND_net, GND_net, r0_add_a}), 
            .CKW(clk_c), .CKR(clk_c), .CEW(GND_net), .CER(GND_net), 
            .RE(\iCE40UP.rd_data_corr_w_0__N_1623 ), .WE(mem_write0), .MASK_N({GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net}), .DO({Open_104, \iCE40UP.rd_data_corr_w [7], 
            Open_105, \iCE40UP.rd_data_corr_w [6], Open_106, \iCE40UP.rd_data_corr_w [5], 
            Open_107, \iCE40UP.rd_data_corr_w [4], Open_108, \iCE40UP.rd_data_corr_w [3], 
            Open_109, \iCE40UP.rd_data_corr_w [2], Open_110, \iCE40UP.rd_data_corr_w [1], 
            Open_111, \iCE40UP.rd_data_corr_w [0]}));
    defparam \iCE40UP.sp4k .INITVAL_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n2768), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[17] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n2767), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[18] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n2766), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[19] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n2765), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[20] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n2764), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[21] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n2763), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[22] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n2762), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[23] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2071_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [7]), .Z(n2762));
    defparam i2071_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2072_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [6]), .Z(n2763));
    defparam i2072_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2073_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [5]), .Z(n2764));
    defparam i2073_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2074_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [4]), .Z(n2765));
    defparam i2074_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2075_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [3]), .Z(n2766));
    defparam i2075_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2076_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [2]), .Z(n2767));
    defparam i2076_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2077_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [1]), .Z(n2768));
    defparam i2077_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i1988_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [0]), .Z(n2679));
    defparam i1988_2_lut.INIT = "0x8888";
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2679), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[16] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U10 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U10 (input n608, 
            input clk_c, input mem_write0, input [8:0]r0_add_a, input \img_write_a[15] , 
            input \img_write_a[14] , input \img_write_a[13] , input \img_write_a[12] , 
            input \img_write_a[11] , input \img_write_a[10] , input \img_write_a[9] , 
            input \img_write_a[8] , input \iCE40UP.rd_data_corr_w_0__N_1623 , 
            output \r0_out_a[9] , output \r0_out_a[10] , output \r0_out_a[11] , 
            output \r0_out_a[12] , output \r0_out_a[13] , output \r0_out_a[14] , 
            output \r0_out_a[15] , output \r0_out_a[8] );
    
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    
    wire n2648, GND_net, n2775, n2774, n2773, n2772, n2771, n2770, 
        n2769, VCC_net;
    
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i1957_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [0]), .Z(n2648));
    defparam i1957_2_lut.INIT = "0x8888";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) PDP4K \iCE40UP.sp4k  (.DI({GND_net, 
            \img_write_a[15] , GND_net, \img_write_a[14] , GND_net, 
            \img_write_a[13] , GND_net, \img_write_a[12] , GND_net, 
            \img_write_a[11] , GND_net, \img_write_a[10] , GND_net, 
            \img_write_a[9] , GND_net, \img_write_a[8] }), .ADW({GND_net, 
            GND_net, r0_add_a}), .ADR({GND_net, GND_net, r0_add_a}), 
            .CKW(clk_c), .CKR(clk_c), .CEW(GND_net), .CER(GND_net), 
            .RE(\iCE40UP.rd_data_corr_w_0__N_1623 ), .WE(mem_write0), .MASK_N({GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net}), .DO({Open_112, \iCE40UP.rd_data_corr_w [7], 
            Open_113, \iCE40UP.rd_data_corr_w [6], Open_114, \iCE40UP.rd_data_corr_w [5], 
            Open_115, \iCE40UP.rd_data_corr_w [4], Open_116, \iCE40UP.rd_data_corr_w [3], 
            Open_117, \iCE40UP.rd_data_corr_w [2], Open_118, \iCE40UP.rd_data_corr_w [1], 
            Open_119, \iCE40UP.rd_data_corr_w [0]}));
    defparam \iCE40UP.sp4k .INITVAL_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n2774), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[10] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n2773), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[11] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n2772), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[12] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n2771), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[13] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n2770), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[14] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n2769), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[15] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2648), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[8] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2078_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [7]), .Z(n2769));
    defparam i2078_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2079_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [6]), .Z(n2770));
    defparam i2079_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2080_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [5]), .Z(n2771));
    defparam i2080_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2081_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [4]), .Z(n2772));
    defparam i2081_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2082_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [3]), .Z(n2773));
    defparam i2082_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2083_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [2]), .Z(n2774));
    defparam i2083_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2084_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [1]), .Z(n2775));
    defparam i2084_2_lut.INIT = "0x8888";
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n2775), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[9] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U11 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="32,512",MEM_ID="ramdq")_U11 (input clk_c, 
            input mem_write0, input [8:0]r0_add_a, input \img_write_a[7] , 
            input \img_write_a[6] , input \img_write_a[5] , input \img_write_a[4] , 
            input \img_write_a[3] , input \img_write_a[2] , input \img_write_a[1] , 
            input \img_write_a[0] , input \iCE40UP.rd_data_corr_w_0__N_1623 , 
            output \r0_out_a[1] , output \r0_out_a[2] , output \r0_out_a[3] , 
            output \r0_out_a[4] , output \r0_out_a[5] , output \r0_out_a[6] , 
            output \r0_out_a[7] , output \r0_out_a[0] , input n608);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    
    wire GND_net, n2782, n2781, n2780, n2779, n2778, n2777, n2776, 
        n2647, VCC_net;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(1600[66],1610[79])" *) PDP4K \iCE40UP.sp4k  (.DI({GND_net, 
            \img_write_a[7] , GND_net, \img_write_a[6] , GND_net, \img_write_a[5] , 
            GND_net, \img_write_a[4] , GND_net, \img_write_a[3] , GND_net, 
            \img_write_a[2] , GND_net, \img_write_a[1] , GND_net, \img_write_a[0] }), 
            .ADW({GND_net, GND_net, r0_add_a}), .ADR({GND_net, GND_net, 
            r0_add_a}), .CKW(clk_c), .CKR(clk_c), .CEW(GND_net), .CER(GND_net), 
            .RE(\iCE40UP.rd_data_corr_w_0__N_1623 ), .WE(mem_write0), .MASK_N({GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net, GND_net, GND_net, GND_net, 
            GND_net, GND_net, GND_net}), .DO({Open_120, \iCE40UP.rd_data_corr_w [7], 
            Open_121, \iCE40UP.rd_data_corr_w [6], Open_122, \iCE40UP.rd_data_corr_w [5], 
            Open_123, \iCE40UP.rd_data_corr_w [4], Open_124, \iCE40UP.rd_data_corr_w [3], 
            Open_125, \iCE40UP.rd_data_corr_w [2], Open_126, \iCE40UP.rd_data_corr_w [1], 
            Open_127, \iCE40UP.rd_data_corr_w [0]}));
    defparam \iCE40UP.sp4k .INITVAL_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INITVAL_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n2781), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[2] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n2780), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[3] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n2779), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[4] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n2778), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[5] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n2777), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[6] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n2776), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[7] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2647), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[0] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2085_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [7]), .Z(n2776));
    defparam i2085_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2086_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [6]), .Z(n2777));
    defparam i2086_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2087_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [5]), .Z(n2778));
    defparam i2087_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2088_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [4]), .Z(n2779));
    defparam i2088_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2089_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [3]), .Z(n2780));
    defparam i2089_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2090_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [2]), .Z(n2781));
    defparam i2090_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i2091_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [1]), .Z(n2782));
    defparam i2091_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@0(3015[41],3028[44])" *) LUT4 i1956_2_lut (.A(n608), 
            .B(\iCE40UP.rd_data_corr_w [0]), .Z(n2647));
    defparam i1956_2_lut.INIT = "0x8888";
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1600, LSE_RLINE=1610, lineinfo="@0(3015[41],3028[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n2782), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[1] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module butterfly
//

module butterfly (input fft_load_c, input [15:0]real_a, input din_c_12, 
            input din_c_11, input din_c_14, input din_c_13, input din_c_15, 
            input din_c_8, input din_c_7, input din_c_0, input din_c_2, 
            input din_c_1, input din_c_4, input din_c_3, input din_c_10, 
            input din_c_9, input [15:0]img_a, output [31:0]out_a, output [31:0]out_b, 
            input din_c_6, input din_c_5, input [15:0]img_b, input [15:0]img_tw, 
            input [15:0]real_b, input [15:0]real_tw);
    
    wire [15:0]real_btw;
    wire [15:0]img_btw;
    
    wire n5229, n5228, n5231, n5230, n5225, n5224, n5227, n5226, 
        n5223, n5222, n5237, n5236, n5239, n5238, n5253, n5252, 
        n5249, n5248, n5251, n5250, n5245, n5244, n5247, n5246, 
        n5233, n5232, n5235, n5234, n5464, n10220, GND_net, n5462, 
        n10217, n5460, n10214, n5441, n10199, n5443, n5435, n10064, 
        n5437, n5433, n10061, n10058, n5456, n10112, n5458, n5454, 
        n10103, n5452, n10094, n5439, n10070, n5450, n10085, n10076, 
        n5447, n10208, n5445, n10205, n10202, n10211, n5696, n10046;
    wire [15:0]out_b_31__N_114;
    
    wire n10067, n5242, n5243, n5240, n5241, n5694, n10031, n5692, 
        n10016, n5690, n10001, n5688, n9986, n5686, n9971, n5684, 
        n9956, n9929, VCC_net, n5680, n10175;
    wire [15:0]out_b_15__N_370;
    
    wire n5678, n10166, n5676, n10157, n5674, n10148, n5672, n10145, 
        n5670, n10142, n5668, n10139, n10136;
    
    (* lut_function="(!((B)+!A))", lineinfo="@5(33[18],33[35])" *) LUT4 i4799_2_lut (.A(real_btw[12]), 
            .B(fft_load_c), .Z(n5229));
    defparam i4799_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(33[18],33[35])" *) LUT4 i4475_3_lut (.A(real_a[12]), 
            .B(din_c_12), .C(fft_load_c), .Z(n5228));
    defparam i4475_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@5(33[18],33[35])" *) LUT4 i4803_2_lut (.A(real_btw[11]), 
            .B(fft_load_c), .Z(n5231));
    defparam i4803_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(33[18],33[35])" *) LUT4 i4477_3_lut (.A(real_a[11]), 
            .B(din_c_11), .C(fft_load_c), .Z(n5230));
    defparam i4477_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@5(33[18],33[35])" *) LUT4 i4806_2_lut (.A(real_btw[14]), 
            .B(fft_load_c), .Z(n5225));
    defparam i4806_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(33[18],33[35])" *) LUT4 i4471_3_lut (.A(real_a[14]), 
            .B(din_c_14), .C(fft_load_c), .Z(n5224));
    defparam i4471_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@5(33[18],33[35])" *) LUT4 i4804_2_lut (.A(real_btw[13]), 
            .B(fft_load_c), .Z(n5227));
    defparam i4804_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(33[18],33[35])" *) LUT4 i4473_3_lut (.A(real_a[13]), 
            .B(din_c_13), .C(fft_load_c), .Z(n5226));
    defparam i4473_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@5(33[18],33[35])" *) LUT4 i4798_2_lut (.A(real_btw[15]), 
            .B(fft_load_c), .Z(n5223));
    defparam i4798_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(33[18],33[35])" *) LUT4 i4469_3_lut (.A(real_a[15]), 
            .B(din_c_15), .C(fft_load_c), .Z(n5222));
    defparam i4469_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@5(33[18],33[35])" *) LUT4 i4807_2_lut (.A(real_btw[8]), 
            .B(fft_load_c), .Z(n5237));
    defparam i4807_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(33[18],33[35])" *) LUT4 i4483_3_lut (.A(real_a[8]), 
            .B(din_c_8), .C(fft_load_c), .Z(n5236));
    defparam i4483_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@5(33[18],33[35])" *) LUT4 i4805_2_lut (.A(real_btw[7]), 
            .B(fft_load_c), .Z(n5239));
    defparam i4805_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(33[18],33[35])" *) LUT4 i4485_3_lut (.A(real_a[7]), 
            .B(din_c_7), .C(fft_load_c), .Z(n5238));
    defparam i4485_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@5(33[18],33[35])" *) LUT4 i4822_2_lut (.A(real_btw[0]), 
            .B(fft_load_c), .Z(n5253));
    defparam i4822_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(33[18],33[35])" *) LUT4 i4499_3_lut (.A(real_a[0]), 
            .B(din_c_0), .C(fft_load_c), .Z(n5252));
    defparam i4499_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@5(33[18],33[35])" *) LUT4 i4791_2_lut (.A(real_btw[2]), 
            .B(fft_load_c), .Z(n5249));
    defparam i4791_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(33[18],33[35])" *) LUT4 i4495_3_lut (.A(real_a[2]), 
            .B(din_c_2), .C(fft_load_c), .Z(n5248));
    defparam i4495_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@5(33[18],33[35])" *) LUT4 i4784_2_lut (.A(real_btw[1]), 
            .B(fft_load_c), .Z(n5251));
    defparam i4784_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(33[18],33[35])" *) LUT4 i4497_3_lut (.A(real_a[1]), 
            .B(din_c_1), .C(fft_load_c), .Z(n5250));
    defparam i4497_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@5(33[18],33[35])" *) LUT4 i4801_2_lut (.A(real_btw[4]), 
            .B(fft_load_c), .Z(n5245));
    defparam i4801_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(33[18],33[35])" *) LUT4 i4491_3_lut (.A(real_a[4]), 
            .B(din_c_4), .C(fft_load_c), .Z(n5244));
    defparam i4491_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@5(33[18],33[35])" *) LUT4 i4797_2_lut (.A(real_btw[3]), 
            .B(fft_load_c), .Z(n5247));
    defparam i4797_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(33[18],33[35])" *) LUT4 i4493_3_lut (.A(real_a[3]), 
            .B(din_c_3), .C(fft_load_c), .Z(n5246));
    defparam i4493_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@5(33[18],33[35])" *) LUT4 i4796_2_lut (.A(real_btw[10]), 
            .B(fft_load_c), .Z(n5233));
    defparam i4796_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(33[18],33[35])" *) LUT4 i4479_3_lut (.A(real_a[10]), 
            .B(din_c_10), .C(fft_load_c), .Z(n5232));
    defparam i4479_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@5(33[18],33[35])" *) LUT4 i4808_2_lut (.A(real_btw[9]), 
            .B(fft_load_c), .Z(n5235));
    defparam i4808_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(33[18],33[35])" *) LUT4 i4481_3_lut (.A(real_a[9]), 
            .B(din_c_9), .C(fft_load_c), .Z(n5234));
    defparam i4481_3_lut.INIT = "0xcaca";
    (* lineinfo="@5(34[17],34[32])" *) FA2 img_a_15__I_0_2_17 (.A0(GND_net), 
            .B0(img_a[15]), .C0(img_btw[15]), .D0(n5464), .CI0(n5464), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n10220), .CI1(n10220), 
            .CO0(n10220), .S0(out_a[15]));
    defparam img_a_15__I_0_2_17.INIT0 = "0xc33c";
    defparam img_a_15__I_0_2_17.INIT1 = "0xc33c";
    (* lineinfo="@5(34[17],34[32])" *) FA2 img_a_15__I_0_2_15 (.A0(GND_net), 
            .B0(img_a[13]), .C0(img_btw[13]), .D0(n5462), .CI0(n5462), 
            .A1(GND_net), .B1(img_a[14]), .C1(img_btw[14]), .D1(n10217), 
            .CI1(n10217), .CO0(n10217), .CO1(n5464), .S0(out_a[13]), 
            .S1(out_a[14]));
    defparam img_a_15__I_0_2_15.INIT0 = "0xc33c";
    defparam img_a_15__I_0_2_15.INIT1 = "0xc33c";
    (* lineinfo="@5(34[17],34[32])" *) FA2 img_a_15__I_0_2_13 (.A0(GND_net), 
            .B0(img_a[11]), .C0(img_btw[11]), .D0(n5460), .CI0(n5460), 
            .A1(GND_net), .B1(img_a[12]), .C1(img_btw[12]), .D1(n10214), 
            .CI1(n10214), .CO0(n10214), .CO1(n5462), .S0(out_a[11]), 
            .S1(out_a[12]));
    defparam img_a_15__I_0_2_13.INIT0 = "0xc33c";
    defparam img_a_15__I_0_2_13.INIT1 = "0xc33c";
    (* lineinfo="@5(33[18],33[35])" *) FA2 real_a_15__I_0_2_11 (.A0(GND_net), 
            .B0(n5234), .C0(n5235), .D0(n5441), .CI0(n5441), .A1(GND_net), 
            .B1(n5232), .C1(n5233), .D1(n10199), .CI1(n10199), .CO0(n10199), 
            .CO1(n5443), .S0(out_a[25]), .S1(out_a[26]));
    defparam real_a_15__I_0_2_11.INIT0 = "0xc33c";
    defparam real_a_15__I_0_2_11.INIT1 = "0xc33c";
    (* lineinfo="@5(33[18],33[35])" *) FA2 real_a_15__I_0_2_5 (.A0(GND_net), 
            .B0(n5246), .C0(n5247), .D0(n5435), .CI0(n5435), .A1(GND_net), 
            .B1(n5244), .C1(n5245), .D1(n10064), .CI1(n10064), .CO0(n10064), 
            .CO1(n5437), .S0(out_a[19]), .S1(out_a[20]));
    defparam real_a_15__I_0_2_5.INIT0 = "0xc33c";
    defparam real_a_15__I_0_2_5.INIT1 = "0xc33c";
    (* lineinfo="@5(33[18],33[35])" *) FA2 real_a_15__I_0_2_3 (.A0(GND_net), 
            .B0(n5250), .C0(n5251), .D0(n5433), .CI0(n5433), .A1(GND_net), 
            .B1(n5248), .C1(n5249), .D1(n10061), .CI1(n10061), .CO0(n10061), 
            .CO1(n5435), .S0(out_a[17]), .S1(out_a[18]));
    defparam real_a_15__I_0_2_3.INIT0 = "0xc33c";
    defparam real_a_15__I_0_2_3.INIT1 = "0xc33c";
    (* lineinfo="@5(33[18],33[35])" *) FA2 real_a_15__I_0_2_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n5252), .C1(n5253), 
            .D1(n10058), .CI1(n10058), .CO0(n10058), .CO1(n5433), .S1(out_a[16]));
    defparam real_a_15__I_0_2_1.INIT0 = "0xc33c";
    defparam real_a_15__I_0_2_1.INIT1 = "0xc33c";
    (* lineinfo="@5(34[17],34[32])" *) FA2 img_a_15__I_0_2_9 (.A0(GND_net), 
            .B0(img_a[7]), .C0(img_btw[7]), .D0(n5456), .CI0(n5456), 
            .A1(GND_net), .B1(img_a[8]), .C1(img_btw[8]), .D1(n10112), 
            .CI1(n10112), .CO0(n10112), .CO1(n5458), .S0(out_a[7]), 
            .S1(out_a[8]));
    defparam img_a_15__I_0_2_9.INIT0 = "0xc33c";
    defparam img_a_15__I_0_2_9.INIT1 = "0xc33c";
    (* lineinfo="@5(34[17],34[32])" *) FA2 img_a_15__I_0_2_7 (.A0(GND_net), 
            .B0(img_a[5]), .C0(img_btw[5]), .D0(n5454), .CI0(n5454), 
            .A1(GND_net), .B1(img_a[6]), .C1(img_btw[6]), .D1(n10103), 
            .CI1(n10103), .CO0(n10103), .CO1(n5456), .S0(out_a[5]), 
            .S1(out_a[6]));
    defparam img_a_15__I_0_2_7.INIT0 = "0xc33c";
    defparam img_a_15__I_0_2_7.INIT1 = "0xc33c";
    (* lineinfo="@5(34[17],34[32])" *) FA2 img_a_15__I_0_2_5 (.A0(GND_net), 
            .B0(img_a[3]), .C0(img_btw[3]), .D0(n5452), .CI0(n5452), 
            .A1(GND_net), .B1(img_a[4]), .C1(img_btw[4]), .D1(n10094), 
            .CI1(n10094), .CO0(n10094), .CO1(n5454), .S0(out_a[3]), 
            .S1(out_a[4]));
    defparam img_a_15__I_0_2_5.INIT0 = "0xc33c";
    defparam img_a_15__I_0_2_5.INIT1 = "0xc33c";
    (* lineinfo="@5(33[18],33[35])" *) FA2 real_a_15__I_0_2_9 (.A0(GND_net), 
            .B0(n5238), .C0(n5239), .D0(n5439), .CI0(n5439), .A1(GND_net), 
            .B1(n5236), .C1(n5237), .D1(n10070), .CI1(n10070), .CO0(n10070), 
            .CO1(n5441), .S0(out_a[23]), .S1(out_a[24]));
    defparam real_a_15__I_0_2_9.INIT0 = "0xc33c";
    defparam real_a_15__I_0_2_9.INIT1 = "0xc33c";
    (* lineinfo="@5(34[17],34[32])" *) FA2 img_a_15__I_0_2_3 (.A0(GND_net), 
            .B0(img_a[1]), .C0(img_btw[1]), .D0(n5450), .CI0(n5450), 
            .A1(GND_net), .B1(img_a[2]), .C1(img_btw[2]), .D1(n10085), 
            .CI1(n10085), .CO0(n10085), .CO1(n5452), .S0(out_a[1]), 
            .S1(out_a[2]));
    defparam img_a_15__I_0_2_3.INIT0 = "0xc33c";
    defparam img_a_15__I_0_2_3.INIT1 = "0xc33c";
    (* lineinfo="@5(34[17],34[32])" *) FA2 img_a_15__I_0_2_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(img_a[0]), 
            .C1(img_btw[0]), .D1(n10076), .CI1(n10076), .CO0(n10076), 
            .CO1(n5450), .S1(out_a[0]));
    defparam img_a_15__I_0_2_1.INIT0 = "0xc33c";
    defparam img_a_15__I_0_2_1.INIT1 = "0xc33c";
    (* lineinfo="@5(33[18],33[35])" *) FA2 real_a_15__I_0_2_17 (.A0(GND_net), 
            .B0(n5222), .C0(n5223), .D0(n5447), .CI0(n5447), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n10208), .CI1(n10208), .CO0(n10208), 
            .S0(out_a[31]));
    defparam real_a_15__I_0_2_17.INIT0 = "0xc33c";
    defparam real_a_15__I_0_2_17.INIT1 = "0xc33c";
    (* lineinfo="@5(33[18],33[35])" *) FA2 real_a_15__I_0_2_15 (.A0(GND_net), 
            .B0(n5226), .C0(n5227), .D0(n5445), .CI0(n5445), .A1(GND_net), 
            .B1(n5224), .C1(n5225), .D1(n10205), .CI1(n10205), .CO0(n10205), 
            .CO1(n5447), .S0(out_a[29]), .S1(out_a[30]));
    defparam real_a_15__I_0_2_15.INIT0 = "0xc33c";
    defparam real_a_15__I_0_2_15.INIT1 = "0xc33c";
    (* lineinfo="@5(33[18],33[35])" *) FA2 real_a_15__I_0_2_13 (.A0(GND_net), 
            .B0(n5230), .C0(n5231), .D0(n5443), .CI0(n5443), .A1(GND_net), 
            .B1(n5228), .C1(n5229), .D1(n10202), .CI1(n10202), .CO0(n10202), 
            .CO1(n5445), .S0(out_a[27]), .S1(out_a[28]));
    defparam real_a_15__I_0_2_13.INIT0 = "0xc33c";
    defparam real_a_15__I_0_2_13.INIT1 = "0xc33c";
    (* lineinfo="@5(34[17],34[32])" *) FA2 img_a_15__I_0_2_11 (.A0(GND_net), 
            .B0(img_a[9]), .C0(img_btw[9]), .D0(n5458), .CI0(n5458), 
            .A1(GND_net), .B1(img_a[10]), .C1(img_btw[10]), .D1(n10211), 
            .CI1(n10211), .CO0(n10211), .CO1(n5460), .S0(out_a[9]), 
            .S1(out_a[10]));
    defparam img_a_15__I_0_2_11.INIT0 = "0xc33c";
    defparam img_a_15__I_0_2_11.INIT1 = "0xc33c";
    (* lineinfo="@5(37[18],37[35])" *) FA2 real_a_15__I_0_16 (.A0(GND_net), 
            .B0(real_a[14]), .C0(out_b_31__N_114[14]), .D0(n5696), .CI0(n5696), 
            .A1(GND_net), .B1(real_a[15]), .C1(out_b_31__N_114[15]), .D1(n10046), 
            .CI1(n10046), .CO0(n10046), .S0(out_b[30]), .S1(out_b[31]));
    defparam real_a_15__I_0_16.INIT0 = "0xc33c";
    defparam real_a_15__I_0_16.INIT1 = "0xc33c";
    (* lineinfo="@5(33[18],33[35])" *) FA2 real_a_15__I_0_2_7 (.A0(GND_net), 
            .B0(n5242), .C0(n5243), .D0(n5437), .CI0(n5437), .A1(GND_net), 
            .B1(n5240), .C1(n5241), .D1(n10067), .CI1(n10067), .CO0(n10067), 
            .CO1(n5439), .S0(out_a[21]), .S1(out_a[22]));
    defparam real_a_15__I_0_2_7.INIT0 = "0xc33c";
    defparam real_a_15__I_0_2_7.INIT1 = "0xc33c";
    (* lineinfo="@5(37[18],37[35])" *) FA2 real_a_15__I_0_14 (.A0(GND_net), 
            .B0(real_a[12]), .C0(out_b_31__N_114[12]), .D0(n5694), .CI0(n5694), 
            .A1(GND_net), .B1(real_a[13]), .C1(out_b_31__N_114[13]), .D1(n10031), 
            .CI1(n10031), .CO0(n10031), .CO1(n5696), .S0(out_b[28]), 
            .S1(out_b[29]));
    defparam real_a_15__I_0_14.INIT0 = "0xc33c";
    defparam real_a_15__I_0_14.INIT1 = "0xc33c";
    (* lineinfo="@5(37[18],37[35])" *) FA2 real_a_15__I_0_12 (.A0(GND_net), 
            .B0(real_a[10]), .C0(out_b_31__N_114[10]), .D0(n5692), .CI0(n5692), 
            .A1(GND_net), .B1(real_a[11]), .C1(out_b_31__N_114[11]), .D1(n10016), 
            .CI1(n10016), .CO0(n10016), .CO1(n5694), .S0(out_b[26]), 
            .S1(out_b[27]));
    defparam real_a_15__I_0_12.INIT0 = "0xc33c";
    defparam real_a_15__I_0_12.INIT1 = "0xc33c";
    (* lineinfo="@5(37[18],37[35])" *) FA2 real_a_15__I_0_10 (.A0(GND_net), 
            .B0(real_a[8]), .C0(out_b_31__N_114[8]), .D0(n5690), .CI0(n5690), 
            .A1(GND_net), .B1(real_a[9]), .C1(out_b_31__N_114[9]), .D1(n10001), 
            .CI1(n10001), .CO0(n10001), .CO1(n5692), .S0(out_b[24]), 
            .S1(out_b[25]));
    defparam real_a_15__I_0_10.INIT0 = "0xc33c";
    defparam real_a_15__I_0_10.INIT1 = "0xc33c";
    (* lineinfo="@5(37[18],37[35])" *) FA2 real_a_15__I_0_8 (.A0(GND_net), 
            .B0(real_a[6]), .C0(out_b_31__N_114[6]), .D0(n5688), .CI0(n5688), 
            .A1(GND_net), .B1(real_a[7]), .C1(out_b_31__N_114[7]), .D1(n9986), 
            .CI1(n9986), .CO0(n9986), .CO1(n5690), .S0(out_b[22]), .S1(out_b[23]));
    defparam real_a_15__I_0_8.INIT0 = "0xc33c";
    defparam real_a_15__I_0_8.INIT1 = "0xc33c";
    (* lineinfo="@5(37[18],37[35])" *) FA2 real_a_15__I_0_6 (.A0(GND_net), 
            .B0(real_a[4]), .C0(out_b_31__N_114[4]), .D0(n5686), .CI0(n5686), 
            .A1(GND_net), .B1(real_a[5]), .C1(out_b_31__N_114[5]), .D1(n9971), 
            .CI1(n9971), .CO0(n9971), .CO1(n5688), .S0(out_b[20]), .S1(out_b[21]));
    defparam real_a_15__I_0_6.INIT0 = "0xc33c";
    defparam real_a_15__I_0_6.INIT1 = "0xc33c";
    (* lineinfo="@5(37[18],37[35])" *) FA2 real_a_15__I_0_4 (.A0(GND_net), 
            .B0(real_a[2]), .C0(out_b_31__N_114[2]), .D0(n5684), .CI0(n5684), 
            .A1(GND_net), .B1(real_a[3]), .C1(out_b_31__N_114[3]), .D1(n9956), 
            .CI1(n9956), .CO0(n9956), .CO1(n5686), .S0(out_b[18]), .S1(out_b[19]));
    defparam real_a_15__I_0_4.INIT0 = "0xc33c";
    defparam real_a_15__I_0_4.INIT1 = "0xc33c";
    (* lineinfo="@5(37[18],37[35])" *) FA2 real_a_15__I_0_2 (.A0(GND_net), 
            .B0(real_a[0]), .C0(out_b_31__N_114[0]), .D0(VCC_net), .A1(GND_net), 
            .B1(real_a[1]), .C1(out_b_31__N_114[1]), .D1(n9929), .CI1(n9929), 
            .CO0(n9929), .CO1(n5684), .S0(out_b[16]), .S1(out_b[17]));
    defparam real_a_15__I_0_2.INIT0 = "0xc33c";
    defparam real_a_15__I_0_2.INIT1 = "0xc33c";
    (* lineinfo="@5(38[18],38[33])" *) FA2 img_a_15__I_0_16 (.A0(GND_net), 
            .B0(img_a[14]), .C0(out_b_15__N_370[14]), .D0(n5680), .CI0(n5680), 
            .A1(GND_net), .B1(img_a[15]), .C1(out_b_15__N_370[15]), .D1(n10175), 
            .CI1(n10175), .CO0(n10175), .S0(out_b[14]), .S1(out_b[15]));
    defparam img_a_15__I_0_16.INIT0 = "0xc33c";
    defparam img_a_15__I_0_16.INIT1 = "0xc33c";
    (* lineinfo="@5(38[18],38[33])" *) FA2 img_a_15__I_0_14 (.A0(GND_net), 
            .B0(img_a[12]), .C0(out_b_15__N_370[12]), .D0(n5678), .CI0(n5678), 
            .A1(GND_net), .B1(img_a[13]), .C1(out_b_15__N_370[13]), .D1(n10166), 
            .CI1(n10166), .CO0(n10166), .CO1(n5680), .S0(out_b[12]), 
            .S1(out_b[13]));
    defparam img_a_15__I_0_14.INIT0 = "0xc33c";
    defparam img_a_15__I_0_14.INIT1 = "0xc33c";
    (* lineinfo="@5(38[18],38[33])" *) FA2 img_a_15__I_0_12 (.A0(GND_net), 
            .B0(img_a[10]), .C0(out_b_15__N_370[10]), .D0(n5676), .CI0(n5676), 
            .A1(GND_net), .B1(img_a[11]), .C1(out_b_15__N_370[11]), .D1(n10157), 
            .CI1(n10157), .CO0(n10157), .CO1(n5678), .S0(out_b[10]), 
            .S1(out_b[11]));
    defparam img_a_15__I_0_12.INIT0 = "0xc33c";
    defparam img_a_15__I_0_12.INIT1 = "0xc33c";
    (* lineinfo="@5(38[18],38[33])" *) FA2 img_a_15__I_0_10 (.A0(GND_net), 
            .B0(img_a[8]), .C0(out_b_15__N_370[8]), .D0(n5674), .CI0(n5674), 
            .A1(GND_net), .B1(img_a[9]), .C1(out_b_15__N_370[9]), .D1(n10148), 
            .CI1(n10148), .CO0(n10148), .CO1(n5676), .S0(out_b[8]), 
            .S1(out_b[9]));
    defparam img_a_15__I_0_10.INIT0 = "0xc33c";
    defparam img_a_15__I_0_10.INIT1 = "0xc33c";
    (* lineinfo="@5(38[18],38[33])" *) FA2 img_a_15__I_0_8 (.A0(GND_net), 
            .B0(img_a[6]), .C0(out_b_15__N_370[6]), .D0(n5672), .CI0(n5672), 
            .A1(GND_net), .B1(img_a[7]), .C1(out_b_15__N_370[7]), .D1(n10145), 
            .CI1(n10145), .CO0(n10145), .CO1(n5674), .S0(out_b[6]), 
            .S1(out_b[7]));
    defparam img_a_15__I_0_8.INIT0 = "0xc33c";
    defparam img_a_15__I_0_8.INIT1 = "0xc33c";
    (* lineinfo="@5(38[18],38[33])" *) FA2 img_a_15__I_0_6 (.A0(GND_net), 
            .B0(img_a[4]), .C0(out_b_15__N_370[4]), .D0(n5670), .CI0(n5670), 
            .A1(GND_net), .B1(img_a[5]), .C1(out_b_15__N_370[5]), .D1(n10142), 
            .CI1(n10142), .CO0(n10142), .CO1(n5672), .S0(out_b[4]), 
            .S1(out_b[5]));
    defparam img_a_15__I_0_6.INIT0 = "0xc33c";
    defparam img_a_15__I_0_6.INIT1 = "0xc33c";
    (* lineinfo="@5(38[18],38[33])" *) FA2 img_a_15__I_0_4 (.A0(GND_net), 
            .B0(img_a[2]), .C0(out_b_15__N_370[2]), .D0(n5668), .CI0(n5668), 
            .A1(GND_net), .B1(img_a[3]), .C1(out_b_15__N_370[3]), .D1(n10139), 
            .CI1(n10139), .CO0(n10139), .CO1(n5670), .S0(out_b[2]), 
            .S1(out_b[3]));
    defparam img_a_15__I_0_4.INIT0 = "0xc33c";
    defparam img_a_15__I_0_4.INIT1 = "0xc33c";
    (* lineinfo="@5(38[18],38[33])" *) FA2 img_a_15__I_0_2 (.A0(GND_net), 
            .B0(img_a[0]), .C0(out_b_15__N_370[0]), .D0(VCC_net), .A1(GND_net), 
            .B1(img_a[1]), .C1(out_b_15__N_370[1]), .D1(n10136), .CI1(n10136), 
            .CO0(n10136), .CO1(n5668), .S0(out_b[0]), .S1(out_b[1]));
    defparam img_a_15__I_0_2.INIT0 = "0xc33c";
    defparam img_a_15__I_0_2.INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@5(38[18],38[33])" *) LUT4 sub_6_inv_0_i2_1_lut (.A(img_btw[1]), 
            .Z(out_b_15__N_370[1]));
    defparam sub_6_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(38[18],38[33])" *) LUT4 sub_6_inv_0_i1_1_lut (.A(img_btw[0]), 
            .Z(out_b_15__N_370[0]));
    defparam sub_6_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(38[18],38[33])" *) LUT4 sub_6_inv_0_i4_1_lut (.A(img_btw[3]), 
            .Z(out_b_15__N_370[3]));
    defparam sub_6_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(38[18],38[33])" *) LUT4 sub_6_inv_0_i3_1_lut (.A(img_btw[2]), 
            .Z(out_b_15__N_370[2]));
    defparam sub_6_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(38[18],38[33])" *) LUT4 sub_6_inv_0_i6_1_lut (.A(img_btw[5]), 
            .Z(out_b_15__N_370[5]));
    defparam sub_6_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(38[18],38[33])" *) LUT4 sub_6_inv_0_i5_1_lut (.A(img_btw[4]), 
            .Z(out_b_15__N_370[4]));
    defparam sub_6_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(38[18],38[33])" *) LUT4 sub_6_inv_0_i8_1_lut (.A(img_btw[7]), 
            .Z(out_b_15__N_370[7]));
    defparam sub_6_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(38[18],38[33])" *) LUT4 sub_6_inv_0_i7_1_lut (.A(img_btw[6]), 
            .Z(out_b_15__N_370[6]));
    defparam sub_6_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(38[18],38[33])" *) LUT4 sub_6_inv_0_i10_1_lut (.A(img_btw[9]), 
            .Z(out_b_15__N_370[9]));
    defparam sub_6_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(38[18],38[33])" *) LUT4 sub_6_inv_0_i9_1_lut (.A(img_btw[8]), 
            .Z(out_b_15__N_370[8]));
    defparam sub_6_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(38[18],38[33])" *) LUT4 sub_6_inv_0_i12_1_lut (.A(img_btw[11]), 
            .Z(out_b_15__N_370[11]));
    defparam sub_6_inv_0_i12_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(38[18],38[33])" *) LUT4 sub_6_inv_0_i11_1_lut (.A(img_btw[10]), 
            .Z(out_b_15__N_370[10]));
    defparam sub_6_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(38[18],38[33])" *) LUT4 sub_6_inv_0_i14_1_lut (.A(img_btw[13]), 
            .Z(out_b_15__N_370[13]));
    defparam sub_6_inv_0_i14_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(38[18],38[33])" *) LUT4 sub_6_inv_0_i13_1_lut (.A(img_btw[12]), 
            .Z(out_b_15__N_370[12]));
    defparam sub_6_inv_0_i13_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(38[18],38[33])" *) LUT4 sub_6_inv_0_i16_1_lut (.A(img_btw[15]), 
            .Z(out_b_15__N_370[15]));
    defparam sub_6_inv_0_i16_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(38[18],38[33])" *) LUT4 sub_6_inv_0_i15_1_lut (.A(img_btw[14]), 
            .Z(out_b_15__N_370[14]));
    defparam sub_6_inv_0_i15_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(37[18],37[35])" *) LUT4 sub_5_inv_0_i2_1_lut (.A(real_btw[1]), 
            .Z(out_b_31__N_114[1]));
    defparam sub_5_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(37[18],37[35])" *) LUT4 sub_5_inv_0_i1_1_lut (.A(real_btw[0]), 
            .Z(out_b_31__N_114[0]));
    defparam sub_5_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(37[18],37[35])" *) LUT4 sub_5_inv_0_i4_1_lut (.A(real_btw[3]), 
            .Z(out_b_31__N_114[3]));
    defparam sub_5_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(37[18],37[35])" *) LUT4 sub_5_inv_0_i3_1_lut (.A(real_btw[2]), 
            .Z(out_b_31__N_114[2]));
    defparam sub_5_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(37[18],37[35])" *) LUT4 sub_5_inv_0_i6_1_lut (.A(real_btw[5]), 
            .Z(out_b_31__N_114[5]));
    defparam sub_5_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(37[18],37[35])" *) LUT4 sub_5_inv_0_i5_1_lut (.A(real_btw[4]), 
            .Z(out_b_31__N_114[4]));
    defparam sub_5_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(37[18],37[35])" *) LUT4 sub_5_inv_0_i8_1_lut (.A(real_btw[7]), 
            .Z(out_b_31__N_114[7]));
    defparam sub_5_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(37[18],37[35])" *) LUT4 sub_5_inv_0_i7_1_lut (.A(real_btw[6]), 
            .Z(out_b_31__N_114[6]));
    defparam sub_5_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(37[18],37[35])" *) LUT4 sub_5_inv_0_i10_1_lut (.A(real_btw[9]), 
            .Z(out_b_31__N_114[9]));
    defparam sub_5_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(37[18],37[35])" *) LUT4 sub_5_inv_0_i9_1_lut (.A(real_btw[8]), 
            .Z(out_b_31__N_114[8]));
    defparam sub_5_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(37[18],37[35])" *) LUT4 sub_5_inv_0_i12_1_lut (.A(real_btw[11]), 
            .Z(out_b_31__N_114[11]));
    defparam sub_5_inv_0_i12_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(37[18],37[35])" *) LUT4 sub_5_inv_0_i11_1_lut (.A(real_btw[10]), 
            .Z(out_b_31__N_114[10]));
    defparam sub_5_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(37[18],37[35])" *) LUT4 sub_5_inv_0_i14_1_lut (.A(real_btw[13]), 
            .Z(out_b_31__N_114[13]));
    defparam sub_5_inv_0_i14_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(37[18],37[35])" *) LUT4 sub_5_inv_0_i13_1_lut (.A(real_btw[12]), 
            .Z(out_b_31__N_114[12]));
    defparam sub_5_inv_0_i13_1_lut.INIT = "0x5555";
    (* lut_function="(!((B)+!A))", lineinfo="@5(33[18],33[35])" *) LUT4 i4800_2_lut (.A(real_btw[6]), 
            .B(fft_load_c), .Z(n5241));
    defparam i4800_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(33[18],33[35])" *) LUT4 i4487_3_lut (.A(real_a[6]), 
            .B(din_c_6), .C(fft_load_c), .Z(n5240));
    defparam i4487_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@5(33[18],33[35])" *) LUT4 i4802_2_lut (.A(real_btw[5]), 
            .B(fft_load_c), .Z(n5243));
    defparam i4802_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(33[18],33[35])" *) LUT4 i4489_3_lut (.A(real_a[5]), 
            .B(din_c_5), .C(fft_load_c), .Z(n5242));
    defparam i4489_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))", lineinfo="@5(37[18],37[35])" *) LUT4 sub_5_inv_0_i16_1_lut (.A(real_btw[15]), 
            .Z(out_b_31__N_114[15]));
    defparam sub_5_inv_0_i16_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(37[18],37[35])" *) LUT4 sub_5_inv_0_i15_1_lut (.A(real_btw[14]), 
            .Z(out_b_31__N_114[14]));
    defparam sub_5_inv_0_i15_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=2, LSE_RCOL=29, LSE_LLINE=23, LSE_RLINE=28, lineinfo="@5(23[2],28[29])" *) cmplxmult tw_mult ({img_b}, 
            {img_tw}, {img_btw}, {real_b}, {real_btw}, {real_tw});
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module cmplxmult
//

module cmplxmult (input [15:0]img_b, input [15:0]img_tw, output [15:0]img_btw, 
            input [15:0]real_b, output [15:0]real_btw, input [15:0]real_tw);
    
    wire [15:0]ia_ib;
    wire [15:0]real_btw_15__N_719;
    
    (* lut_function="(!(A))", lineinfo="@6(18[30],18[43])" *) LUT4 sub_3_inv_0_i1_1_lut (.A(ia_ib[0]), 
            .Z(real_btw_15__N_719[0]));
    defparam sub_3_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@6(18[30],18[43])" *) LUT4 sub_3_inv_0_i3_1_lut (.A(ia_ib[2]), 
            .Z(real_btw_15__N_719[2]));
    defparam sub_3_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@6(18[30],18[43])" *) LUT4 sub_3_inv_0_i2_1_lut (.A(ia_ib[1]), 
            .Z(real_btw_15__N_719[1]));
    defparam sub_3_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@6(18[30],18[43])" *) LUT4 sub_3_inv_0_i5_1_lut (.A(ia_ib[4]), 
            .Z(real_btw_15__N_719[4]));
    defparam sub_3_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@6(18[30],18[43])" *) LUT4 sub_3_inv_0_i4_1_lut (.A(ia_ib[3]), 
            .Z(real_btw_15__N_719[3]));
    defparam sub_3_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@6(18[30],18[43])" *) LUT4 sub_3_inv_0_i7_1_lut (.A(ia_ib[6]), 
            .Z(real_btw_15__N_719[6]));
    defparam sub_3_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@6(18[30],18[43])" *) LUT4 sub_3_inv_0_i6_1_lut (.A(ia_ib[5]), 
            .Z(real_btw_15__N_719[5]));
    defparam sub_3_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@6(18[30],18[43])" *) LUT4 sub_3_inv_0_i9_1_lut (.A(ia_ib[8]), 
            .Z(real_btw_15__N_719[8]));
    defparam sub_3_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@6(18[30],18[43])" *) LUT4 sub_3_inv_0_i8_1_lut (.A(ia_ib[7]), 
            .Z(real_btw_15__N_719[7]));
    defparam sub_3_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@6(18[30],18[43])" *) LUT4 sub_3_inv_0_i11_1_lut (.A(ia_ib[10]), 
            .Z(real_btw_15__N_719[10]));
    defparam sub_3_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@6(18[30],18[43])" *) LUT4 sub_3_inv_0_i10_1_lut (.A(ia_ib[9]), 
            .Z(real_btw_15__N_719[9]));
    defparam sub_3_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@6(18[30],18[43])" *) LUT4 sub_3_inv_0_i13_1_lut (.A(ia_ib[12]), 
            .Z(real_btw_15__N_719[12]));
    defparam sub_3_inv_0_i13_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@6(18[30],18[43])" *) LUT4 sub_3_inv_0_i12_1_lut (.A(ia_ib[11]), 
            .Z(real_btw_15__N_719[11]));
    defparam sub_3_inv_0_i12_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@6(18[30],18[43])" *) LUT4 sub_3_inv_0_i15_1_lut (.A(ia_ib[14]), 
            .Z(real_btw_15__N_719[14]));
    defparam sub_3_inv_0_i15_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@6(18[30],18[43])" *) LUT4 sub_3_inv_0_i14_1_lut (.A(ia_ib[13]), 
            .Z(real_btw_15__N_719[13]));
    defparam sub_3_inv_0_i14_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@6(18[30],18[43])" *) LUT4 sub_3_inv_0_i16_1_lut (.A(ia_ib[15]), 
            .Z(real_btw_15__N_719[15]));
    defparam sub_3_inv_0_i16_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=39, LSE_RCOL=86, LSE_LLINE=16, LSE_RLINE=16, lineinfo="@6(16[39],16[86])" *) multiply mult4 ({ia_ib}, 
            {img_b}, {img_tw});
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=39, LSE_RCOL=87, LSE_LLINE=14, LSE_RLINE=14, lineinfo="@6(14[39],14[87])" *) multiply_U18 mult2 ({ia_ib}, 
            {img_btw}, {real_b}, {img_tw});
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=39, LSE_RCOL=88, LSE_LLINE=13, LSE_RLINE=13, lineinfo="@6(13[39],13[88])" *) multiply_U19 mult1 ({real_btw_15__N_719}, 
            {real_btw}, {real_b}, {real_tw});
    
endmodule

//
// Verilog Description of module multiply
//

module multiply (output [15:0]ia_ib, input [15:0]img_b, input [15:0]img_tw);
    
    wire [31:0]prod_full;
    
    wire n5473, n9998, GND_net, n5475, n5471, n9983, n5469, n9968, 
        n5467, n9953, n9941, n5481, n10055, n5479, n10043, n5477, 
        n10028, n10013;
    
    (* lineinfo="@11(13[25],13[95])" *) FA2 prod_full_30__I_0_9 (.A0(GND_net), 
            .B0(prod_full[22]), .C0(prod_full[7]), .D0(n5473), .CI0(n5473), 
            .A1(GND_net), .B1(prod_full[23]), .C1(prod_full[8]), .D1(n9998), 
            .CI1(n9998), .CO0(n9998), .CO1(n5475), .S0(ia_ib[7]), .S1(ia_ib[8]));
    defparam prod_full_30__I_0_9.INIT0 = "0xc33c";
    defparam prod_full_30__I_0_9.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 prod_full_30__I_0_7 (.A0(GND_net), 
            .B0(prod_full[20]), .C0(prod_full[5]), .D0(n5471), .CI0(n5471), 
            .A1(GND_net), .B1(prod_full[21]), .C1(prod_full[6]), .D1(n9983), 
            .CI1(n9983), .CO0(n9983), .CO1(n5473), .S0(ia_ib[5]), .S1(ia_ib[6]));
    defparam prod_full_30__I_0_7.INIT0 = "0xc33c";
    defparam prod_full_30__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 prod_full_30__I_0_5 (.A0(GND_net), 
            .B0(prod_full[18]), .C0(prod_full[3]), .D0(n5469), .CI0(n5469), 
            .A1(GND_net), .B1(prod_full[19]), .C1(prod_full[4]), .D1(n9968), 
            .CI1(n9968), .CO0(n9968), .CO1(n5471), .S0(ia_ib[3]), .S1(ia_ib[4]));
    defparam prod_full_30__I_0_5.INIT0 = "0xc33c";
    defparam prod_full_30__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 prod_full_30__I_0_3 (.A0(GND_net), 
            .B0(prod_full[16]), .C0(prod_full[1]), .D0(n5467), .CI0(n5467), 
            .A1(GND_net), .B1(prod_full[17]), .C1(prod_full[2]), .D1(n9953), 
            .CI1(n9953), .CO0(n9953), .CO1(n5469), .S0(ia_ib[1]), .S1(ia_ib[2]));
    defparam prod_full_30__I_0_3.INIT0 = "0xc33c";
    defparam prod_full_30__I_0_3.INIT1 = "0xc33c";
    (* lineinfo="@11(12[24],12[29])" *) MAC16 img_b_0__I_0 (.CLK(GND_net), 
            .CE(GND_net), .C15(GND_net), .C14(GND_net), .C13(GND_net), 
            .C12(GND_net), .C11(GND_net), .C10(GND_net), .C9(GND_net), 
            .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
            .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), 
            .C0(GND_net), .A15(img_b[15]), .A14(img_b[14]), .A13(img_b[13]), 
            .A12(img_b[12]), .A11(img_b[11]), .A10(img_b[10]), .A9(img_b[9]), 
            .A8(img_b[8]), .A7(img_b[7]), .A6(img_b[6]), .A5(img_b[5]), 
            .A4(img_b[4]), .A3(img_b[3]), .A2(img_b[2]), .A1(img_b[1]), 
            .A0(img_b[0]), .B15(img_tw[15]), .B14(img_tw[14]), .B13(img_tw[13]), 
            .B12(img_tw[12]), .B11(img_tw[11]), .B10(img_tw[10]), .B9(img_tw[9]), 
            .B8(img_tw[8]), .B7(img_tw[7]), .B6(img_tw[6]), .B5(img_tw[5]), 
            .B4(img_tw[4]), .B3(img_tw[3]), .B2(img_tw[2]), .B1(img_tw[1]), 
            .B0(img_tw[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
            .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
            .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), 
            .D4(GND_net), .D3(GND_net), .D2(GND_net), .D1(GND_net), 
            .D0(GND_net), .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), 
            .DHOLD(GND_net), .IRSTTOP(GND_net), .IRSTBOT(GND_net), .ORSTTOP(GND_net), 
            .ORSTBOT(GND_net), .OLOADTOP(GND_net), .OLOADBOT(GND_net), 
            .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), 
            .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), 
            .O30(prod_full[30]), .O29(prod_full[29]), .O28(prod_full[28]), 
            .O27(prod_full[27]), .O26(prod_full[26]), .O25(prod_full[25]), 
            .O24(prod_full[24]), .O23(prod_full[23]), .O22(prod_full[22]), 
            .O21(prod_full[21]), .O20(prod_full[20]), .O19(prod_full[19]), 
            .O18(prod_full[18]), .O17(prod_full[17]), .O16(prod_full[16]), 
            .O15(prod_full[15]), .O14(prod_full[14]), .O13(prod_full[13]), 
            .O12(prod_full[12]), .O11(prod_full[11]), .O10(prod_full[10]), 
            .O9(prod_full[9]), .O8(prod_full[8]), .O7(prod_full[7]), .O6(prod_full[6]), 
            .O5(prod_full[5]), .O4(prod_full[4]), .O3(prod_full[3]), .O2(prod_full[2]), 
            .O1(prod_full[1]), .O0(prod_full[0]));
    defparam img_b_0__I_0.NEG_TRIGGER = "0b0";
    defparam img_b_0__I_0.A_REG = "0b0";
    defparam img_b_0__I_0.B_REG = "0b0";
    defparam img_b_0__I_0.C_REG = "0b0";
    defparam img_b_0__I_0.D_REG = "0b0";
    defparam img_b_0__I_0.TOP_8x8_MULT_REG = "0b0";
    defparam img_b_0__I_0.BOT_8x8_MULT_REG = "0b0";
    defparam img_b_0__I_0.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam img_b_0__I_0.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam img_b_0__I_0.TOPOUTPUT_SELECT = "0b11";
    defparam img_b_0__I_0.TOPADDSUB_LOWERINPUT = "0b00";
    defparam img_b_0__I_0.TOPADDSUB_UPPERINPUT = "0b0";
    defparam img_b_0__I_0.TOPADDSUB_CARRYSELECT = "0b00";
    defparam img_b_0__I_0.BOTOUTPUT_SELECT = "0b11";
    defparam img_b_0__I_0.BOTADDSUB_LOWERINPUT = "0b00";
    defparam img_b_0__I_0.BOTADDSUB_UPPERINPUT = "0b0";
    defparam img_b_0__I_0.BOTADDSUB_CARRYSELECT = "0b00";
    defparam img_b_0__I_0.MODE_8x8 = "0b0";
    defparam img_b_0__I_0.A_SIGNED = "0b0";
    defparam img_b_0__I_0.B_SIGNED = "0b0";
    (* lineinfo="@11(13[25],13[95])" *) FA2 prod_full_30__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(prod_full[15]), 
            .C1(prod_full[0]), .D1(n9941), .CI1(n9941), .CO0(n9941), 
            .CO1(n5467), .S1(ia_ib[0]));
    defparam prod_full_30__I_0_1.INIT0 = "0xc33c";
    defparam prod_full_30__I_0_1.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 prod_full_30__I_0_17 (.A0(GND_net), 
            .B0(prod_full[30]), .C0(GND_net), .D0(n5481), .CI0(n5481), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n10055), .CI1(n10055), 
            .CO0(n10055), .S0(ia_ib[15]));
    defparam prod_full_30__I_0_17.INIT0 = "0xc33c";
    defparam prod_full_30__I_0_17.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 prod_full_30__I_0_15 (.A0(GND_net), 
            .B0(prod_full[28]), .C0(prod_full[13]), .D0(n5479), .CI0(n5479), 
            .A1(GND_net), .B1(prod_full[29]), .C1(prod_full[14]), .D1(n10043), 
            .CI1(n10043), .CO0(n10043), .CO1(n5481), .S0(ia_ib[13]), 
            .S1(ia_ib[14]));
    defparam prod_full_30__I_0_15.INIT0 = "0xc33c";
    defparam prod_full_30__I_0_15.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 prod_full_30__I_0_13 (.A0(GND_net), 
            .B0(prod_full[26]), .C0(prod_full[11]), .D0(n5477), .CI0(n5477), 
            .A1(GND_net), .B1(prod_full[27]), .C1(prod_full[12]), .D1(n10028), 
            .CI1(n10028), .CO0(n10028), .CO1(n5479), .S0(ia_ib[11]), 
            .S1(ia_ib[12]));
    defparam prod_full_30__I_0_13.INIT0 = "0xc33c";
    defparam prod_full_30__I_0_13.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 prod_full_30__I_0_11 (.A0(GND_net), 
            .B0(prod_full[24]), .C0(prod_full[9]), .D0(n5475), .CI0(n5475), 
            .A1(GND_net), .B1(prod_full[25]), .C1(prod_full[10]), .D1(n10013), 
            .CI1(n10013), .CO0(n10013), .CO1(n5477), .S0(ia_ib[9]), 
            .S1(ia_ib[10]));
    defparam prod_full_30__I_0_11.INIT0 = "0xc33c";
    defparam prod_full_30__I_0_11.INIT1 = "0xc33c";
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module multiply_U18
//

module multiply_U18 (input [15:0]ia_ib, output [15:0]img_btw, input [15:0]real_b, 
            input [15:0]img_tw);
    
    wire [31:0]prod_full;
    
    wire n5655, n10178, GND_net, n5269, n5653, n10169, n5267, 
        n5268, n5651, n10160, n5265, n5266, n5649, n10151, n5263, 
        n5264, n5647, n10115, n5261, n5262, n5645, n10106, n5259, 
        n5260, n5643, n10097, n5257, n5258, n5641, n10088, n5255, 
        n5256, n10079, n5254, n5538, n10181, n5536, n10172, n5534, 
        n10163, n5532, n10154, n5530, n10118, n5528, n10109, n5526, 
        n10100, n5524, n10091, n10082;
    
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4504_17 (.A0(GND_net), .B0(n5269), 
            .C0(ia_ib[15]), .D0(n5655), .CI0(n5655), .A1(GND_net), .B1(GND_net), 
            .C1(GND_net), .D1(n10178), .CI1(n10178), .CO0(n10178), .S0(img_btw[15]));
    defparam add_4504_17.INIT0 = "0xc33c";
    defparam add_4504_17.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4504_15 (.A0(GND_net), .B0(n5267), 
            .C0(ia_ib[13]), .D0(n5653), .CI0(n5653), .A1(GND_net), .B1(n5268), 
            .C1(ia_ib[14]), .D1(n10169), .CI1(n10169), .CO0(n10169), 
            .CO1(n5655), .S0(img_btw[13]), .S1(img_btw[14]));
    defparam add_4504_15.INIT0 = "0xc33c";
    defparam add_4504_15.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4504_13 (.A0(GND_net), .B0(n5265), 
            .C0(ia_ib[11]), .D0(n5651), .CI0(n5651), .A1(GND_net), .B1(n5266), 
            .C1(ia_ib[12]), .D1(n10160), .CI1(n10160), .CO0(n10160), 
            .CO1(n5653), .S0(img_btw[11]), .S1(img_btw[12]));
    defparam add_4504_13.INIT0 = "0xc33c";
    defparam add_4504_13.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4504_11 (.A0(GND_net), .B0(n5263), 
            .C0(ia_ib[9]), .D0(n5649), .CI0(n5649), .A1(GND_net), .B1(n5264), 
            .C1(ia_ib[10]), .D1(n10151), .CI1(n10151), .CO0(n10151), 
            .CO1(n5651), .S0(img_btw[9]), .S1(img_btw[10]));
    defparam add_4504_11.INIT0 = "0xc33c";
    defparam add_4504_11.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4504_9 (.A0(GND_net), .B0(n5261), 
            .C0(ia_ib[7]), .D0(n5647), .CI0(n5647), .A1(GND_net), .B1(n5262), 
            .C1(ia_ib[8]), .D1(n10115), .CI1(n10115), .CO0(n10115), 
            .CO1(n5649), .S0(img_btw[7]), .S1(img_btw[8]));
    defparam add_4504_9.INIT0 = "0xc33c";
    defparam add_4504_9.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4504_7 (.A0(GND_net), .B0(n5259), 
            .C0(ia_ib[5]), .D0(n5645), .CI0(n5645), .A1(GND_net), .B1(n5260), 
            .C1(ia_ib[6]), .D1(n10106), .CI1(n10106), .CO0(n10106), 
            .CO1(n5647), .S0(img_btw[5]), .S1(img_btw[6]));
    defparam add_4504_7.INIT0 = "0xc33c";
    defparam add_4504_7.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4504_5 (.A0(GND_net), .B0(n5257), 
            .C0(ia_ib[3]), .D0(n5643), .CI0(n5643), .A1(GND_net), .B1(n5258), 
            .C1(ia_ib[4]), .D1(n10097), .CI1(n10097), .CO0(n10097), 
            .CO1(n5645), .S0(img_btw[3]), .S1(img_btw[4]));
    defparam add_4504_5.INIT0 = "0xc33c";
    defparam add_4504_5.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4504_3 (.A0(GND_net), .B0(n5255), 
            .C0(ia_ib[1]), .D0(n5641), .CI0(n5641), .A1(GND_net), .B1(n5256), 
            .C1(ia_ib[2]), .D1(n10088), .CI1(n10088), .CO0(n10088), 
            .CO1(n5643), .S0(img_btw[1]), .S1(img_btw[2]));
    defparam add_4504_3.INIT0 = "0xc33c";
    defparam add_4504_3.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4504_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(n5254), .C1(ia_ib[0]), .D1(n10079), 
            .CI1(n10079), .CO0(n10079), .CO1(n5641), .S1(img_btw[0]));
    defparam add_4504_1.INIT0 = "0xc33c";
    defparam add_4504_1.INIT1 = "0xc33c";
    (* lineinfo="@11(12[24],12[29])" *) MAC16 real_b_0__I_0 (.CLK(GND_net), 
            .CE(GND_net), .C15(GND_net), .C14(GND_net), .C13(GND_net), 
            .C12(GND_net), .C11(GND_net), .C10(GND_net), .C9(GND_net), 
            .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
            .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), 
            .C0(GND_net), .A15(real_b[15]), .A14(real_b[14]), .A13(real_b[13]), 
            .A12(real_b[12]), .A11(real_b[11]), .A10(real_b[10]), .A9(real_b[9]), 
            .A8(real_b[8]), .A7(real_b[7]), .A6(real_b[6]), .A5(real_b[5]), 
            .A4(real_b[4]), .A3(real_b[3]), .A2(real_b[2]), .A1(real_b[1]), 
            .A0(real_b[0]), .B15(img_tw[15]), .B14(img_tw[14]), .B13(img_tw[13]), 
            .B12(img_tw[12]), .B11(img_tw[11]), .B10(img_tw[10]), .B9(img_tw[9]), 
            .B8(img_tw[8]), .B7(img_tw[7]), .B6(img_tw[6]), .B5(img_tw[5]), 
            .B4(img_tw[4]), .B3(img_tw[3]), .B2(img_tw[2]), .B1(img_tw[1]), 
            .B0(img_tw[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
            .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
            .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), 
            .D4(GND_net), .D3(GND_net), .D2(GND_net), .D1(GND_net), 
            .D0(GND_net), .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), 
            .DHOLD(GND_net), .IRSTTOP(GND_net), .IRSTBOT(GND_net), .ORSTTOP(GND_net), 
            .ORSTBOT(GND_net), .OLOADTOP(GND_net), .OLOADBOT(GND_net), 
            .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), 
            .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), 
            .O30(prod_full[30]), .O29(prod_full[29]), .O28(prod_full[28]), 
            .O27(prod_full[27]), .O26(prod_full[26]), .O25(prod_full[25]), 
            .O24(prod_full[24]), .O23(prod_full[23]), .O22(prod_full[22]), 
            .O21(prod_full[21]), .O20(prod_full[20]), .O19(prod_full[19]), 
            .O18(prod_full[18]), .O17(prod_full[17]), .O16(prod_full[16]), 
            .O15(prod_full[15]), .O14(prod_full[14]), .O13(prod_full[13]), 
            .O12(prod_full[12]), .O11(prod_full[11]), .O10(prod_full[10]), 
            .O9(prod_full[9]), .O8(prod_full[8]), .O7(prod_full[7]), .O6(prod_full[6]), 
            .O5(prod_full[5]), .O4(prod_full[4]), .O3(prod_full[3]), .O2(prod_full[2]), 
            .O1(prod_full[1]), .O0(prod_full[0]));
    defparam real_b_0__I_0.NEG_TRIGGER = "0b0";
    defparam real_b_0__I_0.A_REG = "0b0";
    defparam real_b_0__I_0.B_REG = "0b0";
    defparam real_b_0__I_0.C_REG = "0b0";
    defparam real_b_0__I_0.D_REG = "0b0";
    defparam real_b_0__I_0.TOP_8x8_MULT_REG = "0b0";
    defparam real_b_0__I_0.BOT_8x8_MULT_REG = "0b0";
    defparam real_b_0__I_0.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam real_b_0__I_0.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam real_b_0__I_0.TOPOUTPUT_SELECT = "0b11";
    defparam real_b_0__I_0.TOPADDSUB_LOWERINPUT = "0b00";
    defparam real_b_0__I_0.TOPADDSUB_UPPERINPUT = "0b0";
    defparam real_b_0__I_0.TOPADDSUB_CARRYSELECT = "0b00";
    defparam real_b_0__I_0.BOTOUTPUT_SELECT = "0b11";
    defparam real_b_0__I_0.BOTADDSUB_LOWERINPUT = "0b00";
    defparam real_b_0__I_0.BOTADDSUB_UPPERINPUT = "0b0";
    defparam real_b_0__I_0.BOTADDSUB_CARRYSELECT = "0b00";
    defparam real_b_0__I_0.MODE_8x8 = "0b0";
    defparam real_b_0__I_0.A_SIGNED = "0b0";
    defparam real_b_0__I_0.B_SIGNED = "0b0";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_1_add_5_2_add_1_2_add_1_17 (.A0(GND_net), 
            .B0(GND_net), .C0(prod_full[30]), .D0(n5538), .CI0(n5538), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n10181), .CI1(n10181), 
            .CO0(n10181), .S0(n5269));
    defparam add_4_add_1_add_5_2_add_1_2_add_1_17.INIT0 = "0xc33c";
    defparam add_4_add_1_add_5_2_add_1_2_add_1_17.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_1_add_5_2_add_1_2_add_1_15 (.A0(GND_net), 
            .B0(prod_full[13]), .C0(prod_full[28]), .D0(n5536), .CI0(n5536), 
            .A1(GND_net), .B1(prod_full[14]), .C1(prod_full[29]), .D1(n10172), 
            .CI1(n10172), .CO0(n10172), .CO1(n5538), .S0(n5267), .S1(n5268));
    defparam add_4_add_1_add_5_2_add_1_2_add_1_15.INIT0 = "0xc33c";
    defparam add_4_add_1_add_5_2_add_1_2_add_1_15.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_1_add_5_2_add_1_2_add_1_13 (.A0(GND_net), 
            .B0(prod_full[11]), .C0(prod_full[26]), .D0(n5534), .CI0(n5534), 
            .A1(GND_net), .B1(prod_full[12]), .C1(prod_full[27]), .D1(n10163), 
            .CI1(n10163), .CO0(n10163), .CO1(n5536), .S0(n5265), .S1(n5266));
    defparam add_4_add_1_add_5_2_add_1_2_add_1_13.INIT0 = "0xc33c";
    defparam add_4_add_1_add_5_2_add_1_2_add_1_13.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_1_add_5_2_add_1_2_add_1_11 (.A0(GND_net), 
            .B0(prod_full[9]), .C0(prod_full[24]), .D0(n5532), .CI0(n5532), 
            .A1(GND_net), .B1(prod_full[10]), .C1(prod_full[25]), .D1(n10154), 
            .CI1(n10154), .CO0(n10154), .CO1(n5534), .S0(n5263), .S1(n5264));
    defparam add_4_add_1_add_5_2_add_1_2_add_1_11.INIT0 = "0xc33c";
    defparam add_4_add_1_add_5_2_add_1_2_add_1_11.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_1_add_5_2_add_1_2_add_1_9 (.A0(GND_net), 
            .B0(prod_full[7]), .C0(prod_full[22]), .D0(n5530), .CI0(n5530), 
            .A1(GND_net), .B1(prod_full[8]), .C1(prod_full[23]), .D1(n10118), 
            .CI1(n10118), .CO0(n10118), .CO1(n5532), .S0(n5261), .S1(n5262));
    defparam add_4_add_1_add_5_2_add_1_2_add_1_9.INIT0 = "0xc33c";
    defparam add_4_add_1_add_5_2_add_1_2_add_1_9.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_1_add_5_2_add_1_2_add_1_7 (.A0(GND_net), 
            .B0(prod_full[5]), .C0(prod_full[20]), .D0(n5528), .CI0(n5528), 
            .A1(GND_net), .B1(prod_full[6]), .C1(prod_full[21]), .D1(n10109), 
            .CI1(n10109), .CO0(n10109), .CO1(n5530), .S0(n5259), .S1(n5260));
    defparam add_4_add_1_add_5_2_add_1_2_add_1_7.INIT0 = "0xc33c";
    defparam add_4_add_1_add_5_2_add_1_2_add_1_7.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_1_add_5_2_add_1_2_add_1_5 (.A0(GND_net), 
            .B0(prod_full[3]), .C0(prod_full[18]), .D0(n5526), .CI0(n5526), 
            .A1(GND_net), .B1(prod_full[4]), .C1(prod_full[19]), .D1(n10100), 
            .CI1(n10100), .CO0(n10100), .CO1(n5528), .S0(n5257), .S1(n5258));
    defparam add_4_add_1_add_5_2_add_1_2_add_1_5.INIT0 = "0xc33c";
    defparam add_4_add_1_add_5_2_add_1_2_add_1_5.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_1_add_5_2_add_1_2_add_1_3 (.A0(GND_net), 
            .B0(prod_full[1]), .C0(prod_full[16]), .D0(n5524), .CI0(n5524), 
            .A1(GND_net), .B1(prod_full[2]), .C1(prod_full[17]), .D1(n10091), 
            .CI1(n10091), .CO0(n10091), .CO1(n5526), .S0(n5255), .S1(n5256));
    defparam add_4_add_1_add_5_2_add_1_2_add_1_3.INIT0 = "0xc33c";
    defparam add_4_add_1_add_5_2_add_1_2_add_1_3.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_1_add_5_2_add_1_2_add_1_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(prod_full[0]), 
            .C1(prod_full[15]), .D1(n10082), .CI1(n10082), .CO0(n10082), 
            .CO1(n5524), .S1(n5254));
    defparam add_4_add_1_add_5_2_add_1_2_add_1_1.INIT0 = "0xc33c";
    defparam add_4_add_1_add_5_2_add_1_2_add_1_1.INIT1 = "0xc33c";
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module multiply_U19
//

module multiply_U19 (input [15:0]real_btw_15__N_719, output [15:0]real_btw, 
            input [15:0]real_b, input [15:0]real_tw);
    
    wire [31:0]prod_full;
    
    wire n5581, n9989, GND_net;
    wire [15:0]n5361;
    
    wire n5583, n5579, n9974, n5577, n9959, n5575, n9944, n9932, 
        n5621, n10040, n5395;
    wire [14:0]n5379;
    
    wire n5619, n10025, n5617, n10010, n5615, n9995, n5613, n9980, 
        n5611, n9965, n5609, n9950, n9938, VCC_net, n5606, n10052, 
        n5604, n10037, n5602, n10022, n5600, n10007, n5598, n9992, 
        n5596, n9977, n5594, n9962, n5592, n9947, n9935, n5589, 
        n10049, n5587, n10034, n5585, n10019, n10004;
    
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4500_9 (.A0(GND_net), .B0(n5361[7]), 
            .C0(real_btw_15__N_719[7]), .D0(n5581), .CI0(n5581), .A1(GND_net), 
            .B1(n5361[8]), .C1(real_btw_15__N_719[8]), .D1(n9989), .CI1(n9989), 
            .CO0(n9989), .CO1(n5583), .S0(real_btw[7]), .S1(real_btw[8]));
    defparam add_4500_9.INIT0 = "0xc33c";
    defparam add_4500_9.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4500_7 (.A0(GND_net), .B0(n5361[5]), 
            .C0(real_btw_15__N_719[5]), .D0(n5579), .CI0(n5579), .A1(GND_net), 
            .B1(n5361[6]), .C1(real_btw_15__N_719[6]), .D1(n9974), .CI1(n9974), 
            .CO0(n9974), .CO1(n5581), .S0(real_btw[5]), .S1(real_btw[6]));
    defparam add_4500_7.INIT0 = "0xc33c";
    defparam add_4500_7.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4500_5 (.A0(GND_net), .B0(n5361[3]), 
            .C0(real_btw_15__N_719[3]), .D0(n5577), .CI0(n5577), .A1(GND_net), 
            .B1(n5361[4]), .C1(real_btw_15__N_719[4]), .D1(n9959), .CI1(n9959), 
            .CO0(n9959), .CO1(n5579), .S0(real_btw[3]), .S1(real_btw[4]));
    defparam add_4500_5.INIT0 = "0xc33c";
    defparam add_4500_5.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4500_3 (.A0(GND_net), .B0(n5361[1]), 
            .C0(real_btw_15__N_719[1]), .D0(n5575), .CI0(n5575), .A1(GND_net), 
            .B1(n5361[2]), .C1(real_btw_15__N_719[2]), .D1(n9944), .CI1(n9944), 
            .CO0(n9944), .CO1(n5577), .S0(real_btw[1]), .S1(real_btw[2]));
    defparam add_4500_3.INIT0 = "0xc33c";
    defparam add_4500_3.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4500_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(n5361[0]), .C1(real_btw_15__N_719[0]), 
            .D1(n9932), .CI1(n9932), .CO0(n9932), .CO1(n5575), .S1(real_btw[0]));
    defparam add_4500_1.INIT0 = "0xc33c";
    defparam add_4500_1.INIT1 = "0xc33c";
    (* lineinfo="@11(12[24],12[29])" *) MAC16 real_b_0__I_0_2 (.CLK(GND_net), 
            .CE(GND_net), .C15(GND_net), .C14(GND_net), .C13(GND_net), 
            .C12(GND_net), .C11(GND_net), .C10(GND_net), .C9(GND_net), 
            .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
            .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), 
            .C0(GND_net), .A15(real_b[15]), .A14(real_b[14]), .A13(real_b[13]), 
            .A12(real_b[12]), .A11(real_b[11]), .A10(real_b[10]), .A9(real_b[9]), 
            .A8(real_b[8]), .A7(real_b[7]), .A6(real_b[6]), .A5(real_b[5]), 
            .A4(real_b[4]), .A3(real_b[3]), .A2(real_b[2]), .A1(real_b[1]), 
            .A0(real_b[0]), .B15(real_tw[15]), .B14(real_tw[14]), .B13(real_tw[13]), 
            .B12(real_tw[12]), .B11(real_tw[11]), .B10(real_tw[10]), .B9(real_tw[9]), 
            .B8(real_tw[8]), .B7(real_tw[7]), .B6(real_tw[6]), .B5(real_tw[5]), 
            .B4(real_tw[4]), .B3(real_tw[3]), .B2(real_tw[2]), .B1(real_tw[1]), 
            .B0(real_tw[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
            .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
            .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), 
            .D4(GND_net), .D3(GND_net), .D2(GND_net), .D1(GND_net), 
            .D0(GND_net), .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), 
            .DHOLD(GND_net), .IRSTTOP(GND_net), .IRSTBOT(GND_net), .ORSTTOP(GND_net), 
            .ORSTBOT(GND_net), .OLOADTOP(GND_net), .OLOADBOT(GND_net), 
            .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), 
            .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), 
            .O30(prod_full[30]), .O29(prod_full[29]), .O28(prod_full[28]), 
            .O27(prod_full[27]), .O26(prod_full[26]), .O25(prod_full[25]), 
            .O24(prod_full[24]), .O23(prod_full[23]), .O22(prod_full[22]), 
            .O21(prod_full[21]), .O20(prod_full[20]), .O19(prod_full[19]), 
            .O18(prod_full[18]), .O17(prod_full[17]), .O16(prod_full[16]), 
            .O15(prod_full[15]), .O14(prod_full[14]), .O13(prod_full[13]), 
            .O12(prod_full[12]), .O11(prod_full[11]), .O10(prod_full[10]), 
            .O9(prod_full[9]), .O8(prod_full[8]), .O7(prod_full[7]), .O6(prod_full[6]), 
            .O5(prod_full[5]), .O4(prod_full[4]), .O3(prod_full[3]), .O2(prod_full[2]), 
            .O1(prod_full[1]), .O0(prod_full[0]));
    defparam real_b_0__I_0_2.NEG_TRIGGER = "0b0";
    defparam real_b_0__I_0_2.A_REG = "0b0";
    defparam real_b_0__I_0_2.B_REG = "0b0";
    defparam real_b_0__I_0_2.C_REG = "0b0";
    defparam real_b_0__I_0_2.D_REG = "0b0";
    defparam real_b_0__I_0_2.TOP_8x8_MULT_REG = "0b0";
    defparam real_b_0__I_0_2.BOT_8x8_MULT_REG = "0b0";
    defparam real_b_0__I_0_2.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam real_b_0__I_0_2.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam real_b_0__I_0_2.TOPOUTPUT_SELECT = "0b11";
    defparam real_b_0__I_0_2.TOPADDSUB_LOWERINPUT = "0b00";
    defparam real_b_0__I_0_2.TOPADDSUB_UPPERINPUT = "0b0";
    defparam real_b_0__I_0_2.TOPADDSUB_CARRYSELECT = "0b00";
    defparam real_b_0__I_0_2.BOTOUTPUT_SELECT = "0b11";
    defparam real_b_0__I_0_2.BOTADDSUB_LOWERINPUT = "0b00";
    defparam real_b_0__I_0_2.BOTADDSUB_UPPERINPUT = "0b0";
    defparam real_b_0__I_0_2.BOTADDSUB_CARRYSELECT = "0b00";
    defparam real_b_0__I_0_2.MODE_8x8 = "0b0";
    defparam real_b_0__I_0_2.A_SIGNED = "0b0";
    defparam real_b_0__I_0_2.B_SIGNED = "0b0";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4502_15 (.A0(GND_net), .B0(prod_full[13]), 
            .C0(GND_net), .D0(n5621), .CI0(n5621), .A1(GND_net), .B1(prod_full[14]), 
            .C1(GND_net), .D1(n10040), .CI1(n10040), .CO0(n10040), .CO1(n5395), 
            .S0(n5379[13]), .S1(n5379[14]));
    defparam add_4502_15.INIT0 = "0xc33c";
    defparam add_4502_15.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4502_13 (.A0(GND_net), .B0(prod_full[11]), 
            .C0(GND_net), .D0(n5619), .CI0(n5619), .A1(GND_net), .B1(prod_full[12]), 
            .C1(GND_net), .D1(n10025), .CI1(n10025), .CO0(n10025), .CO1(n5621), 
            .S0(n5379[11]), .S1(n5379[12]));
    defparam add_4502_13.INIT0 = "0xc33c";
    defparam add_4502_13.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4502_11 (.A0(GND_net), .B0(prod_full[9]), 
            .C0(GND_net), .D0(n5617), .CI0(n5617), .A1(GND_net), .B1(prod_full[10]), 
            .C1(GND_net), .D1(n10010), .CI1(n10010), .CO0(n10010), .CO1(n5619), 
            .S0(n5379[9]), .S1(n5379[10]));
    defparam add_4502_11.INIT0 = "0xc33c";
    defparam add_4502_11.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4502_9 (.A0(GND_net), .B0(prod_full[7]), 
            .C0(GND_net), .D0(n5615), .CI0(n5615), .A1(GND_net), .B1(prod_full[8]), 
            .C1(GND_net), .D1(n9995), .CI1(n9995), .CO0(n9995), .CO1(n5617), 
            .S0(n5379[7]), .S1(n5379[8]));
    defparam add_4502_9.INIT0 = "0xc33c";
    defparam add_4502_9.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4502_7 (.A0(GND_net), .B0(prod_full[5]), 
            .C0(GND_net), .D0(n5613), .CI0(n5613), .A1(GND_net), .B1(prod_full[6]), 
            .C1(GND_net), .D1(n9980), .CI1(n9980), .CO0(n9980), .CO1(n5615), 
            .S0(n5379[5]), .S1(n5379[6]));
    defparam add_4502_7.INIT0 = "0xc33c";
    defparam add_4502_7.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4502_5 (.A0(GND_net), .B0(prod_full[3]), 
            .C0(GND_net), .D0(n5611), .CI0(n5611), .A1(GND_net), .B1(prod_full[4]), 
            .C1(GND_net), .D1(n9965), .CI1(n9965), .CO0(n9965), .CO1(n5613), 
            .S0(n5379[3]), .S1(n5379[4]));
    defparam add_4502_5.INIT0 = "0xc33c";
    defparam add_4502_5.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4502_3 (.A0(GND_net), .B0(prod_full[1]), 
            .C0(GND_net), .D0(n5609), .CI0(n5609), .A1(GND_net), .B1(prod_full[2]), 
            .C1(GND_net), .D1(n9950), .CI1(n9950), .CO0(n9950), .CO1(n5611), 
            .S0(n5379[1]), .S1(n5379[2]));
    defparam add_4502_3.INIT0 = "0xc33c";
    defparam add_4502_3.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4502_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(prod_full[0]), .C1(VCC_net), 
            .D1(n9938), .CI1(n9938), .CO0(n9938), .CO1(n5609), .S1(n5379[0]));
    defparam add_4502_1.INIT0 = "0xc33c";
    defparam add_4502_1.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4501_17 (.A0(GND_net), .B0(n5395), 
            .C0(prod_full[30]), .D0(n5606), .CI0(n5606), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n10052), .CI1(n10052), .CO0(n10052), 
            .S0(n5361[15]));
    defparam add_4501_17.INIT0 = "0xc33c";
    defparam add_4501_17.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4501_15 (.A0(GND_net), .B0(n5379[13]), 
            .C0(prod_full[28]), .D0(n5604), .CI0(n5604), .A1(GND_net), 
            .B1(n5379[14]), .C1(prod_full[29]), .D1(n10037), .CI1(n10037), 
            .CO0(n10037), .CO1(n5606), .S0(n5361[13]), .S1(n5361[14]));
    defparam add_4501_15.INIT0 = "0xc33c";
    defparam add_4501_15.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4501_13 (.A0(GND_net), .B0(n5379[11]), 
            .C0(prod_full[26]), .D0(n5602), .CI0(n5602), .A1(GND_net), 
            .B1(n5379[12]), .C1(prod_full[27]), .D1(n10022), .CI1(n10022), 
            .CO0(n10022), .CO1(n5604), .S0(n5361[11]), .S1(n5361[12]));
    defparam add_4501_13.INIT0 = "0xc33c";
    defparam add_4501_13.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4501_11 (.A0(GND_net), .B0(n5379[9]), 
            .C0(prod_full[24]), .D0(n5600), .CI0(n5600), .A1(GND_net), 
            .B1(n5379[10]), .C1(prod_full[25]), .D1(n10007), .CI1(n10007), 
            .CO0(n10007), .CO1(n5602), .S0(n5361[9]), .S1(n5361[10]));
    defparam add_4501_11.INIT0 = "0xc33c";
    defparam add_4501_11.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4501_9 (.A0(GND_net), .B0(n5379[7]), 
            .C0(prod_full[22]), .D0(n5598), .CI0(n5598), .A1(GND_net), 
            .B1(n5379[8]), .C1(prod_full[23]), .D1(n9992), .CI1(n9992), 
            .CO0(n9992), .CO1(n5600), .S0(n5361[7]), .S1(n5361[8]));
    defparam add_4501_9.INIT0 = "0xc33c";
    defparam add_4501_9.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4501_7 (.A0(GND_net), .B0(n5379[5]), 
            .C0(prod_full[20]), .D0(n5596), .CI0(n5596), .A1(GND_net), 
            .B1(n5379[6]), .C1(prod_full[21]), .D1(n9977), .CI1(n9977), 
            .CO0(n9977), .CO1(n5598), .S0(n5361[5]), .S1(n5361[6]));
    defparam add_4501_7.INIT0 = "0xc33c";
    defparam add_4501_7.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4501_5 (.A0(GND_net), .B0(n5379[3]), 
            .C0(prod_full[18]), .D0(n5594), .CI0(n5594), .A1(GND_net), 
            .B1(n5379[4]), .C1(prod_full[19]), .D1(n9962), .CI1(n9962), 
            .CO0(n9962), .CO1(n5596), .S0(n5361[3]), .S1(n5361[4]));
    defparam add_4501_5.INIT0 = "0xc33c";
    defparam add_4501_5.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4501_3 (.A0(GND_net), .B0(n5379[1]), 
            .C0(prod_full[16]), .D0(n5592), .CI0(n5592), .A1(GND_net), 
            .B1(n5379[2]), .C1(prod_full[17]), .D1(n9947), .CI1(n9947), 
            .CO0(n9947), .CO1(n5594), .S0(n5361[1]), .S1(n5361[2]));
    defparam add_4501_3.INIT0 = "0xc33c";
    defparam add_4501_3.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4501_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(n5379[0]), .C1(prod_full[15]), 
            .D1(n9935), .CI1(n9935), .CO0(n9935), .CO1(n5592), .S1(n5361[0]));
    defparam add_4501_1.INIT0 = "0xc33c";
    defparam add_4501_1.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4500_17 (.A0(GND_net), .B0(n5361[15]), 
            .C0(real_btw_15__N_719[15]), .D0(n5589), .CI0(n5589), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n10049), .CI1(n10049), .CO0(n10049), 
            .S0(real_btw[15]));
    defparam add_4500_17.INIT0 = "0xc33c";
    defparam add_4500_17.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4500_15 (.A0(GND_net), .B0(n5361[13]), 
            .C0(real_btw_15__N_719[13]), .D0(n5587), .CI0(n5587), .A1(GND_net), 
            .B1(n5361[14]), .C1(real_btw_15__N_719[14]), .D1(n10034), 
            .CI1(n10034), .CO0(n10034), .CO1(n5589), .S0(real_btw[13]), 
            .S1(real_btw[14]));
    defparam add_4500_15.INIT0 = "0xc33c";
    defparam add_4500_15.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4500_13 (.A0(GND_net), .B0(n5361[11]), 
            .C0(real_btw_15__N_719[11]), .D0(n5585), .CI0(n5585), .A1(GND_net), 
            .B1(n5361[12]), .C1(real_btw_15__N_719[12]), .D1(n10019), 
            .CI1(n10019), .CO0(n10019), .CO1(n5587), .S0(real_btw[11]), 
            .S1(real_btw[12]));
    defparam add_4500_13.INIT0 = "0xc33c";
    defparam add_4500_13.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4500_11 (.A0(GND_net), .B0(n5361[9]), 
            .C0(real_btw_15__N_719[9]), .D0(n5583), .CI0(n5583), .A1(GND_net), 
            .B1(n5361[10]), .C1(real_btw_15__N_719[10]), .D1(n10004), 
            .CI1(n10004), .CO0(n10004), .CO1(n5585), .S0(real_btw[9]), 
            .S1(real_btw[10]));
    defparam add_4500_11.INIT0 = "0xc33c";
    defparam add_4500_11.INIT1 = "0xc33c";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module addctrl
//

module addctrl (output fft_done, input clk_c, input add_bitrev_c_0, input fft_load_c, 
            output [8:0]r0_add_a, input add_bitrev_c_1, input add_bitrev_c_2, 
            input add_bitrev_c_3, input add_bitrev_c_4, input add_bitrev_c_5, 
            input add_bitrev_c_6, input add_bitrev_c_7, input add_bitrev_c_8, 
            output read_sel, output fft_enable, output mem_write0, input fft_start_c, 
            input n608, output [8:0]r1_add_a, output [8:0]r1_add_b, output [8:0]r0_add_b, 
            input reset_c, output n44, output n43, output n46, output n45, 
            output [7:0]add_tw, output n47, output n50, output n49, 
            output n51, input n30, input n31, input n32, input n33, 
            input n34, input n36, input n37, output n7600, input n38, 
            output mem_write1);
    
    wire [8:0]fft_idx;
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    wire [8:0]add_a;
    
    wire n5520, n10133, GND_net;
    wire [8:0]fft_idx_8__N_694;
    
    wire n5518, n10130, n5516, n10127, n5514, n10124, n10121;
    wire [8:0]r0_add_a_8__N_37;
    
    wire n2640, VCC_net;
    
    (* lineinfo="@2(52[35],52[49])" *) FA2 fft_idx__532_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(fft_idx[7]), .D0(n5520), .CI0(n5520), 
            .A1(GND_net), .B1(GND_net), .C1(fft_idx[8]), .D1(n10133), 
            .CI1(n10133), .CO0(n10133), .S0(fft_idx_8__N_694[7]), .S1(fft_idx_8__N_694[8]));
    defparam fft_idx__532_add_4_9.INIT0 = "0xc33c";
    defparam fft_idx__532_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@2(52[35],52[49])" *) FA2 fft_idx__532_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(fft_idx[5]), .D0(n5518), .CI0(n5518), 
            .A1(GND_net), .B1(GND_net), .C1(fft_idx[6]), .D1(n10130), 
            .CI1(n10130), .CO0(n10130), .CO1(n5520), .S0(fft_idx_8__N_694[5]), 
            .S1(fft_idx_8__N_694[6]));
    defparam fft_idx__532_add_4_7.INIT0 = "0xc33c";
    defparam fft_idx__532_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@2(52[35],52[49])" *) FA2 fft_idx__532_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(fft_idx[3]), .D0(n5516), .CI0(n5516), 
            .A1(GND_net), .B1(GND_net), .C1(fft_idx[4]), .D1(n10127), 
            .CI1(n10127), .CO0(n10127), .CO1(n5518), .S0(fft_idx_8__N_694[3]), 
            .S1(fft_idx_8__N_694[4]));
    defparam fft_idx__532_add_4_5.INIT0 = "0xc33c";
    defparam fft_idx__532_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@2(52[35],52[49])" *) FA2 fft_idx__532_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(fft_idx[1]), .D0(n5514), .CI0(n5514), 
            .A1(GND_net), .B1(GND_net), .C1(fft_idx[2]), .D1(n10124), 
            .CI1(n10124), .CO0(n10124), .CO1(n5516), .S0(fft_idx_8__N_694[1]), 
            .S1(fft_idx_8__N_694[2]));
    defparam fft_idx__532_add_4_3.INIT0 = "0xc33c";
    defparam fft_idx__532_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@2(52[35],52[49])" *) FA2 fft_idx__532_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(fft_done), 
            .C1(fft_idx[0]), .D1(n10121), .CI1(n10121), .CO0(n10121), 
            .CO1(n5514), .S1(fft_idx_8__N_694[0]));
    defparam fft_idx__532_add_4_1.INIT0 = "0xc33c";
    defparam fft_idx__532_add_4_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@2(52[35],52[49])" *) FD1P3XZ fft_idx__532__i7 (.D(fft_idx_8__N_694[7]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(fft_idx[7]));
    defparam fft_idx__532__i7.REGSET = "RESET";
    defparam fft_idx__532__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(52[35],52[49])" *) FD1P3XZ fft_idx__532__i6 (.D(fft_idx_8__N_694[6]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(fft_idx[6]));
    defparam fft_idx__532__i6.REGSET = "RESET";
    defparam fft_idx__532__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(52[35],52[49])" *) FD1P3XZ fft_idx__532__i5 (.D(fft_idx_8__N_694[5]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(fft_idx[5]));
    defparam fft_idx__532__i5.REGSET = "RESET";
    defparam fft_idx__532__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(52[35],52[49])" *) FD1P3XZ fft_idx__532__i4 (.D(fft_idx_8__N_694[4]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(fft_idx[4]));
    defparam fft_idx__532__i4.REGSET = "RESET";
    defparam fft_idx__532__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(52[35],52[49])" *) FD1P3XZ fft_idx__532__i3 (.D(fft_idx_8__N_694[3]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(fft_idx[3]));
    defparam fft_idx__532__i3.REGSET = "RESET";
    defparam fft_idx__532__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(52[35],52[49])" *) FD1P3XZ fft_idx__532__i2 (.D(fft_idx_8__N_694[2]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(fft_idx[2]));
    defparam fft_idx__532__i2.REGSET = "RESET";
    defparam fft_idx__532__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(52[35],52[49])" *) FD1P3XZ fft_idx__532__i1 (.D(fft_idx_8__N_694[1]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(fft_idx[1]));
    defparam fft_idx__532__i1.REGSET = "RESET";
    defparam fft_idx__532__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(52[35],52[49])" *) FD1P3XZ fft_idx__532__i0 (.D(fft_idx_8__N_694[0]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(fft_idx[0]));
    defparam fft_idx__532__i0.REGSET = "RESET";
    defparam fft_idx__532__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(59[40],59[71])" *) LUT4 mux_15_i1_3_lut (.A(add_a[0]), 
            .B(add_bitrev_c_0), .C(fft_load_c), .Z(r0_add_a_8__N_37[0]));
    defparam mux_15_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(59[19],59[71])" *) LUT4 fft_idx_0__I_0_2_3_lut (.A(fft_idx[0]), 
            .B(r0_add_a_8__N_37[0]), .C(fft_done), .Z(r0_add_a[0]));
    defparam fft_idx_0__I_0_2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(59[40],59[71])" *) LUT4 mux_15_i2_3_lut (.A(add_a[1]), 
            .B(add_bitrev_c_1), .C(fft_load_c), .Z(r0_add_a_8__N_37[1]));
    defparam mux_15_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(59[19],59[71])" *) LUT4 fft_idx_1__I_0_2_3_lut (.A(fft_idx[1]), 
            .B(r0_add_a_8__N_37[1]), .C(fft_done), .Z(r0_add_a[1]));
    defparam fft_idx_1__I_0_2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(59[40],59[71])" *) LUT4 mux_15_i3_3_lut (.A(add_a[2]), 
            .B(add_bitrev_c_2), .C(fft_load_c), .Z(r0_add_a_8__N_37[2]));
    defparam mux_15_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(59[19],59[71])" *) LUT4 fft_idx_2__I_0_2_3_lut (.A(fft_idx[2]), 
            .B(r0_add_a_8__N_37[2]), .C(fft_done), .Z(r0_add_a[2]));
    defparam fft_idx_2__I_0_2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(59[40],59[71])" *) LUT4 mux_15_i4_3_lut (.A(add_a[3]), 
            .B(add_bitrev_c_3), .C(fft_load_c), .Z(r0_add_a_8__N_37[3]));
    defparam mux_15_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(59[19],59[71])" *) LUT4 fft_idx_3__I_0_2_3_lut (.A(fft_idx[3]), 
            .B(r0_add_a_8__N_37[3]), .C(fft_done), .Z(r0_add_a[3]));
    defparam fft_idx_3__I_0_2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(59[40],59[71])" *) LUT4 mux_15_i5_3_lut (.A(add_a[4]), 
            .B(add_bitrev_c_4), .C(fft_load_c), .Z(r0_add_a_8__N_37[4]));
    defparam mux_15_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(59[19],59[71])" *) LUT4 fft_idx_4__I_0_2_3_lut (.A(fft_idx[4]), 
            .B(r0_add_a_8__N_37[4]), .C(fft_done), .Z(r0_add_a[4]));
    defparam fft_idx_4__I_0_2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(59[40],59[71])" *) LUT4 mux_15_i6_3_lut (.A(add_a[5]), 
            .B(add_bitrev_c_5), .C(fft_load_c), .Z(r0_add_a_8__N_37[5]));
    defparam mux_15_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(59[19],59[71])" *) LUT4 fft_idx_5__I_0_2_3_lut (.A(fft_idx[5]), 
            .B(r0_add_a_8__N_37[5]), .C(fft_done), .Z(r0_add_a[5]));
    defparam fft_idx_5__I_0_2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(59[40],59[71])" *) LUT4 mux_15_i7_3_lut (.A(add_a[6]), 
            .B(add_bitrev_c_6), .C(fft_load_c), .Z(r0_add_a_8__N_37[6]));
    defparam mux_15_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(59[19],59[71])" *) LUT4 fft_idx_6__I_0_2_3_lut (.A(fft_idx[6]), 
            .B(r0_add_a_8__N_37[6]), .C(fft_done), .Z(r0_add_a[6]));
    defparam fft_idx_6__I_0_2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(59[40],59[71])" *) LUT4 mux_15_i8_3_lut (.A(add_a[7]), 
            .B(add_bitrev_c_7), .C(fft_load_c), .Z(r0_add_a_8__N_37[7]));
    defparam mux_15_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(59[19],59[71])" *) LUT4 fft_idx_7__I_0_2_3_lut (.A(fft_idx[7]), 
            .B(r0_add_a_8__N_37[7]), .C(fft_done), .Z(r0_add_a[7]));
    defparam fft_idx_7__I_0_2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(59[40],59[71])" *) LUT4 mux_15_i9_3_lut (.A(add_a[8]), 
            .B(add_bitrev_c_8), .C(fft_load_c), .Z(r0_add_a_8__N_37[8]));
    defparam mux_15_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(59[19],59[71])" *) LUT4 fft_idx_8__I_0_2_3_lut (.A(fft_idx[8]), 
            .B(r0_add_a_8__N_37[8]), .C(fft_done), .Z(r0_add_a[8]));
    defparam fft_idx_8__I_0_2_3_lut.INIT = "0xacac";
    (* lut_function="(A+(B (C)))", lineinfo="@2(57[21],57[46])" *) LUT4 fft_load_c_I_0_3_lut (.A(fft_load_c), 
            .B(read_sel), .C(fft_enable), .Z(mem_write0));
    defparam fft_load_c_I_0_3_lut.INIT = "0xeaea";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=1, LSE_RCOL=25, LSE_LLINE=95, LSE_RLINE=109, lineinfo="@2(25[11],29[8])" *) FD1P3XZ fft_enable_c (.D(fft_start_c), 
            .SP(n2640), .CK(clk_c), .SR(n608), .Q(fft_enable));
    defparam fft_enable_c.REGSET = "RESET";
    defparam fft_enable_c.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(62[19],62[45])" *) LUT4 fft_idx_0__I_0_3_lut (.A(fft_idx[0]), 
            .B(add_a[0]), .C(fft_done), .Z(r1_add_a[0]));
    defparam fft_idx_0__I_0_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(62[19],62[45])" *) LUT4 fft_idx_1__I_0_3_lut (.A(fft_idx[1]), 
            .B(add_a[1]), .C(fft_done), .Z(r1_add_a[1]));
    defparam fft_idx_1__I_0_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(62[19],62[45])" *) LUT4 fft_idx_2__I_0_3_lut (.A(fft_idx[2]), 
            .B(add_a[2]), .C(fft_done), .Z(r1_add_a[2]));
    defparam fft_idx_2__I_0_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(62[19],62[45])" *) LUT4 fft_idx_3__I_0_3_lut (.A(fft_idx[3]), 
            .B(add_a[3]), .C(fft_done), .Z(r1_add_a[3]));
    defparam fft_idx_3__I_0_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(62[19],62[45])" *) LUT4 fft_idx_4__I_0_3_lut (.A(fft_idx[4]), 
            .B(add_a[4]), .C(fft_done), .Z(r1_add_a[4]));
    defparam fft_idx_4__I_0_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(62[19],62[45])" *) LUT4 fft_idx_5__I_0_3_lut (.A(fft_idx[5]), 
            .B(add_a[5]), .C(fft_done), .Z(r1_add_a[5]));
    defparam fft_idx_5__I_0_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(62[19],62[45])" *) LUT4 fft_idx_6__I_0_3_lut (.A(fft_idx[6]), 
            .B(add_a[6]), .C(fft_done), .Z(r1_add_a[6]));
    defparam fft_idx_6__I_0_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(62[19],62[45])" *) LUT4 fft_idx_7__I_0_3_lut (.A(fft_idx[7]), 
            .B(add_a[7]), .C(fft_done), .Z(r1_add_a[7]));
    defparam fft_idx_7__I_0_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(62[19],62[45])" *) LUT4 fft_idx_8__I_0_3_lut (.A(fft_idx[8]), 
            .B(add_a[8]), .C(fft_done), .Z(r1_add_a[8]));
    defparam fft_idx_8__I_0_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(60[19],60[48])" *) LUT4 r1_add_b_0__I_0_3_lut (.A(r1_add_b[0]), 
            .B(add_bitrev_c_0), .C(fft_load_c), .Z(r0_add_b[0]));
    defparam r1_add_b_0__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(60[19],60[48])" *) LUT4 r1_add_b_1__I_0_3_lut (.A(r1_add_b[1]), 
            .B(add_bitrev_c_1), .C(fft_load_c), .Z(r0_add_b[1]));
    defparam r1_add_b_1__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(60[19],60[48])" *) LUT4 r1_add_b_2__I_0_3_lut (.A(r1_add_b[2]), 
            .B(add_bitrev_c_2), .C(fft_load_c), .Z(r0_add_b[2]));
    defparam r1_add_b_2__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(60[19],60[48])" *) LUT4 r1_add_b_3__I_0_3_lut (.A(r1_add_b[3]), 
            .B(add_bitrev_c_3), .C(fft_load_c), .Z(r0_add_b[3]));
    defparam r1_add_b_3__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(60[19],60[48])" *) LUT4 r1_add_b_4__I_0_3_lut (.A(r1_add_b[4]), 
            .B(add_bitrev_c_4), .C(fft_load_c), .Z(r0_add_b[4]));
    defparam r1_add_b_4__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(60[19],60[48])" *) LUT4 r1_add_b_5__I_0_3_lut (.A(r1_add_b[5]), 
            .B(add_bitrev_c_5), .C(fft_load_c), .Z(r0_add_b[5]));
    defparam r1_add_b_5__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(60[19],60[48])" *) LUT4 r1_add_b_6__I_0_3_lut (.A(r1_add_b[6]), 
            .B(add_bitrev_c_6), .C(fft_load_c), .Z(r0_add_b[6]));
    defparam r1_add_b_6__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(60[19],60[48])" *) LUT4 r1_add_b_7__I_0_3_lut (.A(r1_add_b[7]), 
            .B(add_bitrev_c_7), .C(fft_load_c), .Z(r0_add_b[7]));
    defparam r1_add_b_7__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(60[19],60[48])" *) LUT4 r1_add_b_8__I_0_3_lut (.A(r1_add_b[8]), 
            .B(add_bitrev_c_8), .C(fft_load_c), .Z(r0_add_b[8]));
    defparam r1_add_b_8__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="((B+(C))+!A)" *) LUT4 i2_3_lut_3_lut (.A(reset_c), .B(fft_done), 
            .C(fft_start_c), .Z(n2640));
    defparam i2_3_lut_3_lut.INIT = "0xfdfd";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@2(33[1],42[28])" *) addgen addgen (read_sel, 
            clk_c, n608, {add_a}, n43, n44, n45, n46, Open_128, 
            Open_129, Open_130, Open_131, Open_132, {add_tw}, n47, 
            n50, n49, n51, n30, n31, n32, n33, n34, n36, n37, 
            n7600, fft_enable, fft_done, reset_c, {r1_add_b}, n38, 
            mem_write1);
    VHI i2 (.Z(VCC_net));
    (* syn_use_carry_chain=1, lineinfo="@2(52[35],52[49])" *) FD1P3XZ fft_idx__532__i8 (.D(fft_idx_8__N_694[8]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(fft_idx[8]));
    defparam fft_idx__532__i8.REGSET = "RESET";
    defparam fft_idx__532__i8.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module addgen
//

module addgen (output read_sel, input clk_c, input n608, output [8:0]add_a, 
            output n43, output n44, output n45, output n46, output \n52[4] , 
            output \n52[3] , output \n52[2] , output \n52[1] , output \n52[0] , 
            output [7:0]add_tw, output n47, output n50, output n49, 
            output n51, input n30, input n31, input n32, input n33, 
            input n34, input n36, input n37, output n7600, input fft_enable, 
            output fft_done, input reset_c, output [8:0]r1_add_b, input n38, 
            output mem_write1);
    
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    wire [8:0]fft_bf;
    wire \fft_level[1] ;
    wire \fft_level[2] ;
    wire \fft_level[8] ;
    wire \fft_level[7] ;
    wire \fft_level[6] ;
    wire \fft_level[5] ;
    wire \fft_level[4] ;
    wire \fft_level[3] ;
    wire [8:0]n52;
    
    wire n5091, n5658, n9917, GND_net;
    wire [9:0]n1_2;
    
    wire VCC_net, n4, n5660;
    wire [9:0]mem_write1_N_1692;
    
    wire n10, n14, n19, n9914, add_a_0__N_693, n4_adj_1754, n6, 
        n4_adj_1755;
    wire [10:0]n62;
    
    wire n10_adj_1756, n1297, n8, n6_adj_1757, n15, n13, n4_adj_1758, 
        n22, n5500, n10247, n5498, n10244, n8055, n7, n16, n2294, 
        n2556, n5496, n10241;
    wire [8:0]n52_adj_1799;
    
    wire n5494, n10238, n10235, n2840, n6606, n14_adj_1768, n23, 
        n5490, n10232, tw_mask_0__N_1495;
    wire [8:0]r1_add_b_8__N_65;
    
    wire n20, n22_adj_1769, n21, n19_adj_1770, n5488, n10229, n5486, 
        n10226, n5484, n10223, n10073, n21_adj_1771, n2291, n20_adj_1772, 
        n2603, n1309, n15_adj_1773, n3, n6_adj_1774, n4_adj_1775, 
        n4_adj_1776, n9_adj_1777, n2316, n16_adj_1778, n5664, n9926, 
        n5662, n9923, n9920, n28, n11, n15_adj_1783, n8_adj_1784, 
        n12, n10_adj_1785, n19_adj_1786, n28_adj_1787, n4_adj_1788, 
        n1, n3_adj_1789, n10_adj_1790, n2, n5_adj_1791, n7_adj_1792, 
        n4_adj_1793, n13_adj_1794, n5_adj_1795, n12_adj_1796, n2_adj_1797, 
        n11_adj_1798;
    
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@3(32[15],46[8])" *) FD1P3XZ fft_level__i9 (.D(n52[8]), 
            .SP(n5091), .CK(clk_c), .SR(n608), .Q(\fft_level[8] ));
    defparam fft_level__i9.REGSET = "RESET";
    defparam fft_level__i9.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(56[42],56[59])" *) FA2 add_529_add_5_3 (.A0(GND_net), 
            .B0(GND_net), .C0(n1_2[2]), .D0(n5658), .CI0(n5658), .A1(GND_net), 
            .B1(VCC_net), .C1(n4), .D1(n9917), .CI1(n9917), .CO0(n9917), 
            .CO1(n5660), .S0(mem_write1_N_1692[2]), .S1(mem_write1_N_1692[3]));
    defparam add_529_add_5_3.INIT0 = "0xc33c";
    defparam add_529_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(56[36],56[60])" *) LUT4 shift_right_21_i19_3_lut (.A(n10), 
            .B(n14), .C(mem_write1_N_1692[2]), .Z(n19));
    defparam shift_right_21_i19_3_lut.INIT = "0xcaca";
    (* lineinfo="@3(56[42],56[59])" *) FA2 add_529_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(n1_2[1]), .D1(n9914), .CI1(n9914), .CO0(n9914), .CO1(n5658), 
            .S1(mem_write1_N_1692[1]));
    defparam add_529_add_5_1.INIT0 = "0xc33c";
    defparam add_529_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@3(56[36],56[60])" *) LUT4 i2794_4_lut (.A(n19), 
            .B(add_a_0__N_693), .C(n4_adj_1754), .D(mem_write1_N_1692[3]), 
            .Z(add_a[0]));
    defparam i2794_4_lut.INIT = "0x3022";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(56[17],56[33])" *) LUT4 shift_left_19_i6_3_lut (.A(fft_bf[2]), 
            .B(fft_bf[1]), .C(read_sel), .Z(n6));
    defparam shift_left_19_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(56[17],56[33])" *) LUT4 shift_left_19_i4_3_lut (.A(fft_bf[4]), 
            .B(fft_bf[3]), .C(read_sel), .Z(n4_adj_1755));
    defparam shift_left_19_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(56[36],56[60])" *) LUT4 i4_4_lut (.A(n62[9]), 
            .B(n62[7]), .C(n62[5]), .D(n62[8]), .Z(n10_adj_1756));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))", lineinfo="@3(56[36],56[60])" *) LUT4 i5_3_lut (.A(mem_write1_N_1692[9]), 
            .B(n10_adj_1756), .C(n62[6]), .Z(add_a_0__N_693));
    defparam i5_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))", lineinfo="@3(56[36],56[60])" *) LUT4 i606_2_lut (.A(mem_write1_N_1692[3]), 
            .B(add_a_0__N_693), .Z(n1297));
    defparam i606_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@3(56[36],56[60])" *) LUT4 shift_right_21_i8_3_lut (.A(fft_bf[6]), 
            .B(fft_bf[7]), .C(read_sel), .Z(n8));
    defparam shift_right_21_i8_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@3(56[36],56[60])" *) LUT4 shift_right_21_i6_3_lut (.A(fft_bf[4]), 
            .B(fft_bf[5]), .C(read_sel), .Z(n6_adj_1757));
    defparam shift_right_21_i6_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(56[36],56[60])" *) LUT4 shift_right_21_i15_3_lut (.A(n6_adj_1757), 
            .B(n8), .C(mem_write1_N_1692[1]), .Z(n15));
    defparam shift_right_21_i15_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(56[17],56[33])" *) LUT4 shift_left_19_i13_3_lut (.A(n4_adj_1755), 
            .B(n6), .C(\fft_level[1] ), .Z(n13));
    defparam shift_left_19_i13_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(56[17],56[33])" *) LUT4 shift_left_19_i22_3_lut (.A(n13), 
            .B(n4_adj_1758), .C(\fft_level[2] ), .Z(n22));
    defparam shift_left_19_i22_3_lut.INIT = "0xcaca";
    (* lineinfo="@3(39[27],39[40])" *) FA2 add_8_add_5_9 (.A0(GND_net), .B0(fft_bf[7]), 
            .C0(GND_net), .D0(n5500), .CI0(n5500), .A1(GND_net), .B1(fft_bf[8]), 
            .C1(GND_net), .D1(n10247), .CI1(n10247), .CO0(n10247), .S0(n44), 
            .S1(n43));
    defparam add_8_add_5_9.INIT0 = "0xc33c";
    defparam add_8_add_5_9.INIT1 = "0xc33c";
    (* lineinfo="@3(39[27],39[40])" *) FA2 add_8_add_5_7 (.A0(GND_net), .B0(fft_bf[5]), 
            .C0(GND_net), .D0(n5498), .CI0(n5498), .A1(GND_net), .B1(fft_bf[6]), 
            .C1(GND_net), .D1(n10244), .CI1(n10244), .CO0(n10244), .CO1(n5500), 
            .S0(n46), .S1(n45));
    defparam add_8_add_5_7.INIT0 = "0xc33c";
    defparam add_8_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@3(56[36],56[60])" *) LUT4 i1_3_lut_4_lut (.A(read_sel), 
            .B(mem_write1_N_1692[1]), .C(mem_write1_N_1692[2]), .D(fft_bf[7]), 
            .Z(n4_adj_1754));
    defparam i1_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@3(56[36],56[60])" *) LUT4 i6305_2_lut_3_lut (.A(read_sel), 
            .B(mem_write1_N_1692[1]), .C(fft_bf[7]), .Z(n8055));
    defparam i6305_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A !(C+!(D)))", lineinfo="@3(56[36],56[60])" *) LUT4 shift_right_21_i16_3_lut_4_lut (.A(fft_bf[7]), 
            .B(read_sel), .C(mem_write1_N_1692[1]), .D(n7), .Z(n16));
    defparam shift_right_21_i16_3_lut_4_lut.INIT = "0x8f80";
    (* lut_function="(!(((C)+!B)+!A))", lineinfo="@3(56[36],56[60])" *) LUT4 i2_2_lut_3_lut (.A(fft_bf[7]), 
            .B(read_sel), .C(n2294), .Z(add_tw[7]));
    defparam i2_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(A (B (C (D))))", lineinfo="@3(60[19],60[44])" *) LUT4 i2_3_lut_4_lut (.A(n2556), 
            .B(\fft_level[2] ), .C(fft_bf[1]), .D(read_sel), .Z(add_tw[1]));
    defparam i2_3_lut_4_lut.INIT = "0x8000";
    (* lineinfo="@3(39[27],39[40])" *) FA2 add_8_add_5_5 (.A0(GND_net), .B0(fft_bf[3]), 
            .C0(GND_net), .D0(n5496), .CI0(n5496), .A1(GND_net), .B1(fft_bf[4]), 
            .C1(GND_net), .D1(n10241), .CI1(n10241), .CO0(n10241), .CO1(n5498), 
            .S0(n52_adj_1799[3]), .S1(n47));
    defparam add_8_add_5_5.INIT0 = "0xc33c";
    defparam add_8_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(!((((D)+!C)+!B)+!A))", lineinfo="@3(60[19],60[44])" *) LUT4 i2_3_lut_4_lut_adj_64 (.A(n2556), 
            .B(\fft_level[2] ), .C(fft_bf[2]), .D(read_sel), .Z(add_tw[2]));
    defparam i2_3_lut_4_lut_adj_64.INIT = "0x0080";
    (* lineinfo="@3(39[27],39[40])" *) FA2 add_8_add_5_3 (.A0(GND_net), .B0(fft_bf[1]), 
            .C0(GND_net), .D0(n5494), .CI0(n5494), .A1(GND_net), .B1(fft_bf[2]), 
            .C1(GND_net), .D1(n10238), .CI1(n10238), .CO0(n10238), .CO1(n5496), 
            .S0(n50), .S1(n49));
    defparam add_8_add_5_3.INIT0 = "0xc33c";
    defparam add_8_add_5_3.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@3(32[15],46[8])" *) FD1P3XZ fft_level__i8 (.D(n52[7]), 
            .SP(n5091), .CK(clk_c), .SR(n608), .Q(\fft_level[7] ));
    defparam fft_level__i8.REGSET = "RESET";
    defparam fft_level__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@3(32[15],46[8])" *) FD1P3XZ fft_level__i7 (.D(n52[6]), 
            .SP(n5091), .CK(clk_c), .SR(n608), .Q(\fft_level[6] ));
    defparam fft_level__i7.REGSET = "RESET";
    defparam fft_level__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@3(32[15],46[8])" *) FD1P3XZ fft_level__i6 (.D(n52[5]), 
            .SP(n5091), .CK(clk_c), .SR(n608), .Q(\fft_level[5] ));
    defparam fft_level__i6.REGSET = "RESET";
    defparam fft_level__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@3(32[15],46[8])" *) FD1P3XZ fft_level__i5 (.D(n52[4]), 
            .SP(n5091), .CK(clk_c), .SR(n608), .Q(\fft_level[4] ));
    defparam fft_level__i5.REGSET = "RESET";
    defparam fft_level__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@3(32[15],46[8])" *) FD1P3XZ fft_level__i4 (.D(n52[3]), 
            .SP(n5091), .CK(clk_c), .SR(n608), .Q(\fft_level[3] ));
    defparam fft_level__i4.REGSET = "RESET";
    defparam fft_level__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@3(32[15],46[8])" *) FD1P3XZ fft_level__i3 (.D(n52[2]), 
            .SP(n5091), .CK(clk_c), .SR(n608), .Q(\fft_level[2] ));
    defparam fft_level__i3.REGSET = "RESET";
    defparam fft_level__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@3(32[15],46[8])" *) FD1P3XZ fft_level__i2 (.D(n52[1]), 
            .SP(n5091), .CK(clk_c), .SR(n608), .Q(\fft_level[1] ));
    defparam fft_level__i2.REGSET = "RESET";
    defparam fft_level__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@3(32[15],46[8])" *) FD1P3XZ fft_bf__i8 (.D(n30), 
            .SP(n2840), .CK(clk_c), .SR(n608), .Q(fft_bf[8]));
    defparam fft_bf__i8.REGSET = "RESET";
    defparam fft_bf__i8.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(39[27],39[40])" *) FA2 add_8_add_5_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(fft_bf[0]), .C1(VCC_net), 
            .D1(n10235), .CI1(n10235), .CO0(n10235), .CO1(n5494), .S1(n51));
    defparam add_8_add_5_1.INIT0 = "0xc33c";
    defparam add_8_add_5_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@3(32[15],46[8])" *) FD1P3XZ fft_bf__i7 (.D(n31), 
            .SP(n2840), .CK(clk_c), .SR(n608), .Q(fft_bf[7]));
    defparam fft_bf__i7.REGSET = "RESET";
    defparam fft_bf__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@3(32[15],46[8])" *) FD1P3XZ fft_bf__i6 (.D(n32), 
            .SP(n2840), .CK(clk_c), .SR(n608), .Q(fft_bf[6]));
    defparam fft_bf__i6.REGSET = "RESET";
    defparam fft_bf__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@3(32[15],46[8])" *) FD1P3XZ fft_bf__i5 (.D(n33), 
            .SP(n2840), .CK(clk_c), .SR(n608), .Q(fft_bf[5]));
    defparam fft_bf__i5.REGSET = "RESET";
    defparam fft_bf__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@3(32[15],46[8])" *) FD1P3XZ fft_bf__i4 (.D(n34), 
            .SP(n2840), .CK(clk_c), .SR(n608), .Q(fft_bf[4]));
    defparam fft_bf__i4.REGSET = "RESET";
    defparam fft_bf__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@3(32[15],46[8])" *) FD1P3XZ fft_bf__i3 (.D(n6606), 
            .SP(n2840), .CK(clk_c), .SR(n608), .Q(fft_bf[3]));
    defparam fft_bf__i3.REGSET = "RESET";
    defparam fft_bf__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@3(32[15],46[8])" *) FD1P3XZ fft_bf__i2 (.D(n36), 
            .SP(n2840), .CK(clk_c), .SR(n608), .Q(fft_bf[2]));
    defparam fft_bf__i2.REGSET = "RESET";
    defparam fft_bf__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@3(32[15],46[8])" *) FD1P3XZ fft_bf__i1 (.D(n37), 
            .SP(n2840), .CK(clk_c), .SR(n608), .Q(fft_bf[1]));
    defparam fft_bf__i1.REGSET = "RESET";
    defparam fft_bf__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@3(32[15],46[8])" *) FD1P3XZ fft_bf__i0 (.D(n38), 
            .SP(n2840), .CK(clk_c), .SR(n608), .Q(fft_bf[0]));
    defparam fft_bf__i0.REGSET = "RESET";
    defparam fft_bf__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))", lineinfo="@3(22[21],22[27])" *) LUT4 i2_2_lut (.A(n52_adj_1799[3]), 
            .B(n7600), .Z(n6606));
    defparam i2_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (D)+!B !(C+!(D)))+!A (D)))", lineinfo="@3(37[18],37[40])" *) LUT4 i1_3_lut_4_lut_adj_65 (.A(fft_enable), 
            .B(fft_done), .C(n7600), .D(reset_c), .Z(n5091));
    defparam i1_3_lut_4_lut_adj_65.INIT = "0x20ff";
    (* lut_function="(!(A))", lineinfo="@3(56[42],56[59])" *) LUT4 sub_20_inv_0_i2_1_lut (.A(\fft_level[1] ), 
            .Z(n1_2[1]));
    defparam sub_20_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (C+!(D))+!A (B (C+!(D))+!B !(C+(D)))))", lineinfo="@3(56[17],56[33])" *) LUT4 shift_left_23_i23_3_lut_4_lut (.A(read_sel), 
            .B(\fft_level[1] ), .C(\fft_level[2] ), .D(n14_adj_1768), 
            .Z(n23));
    defparam shift_left_23_i23_3_lut_4_lut.INIT = "0x1f10";
    (* lineinfo="@3(43[30],43[46])" *) FA2 add_9_add_5_9 (.A0(GND_net), .B0(\fft_level[7] ), 
            .C0(GND_net), .D0(n5490), .CI0(n5490), .A1(GND_net), .B1(\fft_level[8] ), 
            .C1(GND_net), .D1(n10232), .CI1(n10232), .CO0(n10232), .S0(n52[7]), 
            .S1(n52[8]));
    defparam add_9_add_5_9.INIT0 = "0xc33c";
    defparam add_9_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B+!(C))))", lineinfo="@3(56[17],56[33])" *) LUT4 i1_2_lut_3_lut (.A(read_sel), 
            .B(\fft_level[1] ), .C(fft_bf[0]), .Z(n4_adj_1758));
    defparam i1_2_lut_3_lut.INIT = "0x1010";
    (* lut_function="(A (C)+!A (B (C)+!B (C+(D))))", lineinfo="@3(57[17],57[33])" *) LUT4 r1_add_b_8__I_2_3_lut_4_lut (.A(\fft_level[3] ), 
            .B(tw_mask_0__N_1495), .C(r1_add_b_8__N_65[7]), .D(n20), .Z(r1_add_b[7]));
    defparam r1_add_b_8__I_2_3_lut_4_lut.INIT = "0xf1f0";
    (* lut_function="(A (C)+!A (B (C)+!B (C+(D))))", lineinfo="@3(57[17],57[33])" *) LUT4 r1_add_b_8__I_4_3_lut_4_lut (.A(\fft_level[3] ), 
            .B(tw_mask_0__N_1495), .C(r1_add_b_8__N_65[5]), .D(n22_adj_1769), 
            .Z(r1_add_b[5]));
    defparam r1_add_b_8__I_4_3_lut_4_lut.INIT = "0xf1f0";
    (* lut_function="(A (C)+!A (B (C)+!B (C+(D))))", lineinfo="@3(57[17],57[33])" *) LUT4 r1_add_b_8__I_5_3_lut_4_lut (.A(\fft_level[3] ), 
            .B(tw_mask_0__N_1495), .C(r1_add_b_8__N_65[4]), .D(n23), .Z(r1_add_b[4]));
    defparam r1_add_b_8__I_5_3_lut_4_lut.INIT = "0xf1f0";
    (* lut_function="(A (C)+!A (B (C)+!B (C+(D))))", lineinfo="@3(57[17],57[33])" *) LUT4 r1_add_b_8__I_3_3_lut_4_lut (.A(\fft_level[3] ), 
            .B(tw_mask_0__N_1495), .C(r1_add_b_8__N_65[6]), .D(n21), .Z(r1_add_b[6]));
    defparam r1_add_b_8__I_3_3_lut_4_lut.INIT = "0xf1f0";
    (* lut_function="(A (C)+!A (B (C)+!B (C+(D))))", lineinfo="@3(57[17],57[33])" *) LUT4 add_a_8__I_0_3_lut_4_lut (.A(\fft_level[3] ), 
            .B(tw_mask_0__N_1495), .C(r1_add_b_8__N_65[8]), .D(n19_adj_1770), 
            .Z(add_a[8]));
    defparam add_a_8__I_0_3_lut_4_lut.INIT = "0xf1f0";
    (* lut_function="(A (C)+!A (B (C)+!B (C+(D))))", lineinfo="@3(57[17],57[33])" *) LUT4 add_a_8__I_12_3_lut_4_lut (.A(\fft_level[3] ), 
            .B(tw_mask_0__N_1495), .C(r1_add_b_8__N_65[5]), .D(n22), .Z(add_a[5]));
    defparam add_a_8__I_12_3_lut_4_lut.INIT = "0xf1f0";
    (* lineinfo="@3(43[30],43[46])" *) FA2 add_9_add_5_7 (.A0(GND_net), .B0(\fft_level[5] ), 
            .C0(GND_net), .D0(n5488), .CI0(n5488), .A1(GND_net), .B1(\fft_level[6] ), 
            .C1(GND_net), .D1(n10229), .CI1(n10229), .CO0(n10229), .CO1(n5490), 
            .S0(n52[5]), .S1(n52[6]));
    defparam add_9_add_5_7.INIT0 = "0xc33c";
    defparam add_9_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@3(43[30],43[46])" *) FA2 add_9_add_5_5 (.A0(GND_net), .B0(\fft_level[3] ), 
            .C0(GND_net), .D0(n5486), .CI0(n5486), .A1(GND_net), .B1(\fft_level[4] ), 
            .C1(GND_net), .D1(n10226), .CI1(n10226), .CO0(n10226), .CO1(n5488), 
            .S0(n52[3]), .S1(n52[4]));
    defparam add_9_add_5_5.INIT0 = "0xc33c";
    defparam add_9_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@3(43[30],43[46])" *) FA2 add_9_add_5_3 (.A0(GND_net), .B0(\fft_level[1] ), 
            .C0(GND_net), .D0(n5484), .CI0(n5484), .A1(GND_net), .B1(\fft_level[2] ), 
            .C1(GND_net), .D1(n10223), .CI1(n10223), .CO0(n10223), .CO1(n5486), 
            .S0(n52[1]), .S1(n52[2]));
    defparam add_9_add_5_3.INIT0 = "0xc33c";
    defparam add_9_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@3(43[30],43[46])" *) FA2 add_9_add_5_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(read_sel), .C1(VCC_net), 
            .D1(n10073), .CI1(n10073), .CO0(n10073), .CO1(n5484), .S1(n52[0]));
    defparam add_9_add_5_1.INIT0 = "0xc33c";
    defparam add_9_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (C)+!A (B (C)+!B (C+(D))))", lineinfo="@3(57[17],57[33])" *) LUT4 add_a_8__I_11_3_lut_4_lut (.A(\fft_level[3] ), 
            .B(tw_mask_0__N_1495), .C(r1_add_b_8__N_65[6]), .D(n21_adj_1771), 
            .Z(add_a[6]));
    defparam add_a_8__I_11_3_lut_4_lut.INIT = "0xf1f0";
    (* lut_function="(A+(B+(C)))", lineinfo="@3(57[17],57[33])" *) LUT4 i1_2_lut_3_lut_adj_66 (.A(\fft_level[3] ), 
            .B(tw_mask_0__N_1495), .C(\fft_level[2] ), .Z(n2291));
    defparam i1_2_lut_3_lut_adj_66.INIT = "0xfefe";
    (* lut_function="(A (C)+!A (B (C)+!B (C+(D))))", lineinfo="@3(57[17],57[33])" *) LUT4 add_a_8__I_10_3_lut_4_lut (.A(\fft_level[3] ), 
            .B(tw_mask_0__N_1495), .C(r1_add_b_8__N_65[7]), .D(n20_adj_1772), 
            .Z(add_a[7]));
    defparam add_a_8__I_10_3_lut_4_lut.INIT = "0xf1f0";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@3(56[36],56[60])" *) LUT4 i2_3_lut_4_lut_adj_67 (.A(fft_bf[0]), 
            .B(read_sel), .C(n2603), .D(n1309), .Z(add_tw[0]));
    defparam i2_3_lut_4_lut_adj_67.INIT = "0x0002";
    (* lut_function="(!(A (B (C+!(D))+!B !(C+(D)))+!A (C+!(D))))", lineinfo="@3(56[36],56[60])" *) LUT4 shift_left_19_i15_3_lut_4_lut (.A(fft_bf[0]), 
            .B(read_sel), .C(\fft_level[1] ), .D(n6), .Z(n15_adj_1773));
    defparam shift_left_19_i15_3_lut_4_lut.INIT = "0x2f20";
    (* lut_function="(A (B (C (D))+!B ((D)+!C))+!A (C (D)))", lineinfo="@3(56[36],56[60])" *) LUT4 shift_right_21_i10_3_lut_4_lut (.A(fft_bf[0]), 
            .B(read_sel), .C(mem_write1_N_1692[1]), .D(n3), .Z(n10));
    defparam shift_right_21_i10_3_lut_4_lut.INIT = "0xf202";
    (* lut_function="(!(A))", lineinfo="@3(69[19],69[39])" *) LUT4 i513_1_lut (.A(\fft_level[3] ), 
            .Z(n4));
    defparam i513_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@3(56[42],56[59])" *) LUT4 sub_20_inv_0_i3_1_lut (.A(\fft_level[2] ), 
            .Z(n1_2[2]));
    defparam sub_20_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B))", lineinfo="@3(69[19],69[39])" *) LUT4 i1_2_lut (.A(\fft_level[5] ), 
            .B(\fft_level[8] ), .Z(n6_adj_1774));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(69[19],69[39])" *) LUT4 i4_4_lut_adj_68 (.A(\fft_level[7] ), 
            .B(\fft_level[6] ), .C(\fft_level[4] ), .D(n6_adj_1774), .Z(tw_mask_0__N_1495));
    defparam i4_4_lut_adj_68.INIT = "0xfffe";
    (* lut_function="(A+!(B))", lineinfo="@3(60[19],60[44])" *) LUT4 i1_2_lut_adj_69 (.A(tw_mask_0__N_1495), 
            .B(\fft_level[3] ), .Z(n2603));
    defparam i1_2_lut_adj_69.INIT = "0xbbbb";
    (* lut_function="(A+(B))", lineinfo="@3(57[17],57[33])" *) LUT4 i618_2_lut (.A(\fft_level[1] ), 
            .B(\fft_level[2] ), .Z(n1309));
    defparam i618_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+(B+!(C))))", lineinfo="@3(69[19],69[39])" *) LUT4 i6615_3_lut (.A(n1309), 
            .B(n2603), .C(read_sel), .Z(fft_done));
    defparam i6615_3_lut.INIT = "0x1010";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B))", lineinfo="@3(38[17],38[34])" *) LUT4 i1_2_lut_adj_70 (.A(fft_bf[2]), 
            .B(fft_bf[1]), .Z(n4_adj_1775));
    defparam i1_2_lut_adj_70.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut (.A(fft_bf[7]), .B(fft_bf[4]), 
            .C(n4_adj_1775), .D(fft_bf[3]), .Z(n4_adj_1776));
    defparam i1_4_lut.INIT = "0x8000";
    (* lut_function="(A (B))", lineinfo="@3(38[17],38[34])" *) LUT4 i2_2_lut_adj_71 (.A(fft_bf[6]), 
            .B(fft_bf[5]), .Z(n9_adj_1777));
    defparam i2_2_lut_adj_71.INIT = "0x8888";
    (* lut_function="(A+(B (C (D))))" *) LUT4 i5986_4_lut (.A(fft_bf[8]), 
            .B(fft_bf[0]), .C(n9_adj_1777), .D(n4_adj_1776), .Z(n7600));
    defparam i5986_4_lut.INIT = "0xeaaa";
    (* lut_function="(!(A+!(B (C))))", lineinfo="@3(63[14],63[30])" *) LUT4 i2_3_lut (.A(n2316), 
            .B(read_sel), .C(fft_bf[3]), .Z(add_tw[3]));
    defparam i2_3_lut.INIT = "0x4040";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i2_3_lut_adj_72 (.A(n2316), 
            .B(read_sel), .C(fft_bf[4]), .Z(add_tw[4]));
    defparam i2_3_lut_adj_72.INIT = "0x1010";
    (* lut_function="(!(A (B (D)+!B !(C+!(D)))+!A (B (D)+!B !(C (D)))))", lineinfo="@3(57[17],57[33])" *) LUT4 shift_left_23_i16_4_lut (.A(fft_bf[1]), 
            .B(\fft_level[1] ), .C(fft_bf[0]), .D(read_sel), .Z(n16_adj_1778));
    defparam shift_left_23_i16_4_lut.INIT = "0x30ee";
    (* lineinfo="@3(56[42],56[59])" *) FA2 add_529_add_5_9 (.A0(GND_net), 
            .B0(GND_net), .C0(n1_2[8]), .D0(n5664), .CI0(n5664), .A1(GND_net), 
            .B1(GND_net), .C1(VCC_net), .D1(n9926), .CI1(n9926), .CO0(n9926), 
            .S0(n62[9]), .S1(mem_write1_N_1692[9]));
    defparam add_529_add_5_9.INIT0 = "0xc33c";
    defparam add_529_add_5_9.INIT1 = "0xc33c";
    (* lineinfo="@3(56[42],56[59])" *) FA2 add_529_add_5_7 (.A0(GND_net), 
            .B0(GND_net), .C0(n1_2[6]), .D0(n5662), .CI0(n5662), .A1(GND_net), 
            .B1(GND_net), .C1(n1_2[7]), .D1(n9923), .CI1(n9923), .CO0(n9923), 
            .CO1(n5664), .S0(n62[7]), .S1(n62[8]));
    defparam add_529_add_5_7.INIT0 = "0xc33c";
    defparam add_529_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@3(56[42],56[59])" *) FA2 add_529_add_5_5 (.A0(GND_net), 
            .B0(GND_net), .C0(n1_2[4]), .D0(n5660), .CI0(n5660), .A1(GND_net), 
            .B1(GND_net), .C1(n1_2[5]), .D1(n9920), .CI1(n9920), .CO0(n9920), 
            .CO1(n5662), .S0(n62[5]), .S1(n62[6]));
    defparam add_529_add_5_5.INIT0 = "0xc33c";
    defparam add_529_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(76[21],76[49])" *) LUT4 fft_enable_I_25_2_lut (.A(read_sel), 
            .B(fft_enable), .Z(mem_write1));
    defparam fft_enable_I_25_2_lut.INIT = "0x4444";
    (* lut_function="(!(A (B (C)+!B (C (D)))+!A (B+((D)+!C))))", lineinfo="@3(57[17],57[33])" *) LUT4 shift_left_23_i28_4_lut (.A(n19_adj_1770), 
            .B(read_sel), .C(\fft_level[3] ), .D(n1309), .Z(n28));
    defparam shift_left_23_i28_4_lut.INIT = "0x0a3a";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@3(57[17],57[60])" *) LUT4 r1_add_b_8__I_1_3_lut (.A(n28), 
            .B(r1_add_b_8__N_65[8]), .C(tw_mask_0__N_1495), .Z(r1_add_b[8]));
    defparam r1_add_b_8__I_1_3_lut.INIT = "0xcece";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(57[17],57[33])" *) LUT4 shift_left_23_i20_3_lut (.A(n11), 
            .B(n15_adj_1783), .C(\fft_level[2] ), .Z(n20));
    defparam shift_left_23_i20_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))", lineinfo="@3(57[17],57[33])" *) LUT4 shift_left_23_i22_4_lut (.A(n13), 
            .B(n1_2[1]), .C(\fft_level[2] ), .D(n8_adj_1784), .Z(n22_adj_1769));
    defparam shift_left_23_i22_4_lut.INIT = "0xca0a";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(57[17],57[33])" *) LUT4 shift_left_23_i21_3_lut (.A(n12), 
            .B(n16_adj_1778), .C(\fft_level[2] ), .Z(n21));
    defparam shift_left_23_i21_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@3(57[17],57[60])" *) LUT4 r1_add_b_8__I_6_3_lut (.A(n15_adj_1783), 
            .B(r1_add_b_8__N_65[3]), .C(n2291), .Z(r1_add_b[3]));
    defparam r1_add_b_8__I_6_3_lut.INIT = "0xcece";
    (* lut_function="(A+(B))", lineinfo="@3(57[36],57[60])" *) LUT4 i2776_2_lut (.A(fft_bf[0]), 
            .B(read_sel), .Z(n8_adj_1784));
    defparam i2776_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(57[36],57[60])" *) LUT4 shift_right_25_i19_3_lut (.A(n10_adj_1785), 
            .B(n14), .C(mem_write1_N_1692[2]), .Z(n19_adj_1786));
    defparam shift_right_25_i19_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(57[36],57[60])" *) LUT4 shift_right_25_i28_3_lut (.A(n19_adj_1786), 
            .B(n4_adj_1754), .C(mem_write1_N_1692[3]), .Z(n28_adj_1787));
    defparam shift_right_25_i28_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A ((D)+!B)+!A (B (C (D))+!B (C))))", lineinfo="@3(57[17],57[60])" *) LUT4 r1_add_b_8__I_9_4_lut (.A(read_sel), 
            .B(n28_adj_1787), .C(n2294), .D(add_a_0__N_693), .Z(r1_add_b[0]));
    defparam r1_add_b_8__I_9_4_lut.INIT = "0x05cd";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@3(57[17],57[60])" *) LUT4 r1_add_b_8__I_7_3_lut (.A(n16_adj_1778), 
            .B(r1_add_b_8__N_65[2]), .C(n2291), .Z(r1_add_b[2]));
    defparam r1_add_b_8__I_7_3_lut.INIT = "0xcece";
    (* lut_function="(!(A (B (D)+!B ((D)+!C))+!A ((C+(D))+!B)))" *) LUT4 i1_2_lut_4_lut (.A(fft_bf[6]), 
            .B(fft_bf[7]), .C(read_sel), .D(mem_write1_N_1692[1]), .Z(n4_adj_1788));
    defparam i1_2_lut_4_lut.INIT = "0x00ac";
    (* lut_function="(!(A+(B+!(C))))", lineinfo="@3(60[19],60[44])" *) LUT4 i2_3_lut_3_lut (.A(tw_mask_0__N_1495), 
            .B(\fft_level[3] ), .C(\fft_level[1] ), .Z(n2556));
    defparam i2_3_lut_3_lut.INIT = "0x1010";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i2_2_lut_3_lut_adj_73 (.A(mem_write1_N_1692[3]), 
            .B(add_a_0__N_693), .C(n4_adj_1754), .Z(r1_add_b_8__N_65[8]));
    defparam i2_2_lut_3_lut_adj_73.INIT = "0x1010";
    (* lut_function="(A (C+!(D))+!A (B (C+!(D))+!B (C (D))))", lineinfo="@3(57[36],57[60])" *) LUT4 shift_right_25_i10_3_lut_4_lut (.A(fft_bf[0]), 
            .B(read_sel), .C(n3), .D(mem_write1_N_1692[1]), .Z(n10_adj_1785));
    defparam shift_right_25_i10_3_lut_4_lut.INIT = "0xf0ee";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(56[17],56[33])" *) LUT4 shift_left_19_i1_3_lut (.A(fft_bf[7]), 
            .B(fft_bf[6]), .C(read_sel), .Z(n1));
    defparam shift_left_19_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(56[17],56[33])" *) LUT4 shift_left_19_i10_3_lut (.A(n1), 
            .B(n3_adj_1789), .C(\fft_level[1] ), .Z(n10_adj_1790));
    defparam shift_left_19_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(56[17],56[33])" *) LUT4 shift_left_19_i19_3_lut (.A(n10_adj_1790), 
            .B(n14_adj_1768), .C(\fft_level[2] ), .Z(n19_adj_1770));
    defparam shift_left_19_i19_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (C+!(D))+!B (C)))", lineinfo="@3(57[17],57[60])" *) LUT4 r1_add_b_8__I_8_3_lut_4_lut (.A(fft_bf[0]), 
            .B(read_sel), .C(r1_add_b_8__N_65[1]), .D(n2294), .Z(r1_add_b[1]));
    defparam r1_add_b_8__I_8_3_lut_4_lut.INIT = "0xf0fe";
    (* lut_function="(A (B+(C+!(D)))+!A (B (D)+!B (C (D))))", lineinfo="@3(57[17],57[33])" *) LUT4 shift_left_23_i15_3_lut_4_lut (.A(n6), 
            .B(fft_bf[0]), .C(read_sel), .D(\fft_level[1] ), .Z(n15_adj_1783));
    defparam shift_left_23_i15_3_lut_4_lut.INIT = "0xfcaa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(56[17],56[33])" *) LUT4 shift_left_19_i2_3_lut (.A(fft_bf[6]), 
            .B(fft_bf[5]), .C(read_sel), .Z(n2));
    defparam shift_left_19_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(56[17],56[33])" *) LUT4 shift_left_19_i11_3_lut (.A(n2), 
            .B(n4_adj_1755), .C(\fft_level[1] ), .Z(n11));
    defparam shift_left_19_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(56[17],56[33])" *) LUT4 shift_left_19_i20_3_lut (.A(n11), 
            .B(n15_adj_1773), .C(\fft_level[2] ), .Z(n20_adj_1772));
    defparam shift_left_19_i20_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(56[17],56[33])" *) LUT4 shift_left_19_i3_3_lut (.A(fft_bf[5]), 
            .B(fft_bf[4]), .C(read_sel), .Z(n3_adj_1789));
    defparam shift_left_19_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(56[17],56[33])" *) LUT4 shift_left_19_i12_3_lut (.A(n3_adj_1789), 
            .B(n5_adj_1791), .C(\fft_level[1] ), .Z(n12));
    defparam shift_left_19_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))", lineinfo="@3(56[17],56[33])" *) LUT4 shift_left_19_i21_4_lut (.A(n12), 
            .B(n1_2[1]), .C(\fft_level[2] ), .D(n7_adj_1792), .Z(n21_adj_1771));
    defparam shift_left_19_i21_4_lut.INIT = "0xca0a";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(56[17],56[33])" *) LUT4 shift_left_19_i5_3_lut (.A(fft_bf[3]), 
            .B(fft_bf[2]), .C(read_sel), .Z(n5_adj_1791));
    defparam shift_left_19_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(B+(C+!(D)))))", lineinfo="@3(56[36],56[60])" *) LUT4 i2757_2_lut_3_lut_4_lut (.A(mem_write1_N_1692[2]), 
            .B(mem_write1_N_1692[3]), .C(add_a_0__N_693), .D(n15), .Z(r1_add_b_8__N_65[5]));
    defparam i2757_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+(B+(C+!(D)))))", lineinfo="@3(56[36],56[60])" *) LUT4 i2756_2_lut_3_lut_4_lut (.A(mem_write1_N_1692[2]), 
            .B(mem_write1_N_1692[3]), .C(add_a_0__N_693), .D(n16), .Z(r1_add_b_8__N_65[6]));
    defparam i2756_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@3(56[36],56[60])" *) LUT4 i2759_4_lut (.A(n14), 
            .B(n1297), .C(n8055), .D(mem_write1_N_1692[2]), .Z(r1_add_b_8__N_65[4]));
    defparam i2759_4_lut.INIT = "0x3022";
    (* lut_function="(!(A))", lineinfo="@3(56[42],56[59])" *) LUT4 sub_20_inv_0_i6_1_lut (.A(\fft_level[5] ), 
            .Z(n1_2[5]));
    defparam sub_20_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(56[17],56[33])" *) LUT4 shift_left_19_i14_3_lut (.A(n5_adj_1791), 
            .B(n7_adj_1792), .C(\fft_level[1] ), .Z(n14_adj_1768));
    defparam shift_left_19_i14_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@3(56[17],56[60])" *) LUT4 add_a_8__I_13_3_lut (.A(n14_adj_1768), 
            .B(r1_add_b_8__N_65[4]), .C(n2291), .Z(add_a[4]));
    defparam add_a_8__I_13_3_lut.INIT = "0xcece";
    (* lut_function="(!(A))", lineinfo="@3(56[42],56[59])" *) LUT4 sub_20_inv_0_i5_1_lut (.A(\fft_level[4] ), 
            .Z(n1_2[4]));
    defparam sub_20_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+(B+(C+!(D)))))", lineinfo="@3(56[36],56[60])" *) LUT4 i2_2_lut_3_lut_4_lut (.A(mem_write1_N_1692[2]), 
            .B(mem_write1_N_1692[3]), .C(add_a_0__N_693), .D(n4_adj_1788), 
            .Z(r1_add_b_8__N_65[7]));
    defparam i2_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A))", lineinfo="@3(56[42],56[59])" *) LUT4 sub_20_inv_0_i8_1_lut (.A(\fft_level[7] ), 
            .Z(n1_2[7]));
    defparam sub_20_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@3(56[42],56[59])" *) LUT4 sub_20_inv_0_i7_1_lut (.A(\fft_level[6] ), 
            .Z(n1_2[6]));
    defparam sub_20_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@3(56[42],56[59])" *) LUT4 sub_20_inv_0_i9_1_lut (.A(\fft_level[8] ), 
            .Z(n1_2[8]));
    defparam sub_20_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(56[36],56[60])" *) LUT4 shift_right_21_i13_3_lut (.A(n4_adj_1793), 
            .B(n6_adj_1757), .C(mem_write1_N_1692[1]), .Z(n13_adj_1794));
    defparam shift_right_21_i13_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@3(56[36],56[60])" *) LUT4 i2760_4_lut (.A(n13_adj_1794), 
            .B(n1297), .C(n4_adj_1788), .D(mem_write1_N_1692[2]), .Z(r1_add_b_8__N_65[3]));
    defparam i2760_4_lut.INIT = "0x3022";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(57[17],57[33])" *) LUT4 i1_2_lut_3_lut_4_lut (.A(\fft_level[3] ), 
            .B(tw_mask_0__N_1495), .C(\fft_level[1] ), .D(\fft_level[2] ), 
            .Z(n2294));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@3(57[17],57[33])" *) LUT4 i2_3_lut_4_lut_4_lut (.A(\fft_level[3] ), 
            .B(tw_mask_0__N_1495), .C(\fft_level[1] ), .D(\fft_level[2] ), 
            .Z(n2316));
    defparam i2_3_lut_4_lut_4_lut.INIT = "0xfeff";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@3(56[17],56[60])" *) LUT4 add_a_8__I_14_3_lut (.A(n15_adj_1773), 
            .B(r1_add_b_8__N_65[3]), .C(n2291), .Z(add_a[3]));
    defparam add_a_8__I_14_3_lut.INIT = "0xcece";
    (* lut_function="(!(A (B (C))+!A (C)))", lineinfo="@3(37[18],37[40])" *) LUT4 i2149_2_lut_3_lut_3_lut (.A(fft_enable), 
            .B(fft_done), .C(reset_c), .Z(n2840));
    defparam i2149_2_lut_3_lut_3_lut.INIT = "0x2f2f";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(56[36],56[60])" *) LUT4 shift_right_21_i12_3_lut (.A(n3), 
            .B(n5_adj_1795), .C(mem_write1_N_1692[1]), .Z(n12_adj_1796));
    defparam shift_right_21_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@3(56[36],56[60])" *) LUT4 i2761_4_lut (.A(n12_adj_1796), 
            .B(n1297), .C(n16), .D(mem_write1_N_1692[2]), .Z(r1_add_b_8__N_65[2]));
    defparam i2761_4_lut.INIT = "0x3022";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(56[17],56[33])" *) LUT4 shift_left_19_i7_3_lut (.A(fft_bf[1]), 
            .B(fft_bf[0]), .C(read_sel), .Z(n7_adj_1792));
    defparam shift_left_19_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@3(56[17],56[60])" *) LUT4 add_a_8__I_15_3_lut (.A(n7_adj_1792), 
            .B(r1_add_b_8__N_65[2]), .C(n2294), .Z(add_a[2]));
    defparam add_a_8__I_15_3_lut.INIT = "0xcece";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@3(56[36],56[60])" *) LUT4 shift_right_21_i4_3_lut (.A(fft_bf[2]), 
            .B(fft_bf[3]), .C(read_sel), .Z(n4_adj_1793));
    defparam shift_right_21_i4_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@3(56[36],56[60])" *) LUT4 shift_right_21_i2_3_lut (.A(fft_bf[0]), 
            .B(fft_bf[1]), .C(read_sel), .Z(n2_adj_1797));
    defparam shift_right_21_i2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(56[36],56[60])" *) LUT4 shift_right_21_i11_3_lut (.A(n2_adj_1797), 
            .B(n4_adj_1793), .C(mem_write1_N_1692[1]), .Z(n11_adj_1798));
    defparam shift_right_21_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@3(56[36],56[60])" *) LUT4 i2762_4_lut (.A(n11_adj_1798), 
            .B(n1297), .C(n15), .D(mem_write1_N_1692[2]), .Z(r1_add_b_8__N_65[1]));
    defparam i2762_4_lut.INIT = "0x3022";
    (* lut_function="(!((B+((D)+!C))+!A))", lineinfo="@3(60[19],60[44])" *) LUT4 i2_3_lut_4_lut_4_lut_adj_74 (.A(n2556), 
            .B(\fft_level[2] ), .C(fft_bf[6]), .D(read_sel), .Z(add_tw[6]));
    defparam i2_3_lut_4_lut_4_lut_adj_74.INIT = "0x0020";
    (* lut_function="(A (B)+!A (B+(C)))", lineinfo="@3(56[17],56[60])" *) LUT4 add_a_8__I_16_3_lut (.A(n2291), 
            .B(r1_add_b_8__N_65[1]), .C(n4_adj_1758), .Z(add_a[1]));
    defparam add_a_8__I_16_3_lut.INIT = "0xdcdc";
    (* lut_function="(!((B+!(C (D)))+!A))", lineinfo="@3(60[19],60[44])" *) LUT4 i2_3_lut_4_lut_4_lut_adj_75 (.A(n2556), 
            .B(\fft_level[2] ), .C(fft_bf[5]), .D(read_sel), .Z(add_tw[5]));
    defparam i2_3_lut_4_lut_4_lut_adj_75.INIT = "0x2000";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@3(56[36],56[60])" *) LUT4 shift_right_21_i7_3_lut (.A(fft_bf[5]), 
            .B(fft_bf[6]), .C(read_sel), .Z(n7));
    defparam shift_right_21_i7_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@3(56[36],56[60])" *) LUT4 shift_right_21_i5_3_lut (.A(fft_bf[3]), 
            .B(fft_bf[4]), .C(read_sel), .Z(n5_adj_1795));
    defparam shift_right_21_i5_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(56[36],56[60])" *) LUT4 shift_right_21_i14_3_lut (.A(n5_adj_1795), 
            .B(n7), .C(mem_write1_N_1692[1]), .Z(n14));
    defparam shift_right_21_i14_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@3(56[36],56[60])" *) LUT4 shift_right_21_i3_3_lut (.A(fft_bf[1]), 
            .B(fft_bf[2]), .C(read_sel), .Z(n3));
    defparam shift_right_21_i3_3_lut.INIT = "0xacac";
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@3(32[15],46[8])" *) FD1P3XZ fft_level__i1 (.D(n52[0]), 
            .SP(n5091), .CK(clk_c), .SR(n608), .Q(read_sel));
    defparam fft_level__i1.REGSET = "RESET";
    defparam fft_level__i1.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module freqLUT
//

module freqLUT (output n7155, input \frequency[8] , input n2322, input \frequency[9] , 
            input \frequency[4] , input \frequency[3] , input \frequency[5] , 
            input n3745, output n4065, input n1367, input \frequency[6] , 
            input n3827, input \frequency[1] , input n7071, output noted_c, 
            input n3835, input \frequency[7] , input n3842, input n3799, 
            input n3927, input n3984, input n7, input n8, input n3844, 
            input n10, input n7621, input n3943, output n4115, input \frequency[0] , 
            input n73, input \frequency[2] , input n3801);
    
    
    wire n12, n4091, n2351, n4, n4_adj_1738, n4153, n6610, n2632, 
        n4077, n4075, n4135, n55, n4137, n25, n31, n6, n3945, 
        n4087, n4085, n34, n61, n9376, n64, n67, n7609, n4163, 
        n4141, n4129, n4363, n4365, n70, n6614, n52, n106, n4027, 
        n46, n49, n103, n37, n40, n101, n3551, n94, n6625, 
        n4_adj_1739, n5, n7135, n12_adj_1740, n4139, n14, n11, 
        n19, n18, n2568, n2585, n102, n1526, n2339, n4095, n4165, 
        n4093, n102_adj_1741, n16, n99, n3760, n2600, n3872, n97, 
        n4159, n4_adj_1742, n6627, n9373, n7174, n10_c, n12_adj_1743, 
        n6626, n7166, n4059, n4083, n4099, n10_adj_1744, n4_adj_1745, 
        n3715, n7631, n4_adj_1746, n3713, n4307, n16_adj_1747, n6682, 
        n14_adj_1748, n18_adj_1749, n3825, n4103, n3919, n3905, 
        n7159, n3742, n3990, n7596, n3992, n4_adj_1750, n4089, 
        n4079, n4_adj_1752, n7623, n3968, n3996, n4039, n3976, 
        n4063;
    
    (* lut_function="(!(A (B+!(C+(D)))+!A (B+!(C))))", lineinfo="@10(13[14],13[49])" *) LUT4 i6_4_lut (.A(n12), 
            .B(n4091), .C(n2351), .D(n7155), .Z(n4));
    defparam i6_4_lut.INIT = "0x3230";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i3463_4_lut (.A(\frequency[8] ), 
            .B(n2322), .C(\frequency[9] ), .D(n4_adj_1738), .Z(n4153));
    defparam i3463_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B (C)+!B (C (D))))" *) LUT4 i2_4_lut (.A(\frequency[4] ), 
            .B(\frequency[3] ), .C(\frequency[5] ), .D(n3745), .Z(n6610));
    defparam i2_4_lut.INIT = "0xa080";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i3390_4_lut (.A(n6610), 
            .B(n2322), .C(\frequency[9] ), .D(n2632), .Z(n4077));
    defparam i3390_4_lut.INIT = "0xfcec";
    (* lut_function="((B)+!A)" *) LUT4 i3445_2_lut (.A(n4153), .B(n4075), 
            .Z(n4135));
    defparam i3445_2_lut.INIT = "0xdddd";
    (* lut_function="(!((B)+!A))", lineinfo="@10(30[14],30[49])" *) LUT4 i57_2_lut (.A(n4077), 
            .B(n4153), .Z(n55));
    defparam i57_2_lut.INIT = "0x2222";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i4_4_lut (.A(n4137), .B(n25), 
            .C(n31), .D(n6), .Z(n3945));
    defparam i4_4_lut.INIT = "0xfffd";
    (* lut_function="(!((B)+!A))", lineinfo="@10(23[14],23[49])" *) LUT4 i36_2_lut (.A(n4087), 
            .B(n4085), .Z(n34));
    defparam i36_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5994_4_lut (.A(n61), .B(n9376), 
            .C(n64), .D(n67), .Z(n7609));
    defparam i5994_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (D))+!A (B ((D)+!C)+!B !(C)))" *) LUT4 i3673_4_lut (.A(n4163), 
            .B(n4141), .C(n4129), .D(n4065), .Z(n4363));
    defparam i3673_4_lut.INIT = "0xcd05";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))" *) LUT4 i3675_3_lut (.A(n4363), 
            .B(n67), .C(n2322), .Z(n4365));
    defparam i3675_3_lut.INIT = "0x3a3a";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i2_4_lut_adj_31 (.A(n70), .B(n4365), 
            .C(n61), .D(n64), .Z(n6614));
    defparam i2_4_lut_adj_31.INIT = "0xfffe";
    (* lut_function="(A+!(B+(C (D))))", lineinfo="@10(36[10],38[71])" *) LUT4 i1_4_lut (.A(n52), 
            .B(n55), .C(n4135), .D(n6614), .Z(n106));
    defparam i1_4_lut.INIT = "0xabbb";
    (* lut_function="(!(A ((C+(D))+!B)))", lineinfo="@10(36[10],38[71])" *) LUT4 i1_4_lut_adj_32 (.A(n4027), 
            .B(n106), .C(n46), .D(n49), .Z(n103));
    defparam i1_4_lut_adj_32.INIT = "0x555d";
    (* lut_function="(!(A+!(B+!(C+!(D)))))", lineinfo="@10(36[10],38[71])" *) LUT4 i1_4_lut_adj_33 (.A(n34), 
            .B(n37), .C(n40), .D(n103), .Z(n101));
    defparam i1_4_lut_adj_33.INIT = "0x4544";
    (* lut_function="(!(A (B (C)+!B (C+!(D)))))", lineinfo="@10(36[10],38[71])" *) LUT4 i1_4_lut_adj_34 (.A(n4137), 
            .B(n31), .C(n3551), .D(n101), .Z(n94));
    defparam i1_4_lut_adj_34.INIT = "0x5f5d";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i2_4_lut_adj_35 (.A(n1367), 
            .B(\frequency[3] ), .C(\frequency[6] ), .D(n3745), .Z(n6625));
    defparam i2_4_lut_adj_35.INIT = "0xfefa";
    (* lut_function="(A+(B+(C)))", lineinfo="@10(36[10],38[71])" *) LUT4 i1_3_lut (.A(n61), 
            .B(n4_adj_1739), .C(n64), .Z(n5));
    defparam i1_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A+!(B+(C+(D)))))" *) LUT4 i2_4_lut_adj_36 (.A(n31), 
            .B(n5), .C(n7135), .D(n49), .Z(n12_adj_1740));
    defparam i2_4_lut_adj_36.INIT = "0x5554";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i4_3_lut (.A(n40), .B(n4137), 
            .C(n4139), .Z(n14));
    defparam i4_3_lut.INIT = "0x4040";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i8_4_lut (.A(n3551), .B(n11), 
            .C(n19), .D(n12_adj_1740), .Z(n18));
    defparam i8_4_lut.INIT = "0x0400";
    (* lut_function="(!(A (B)+!A (B+!(C+(D)))))", lineinfo="@10(34[10],38[71])" *) LUT4 i1_4_lut_adj_37 (.A(n67), 
            .B(n9376), .C(n61), .D(n64), .Z(n2568));
    defparam i1_4_lut_adj_37.INIT = "0x3332";
    (* lut_function="(!(A (B+(D))+!A (B+((D)+!C))))", lineinfo="@10(34[10],38[71])" *) LUT4 i2_4_lut_adj_38 (.A(n2568), 
            .B(n34), .C(n2585), .D(n37), .Z(n102));
    defparam i2_4_lut_adj_38.INIT = "0x0032";
    (* lut_function="(!(A (B (D)+!B ((D)+!C))+!A ((D)+!B)))" *) LUT4 i27_2_lut_4_lut (.A(n1526), 
            .B(n2339), .C(\frequency[8] ), .D(n4095), .Z(n25));
    defparam i27_2_lut_4_lut.INIT = "0x00ec";
    (* lut_function="(A (B+(C+!(D)))+!A (B+!(D)))" *) LUT4 i3447_2_lut_4_lut (.A(n1526), 
            .B(n2339), .C(\frequency[8] ), .D(n4165), .Z(n4137));
    defparam i3447_2_lut_4_lut.INIT = "0xecff";
    (* lut_function="(A ((C)+!B)+!A (C))", lineinfo="@10(21[14],21[49])" *) LUT4 i2865_2_lut_3_lut (.A(n4095), 
            .B(n4093), .C(n25), .Z(n3551));
    defparam i2865_2_lut_3_lut.INIT = "0xf2f2";
    (* lut_function="(A (B)+!A (B+(C+(D))))", lineinfo="@10(34[10],38[71])" *) LUT4 i2_4_lut_adj_39 (.A(n61), 
            .B(n4_adj_1739), .C(n64), .D(n67), .Z(n102_adj_1741));
    defparam i2_4_lut_adj_39.INIT = "0xdddc";
    (* lut_function="(A ((C+(D))+!B)+!A (C+(D)))", lineinfo="@10(21[14],21[49])" *) LUT4 i1_3_lut_4_lut (.A(n4095), 
            .B(n4093), .C(n19), .D(n16), .Z(n6));
    defparam i1_3_lut_4_lut.INIT = "0xfff2";
    (* lut_function="(A+!((C+(D))+!B))", lineinfo="@10(34[10],38[71])" *) LUT4 i1_4_lut_adj_40 (.A(n46), 
            .B(n102_adj_1741), .C(n49), .D(n52), .Z(n99));
    defparam i1_4_lut_adj_40.INIT = "0xaaae";
    (* lut_function="(!(A (B+(C+!(D)))+!A (B+!(D))))" *) LUT4 i39_2_lut_4_lut (.A(n3827), 
            .B(n2339), .C(n3760), .D(n4085), .Z(n37));
    defparam i39_2_lut_4_lut.INIT = "0x1300";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C))))", lineinfo="@10(34[10],38[71])" *) LUT4 i1_4_lut_adj_41 (.A(n25), 
            .B(n99), .C(n2600), .D(n3872), .Z(n97));
    defparam i1_4_lut_adj_41.INIT = "0x5054";
    (* lut_function="(!(A (B (D)+!B ((D)+!C))+!A ((D)+!B)))" *) LUT4 i42_2_lut_4_lut (.A(n3827), 
            .B(n2339), .C(n3760), .D(n4159), .Z(n40));
    defparam i42_2_lut_4_lut.INIT = "0x00ec";
    (* lut_function="(A+((C)+!B))", lineinfo="@10(34[10],38[71])" *) LUT4 i1_2_lut_3_lut (.A(n40), 
            .B(n4027), .C(n46), .Z(n2585));
    defparam i1_2_lut_3_lut.INIT = "0xfbfb";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@10(34[10],38[71])" *) LUT4 i1_2_lut_3_lut_4_lut (.A(n40), 
            .B(n4027), .C(n37), .D(n34), .Z(n3872));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xfffb";
    (* lut_function="(!(A (B)+!A (B+!((D)+!C))))" *) LUT4 i1_4_lut_adj_42 (.A(n19), 
            .B(n16), .C(n4137), .D(n97), .Z(n4_adj_1742));
    defparam i1_4_lut_adj_42.INIT = "0x3323";
    (* lut_function="(A+(B+(C)))", lineinfo="@10(34[10],38[71])" *) LUT4 i2_3_lut (.A(n102), 
            .B(n2600), .C(n25), .Z(n6627));
    defparam i2_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+!((D)+!C))+!A (B))" *) LUT4 i9_4_lut (.A(n6627), 
            .B(n4_adj_1742), .C(n4137), .D(n9373), .Z(n7174));
    defparam i9_4_lut.INIT = "0xccec";
    (* lut_function="(A+(B))" *) LUT4 i3_2_lut (.A(n61), .B(n7135), .Z(n10_c));
    defparam i3_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut (.A(n46), .B(n10_c), 
            .C(n64), .D(n49), .Z(n12_adj_1743));
    defparam i5_4_lut.INIT = "0xfffe";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@10(34[10],38[71])" *) LUT4 i3_4_lut (.A(n34), 
            .B(n7609), .C(n37), .D(n2585), .Z(n6626));
    defparam i3_4_lut.INIT = "0xfffb";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_43 (.A(n4_adj_1739), 
            .B(n12_adj_1743), .C(n3872), .D(n3945), .Z(n7166));
    defparam i6_4_lut_adj_43.INIT = "0xfffe";
    (* lut_function="(A (B (D)+!B ((D)+!C))+!A ((D)+!B))" *) LUT4 i3449_2_lut_4_lut (.A(\frequency[1] ), 
            .B(n2351), .C(n4059), .D(n4083), .Z(n4139));
    defparam i3449_2_lut_4_lut.INIT = "0xff13";
    (* lut_function="(!(A (B+(C+!(D)))+!A (B+!(D))))" *) LUT4 i12_2_lut_4_lut (.A(\frequency[1] ), 
            .B(n2351), .C(n4059), .D(n4099), .Z(n10_adj_1744));
    defparam i12_2_lut_4_lut.INIT = "0x1300";
    (* lut_function="(!(A+!(B+!(C+!(D)))))" *) LUT4 i1_4_lut_adj_44 (.A(n4), 
            .B(n16), .C(n19), .D(n94), .Z(n4_adj_1745));
    defparam i1_4_lut_adj_44.INIT = "0x4544";
    (* lut_function="(A+!(B+((D)+!C)))" *) LUT4 i6014_4_lut (.A(n3715), .B(n7166), 
            .C(n6626), .D(n3945), .Z(n7631));
    defparam i6014_4_lut.INIT = "0xaaba";
    (* lut_function="(!((B (C (D)))+!A))" *) LUT4 i1_4_lut_adj_45 (.A(n4065), 
            .B(n3760), .C(n6625), .D(\frequency[9] ), .Z(n4_adj_1746));
    defparam i1_4_lut_adj_45.INIT = "0x2aaa";
    (* lut_function="(A+(B+((D)+!C)))" *) LUT4 i6_4_lut_adj_46 (.A(n3713), 
            .B(n4307), .C(n7631), .D(n4_adj_1745), .Z(n16_adj_1747));
    defparam i6_4_lut_adj_46.INIT = "0xffef";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i9_4_lut_adj_47 (.A(n46), 
            .B(n18), .C(n14), .D(n16), .Z(n6682));
    defparam i9_4_lut_adj_47.INIT = "0x0040";
    (* lut_function="(!(A (B+(D))+!A !(B (C)+!B (C+!(D)))))" *) LUT4 i4_4_lut_adj_48 (.A(n3715), 
            .B(n4139), .C(n7174), .D(n4), .Z(n14_adj_1748));
    defparam i4_4_lut_adj_48.INIT = "0x5073";
    (* lut_function="(A (B+(C))+!A (B+(C+(D))))" *) LUT4 i8_4_lut_adj_49 (.A(n2322), 
            .B(n16_adj_1747), .C(n7071), .D(n4_adj_1746), .Z(n18_adj_1749));
    defparam i8_4_lut_adj_49.INIT = "0xfdfc";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut_adj_50 (.A(n10_adj_1744), 
            .B(n18_adj_1749), .C(n14_adj_1748), .D(n6682), .Z(noted_c));
    defparam i9_4_lut_adj_50.INIT = "0xfffe";
    (* lut_function="(A (B+(C+!(D)))+!A (B+!(D)))" *) LUT4 i3340_2_lut_4_lut (.A(\frequency[5] ), 
            .B(n2339), .C(n3825), .D(n4159), .Z(n4027));
    defparam i3340_2_lut_4_lut.INIT = "0xecff";
    (* lut_function="(!(A (B (D)+!B ((D)+!C))+!A ((D)+!B)))" *) LUT4 i48_2_lut_4_lut (.A(\frequency[5] ), 
            .B(n2339), .C(n3825), .D(n4103), .Z(n46));
    defparam i48_2_lut_4_lut.INIT = "0x00ec";
    (* lut_function="(A (B (C)))" *) LUT4 i3232_2_lut_3_lut (.A(\frequency[5] ), 
            .B(\frequency[6] ), .C(n3835), .Z(n3919));
    defparam i3232_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i3218_2_lut_3_lut (.A(\frequency[5] ), 
            .B(\frequency[6] ), .C(\frequency[7] ), .Z(n3905));
    defparam i3218_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(\frequency[5] ), .B(\frequency[6] ), 
            .Z(n7159));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i3398_4_lut (.A(n3842), 
            .B(n2339), .C(n3760), .D(n7159), .Z(n4085));
    defparam i3398_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i3400_4_lut (.A(n3919), 
            .B(n2339), .C(\frequency[8] ), .D(\frequency[7] ), .Z(n4087));
    defparam i3400_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B))" *) LUT4 i3056_2_lut (.A(\frequency[8] ), .B(\frequency[9] ), 
            .Z(n3742));
    defparam i3056_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i3303_4_lut (.A(\frequency[3] ), 
            .B(\frequency[5] ), .C(\frequency[4] ), .D(n3799), .Z(n3990));
    defparam i3303_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i3378_4_lut (.A(n3990), 
            .B(n3742), .C(\frequency[7] ), .D(\frequency[6] ), .Z(n4065));
    defparam i3378_4_lut.INIT = "0xc8c0";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i5984_4_lut (.A(n3927), 
            .B(\frequency[8] ), .C(n7155), .D(n1367), .Z(n7596));
    defparam i5984_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B)+!A (B (C)))" *) LUT4 i3305_3_lut (.A(n3984), .B(\frequency[7] ), 
            .C(\frequency[6] ), .Z(n3992));
    defparam i3305_3_lut.INIT = "0xc8c8";
    (* lut_function="(A (B))" *) LUT4 i3074_2_lut (.A(\frequency[7] ), .B(\frequency[8] ), 
            .Z(n3760));
    defparam i3074_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i3402_4_lut (.A(n2632), 
            .B(n2322), .C(\frequency[9] ), .D(n4_adj_1750), .Z(n4089));
    defparam i3402_4_lut.INIT = "0xfcec";
    (* lut_function="(!((B)+!A))", lineinfo="@10(28[14],28[49])" *) LUT4 i51_2_lut (.A(n4103), 
            .B(n4089), .Z(n49));
    defparam i51_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i3_4_lut_adj_51 (.A(n2322), 
            .B(n3992), .C(\frequency[9] ), .D(n7596), .Z(n64));
    defparam i3_4_lut_adj_51.INIT = "0x0040";
    (* lut_function="(A+(B))", lineinfo="@10(26[34],26[49])" *) LUT4 i1_2_lut_adj_52 (.A(n2322), 
            .B(\frequency[9] ), .Z(n2339));
    defparam i1_2_lut_adj_52.INIT = "0xeeee";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i3396_4_lut (.A(n7), 
            .B(n2339), .C(\frequency[8] ), .D(n8), .Z(n4083));
    defparam i3396_4_lut.INIT = "0xfcec";
    (* lut_function="(A+!(B))" *) LUT4 i3027_2_lut (.A(n10_adj_1744), .B(n4139), 
            .Z(n3713));
    defparam i3027_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_53 (.A(\frequency[6] ), 
            .B(\frequency[7] ), .Z(n7155));
    defparam i1_2_lut_adj_53.INIT = "0x8888";
    (* lut_function="(A (B+(C))+!A (B))" *) LUT4 i3404_3_lut (.A(n3844), .B(n2351), 
            .C(n3905), .Z(n4091));
    defparam i3404_3_lut.INIT = "0xecec";
    (* lut_function="(!((B)+!A))", lineinfo="@10(18[14],18[49])" *) LUT4 i21_2_lut (.A(n4079), 
            .B(n4165), .Z(n19));
    defparam i21_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@10(17[14],17[49])" *) LUT4 i18_2_lut (.A(n4083), 
            .B(n4079), .Z(n16));
    defparam i18_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B))" *) LUT4 i497_2_lut (.A(n10), .B(\frequency[5] ), 
            .Z(n12));
    defparam i497_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i3392_4_lut (.A(n1526), 
            .B(n2339), .C(\frequency[8] ), .D(n4_adj_1752), .Z(n4079));
    defparam i3392_4_lut.INIT = "0xfcec";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_54 (.A(n3835), .B(\frequency[5] ), 
            .Z(n4_adj_1752));
    defparam i1_2_lut_adj_54.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i6008_2_lut (.A(\frequency[3] ), .B(\frequency[5] ), 
            .Z(n7623));
    defparam i6008_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B (C+(D))))" *) LUT4 i3469_4_lut (.A(n2339), .B(n3825), 
            .C(n7623), .D(n7621), .Z(n4159));
    defparam i3469_4_lut.INIT = "0xeeea";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i3406_4_lut (.A(n3943), 
            .B(n2339), .C(\frequency[8] ), .D(\frequency[7] ), .Z(n4093));
    defparam i3406_4_lut.INIT = "0xfcec";
    (* lut_function="(!((B)+!A))", lineinfo="@10(22[14],22[49])" *) LUT4 i33_2_lut (.A(n4093), 
            .B(n4087), .Z(n31));
    defparam i33_2_lut.INIT = "0x2222";
    (* lut_function="(A (B)+!A (B (C)))" *) LUT4 i3281_3_lut (.A(n3842), .B(\frequency[6] ), 
            .C(\frequency[5] ), .Z(n3968));
    defparam i3281_3_lut.INIT = "0xc8c8";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i3408_4_lut (.A(n3968), 
            .B(n2339), .C(\frequency[8] ), .D(\frequency[7] ), .Z(n4095));
    defparam i3408_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B+(D))+!A (B (C+(D))+!B (D)))" *) LUT4 i3309_2_lut_4_lut (.A(n3984), 
            .B(\frequency[7] ), .C(\frequency[6] ), .D(\frequency[8] ), 
            .Z(n3996));
    defparam i3309_2_lut_4_lut.INIT = "0xffc8";
    (* lut_function="(A (B (C))+!A (B (C (D))))" *) LUT4 i3427_3_lut_4_lut (.A(n3984), 
            .B(\frequency[8] ), .C(\frequency[9] ), .D(n1526), .Z(n4115));
    defparam i3427_3_lut_4_lut.INIT = "0xc080";
    (* lut_function="(!(A+!(B (C+(D))+!B (D))))" *) LUT4 i1_3_lut_4_lut_adj_55 (.A(n4141), 
            .B(n7596), .C(\frequency[9] ), .D(n2322), .Z(n67));
    defparam i1_3_lut_4_lut_adj_55.INIT = "0x5540";
    (* lut_function="(A (B+(D))+!A (B (C+(D))+!B (D)))" *) LUT4 i3473_2_lut_4_lut (.A(n3984), 
            .B(n3742), .C(n1526), .D(n2322), .Z(n4163));
    defparam i3473_2_lut_4_lut.INIT = "0xffc8";
    (* lut_function="(A (B)+!A (B (C)))" *) LUT4 i3352_3_lut (.A(n3927), .B(\frequency[5] ), 
            .C(\frequency[4] ), .Z(n4039));
    defparam i3352_3_lut.INIT = "0xc8c8";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i3475_4_lut (.A(n4039), 
            .B(n2339), .C(\frequency[8] ), .D(n1526), .Z(n4165));
    defparam i3475_4_lut.INIT = "0xfcec";
    (* lut_function="(A+(B))" *) LUT4 i3287_2_lut (.A(\frequency[6] ), .B(\frequency[7] ), 
            .Z(n1526));
    defparam i3287_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i3289_4_lut (.A(n7159), 
            .B(\frequency[7] ), .C(n3844), .D(\frequency[0] ), .Z(n3976));
    defparam i3289_4_lut.INIT = "0xccc8";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i3388_4_lut (.A(n3976), 
            .B(n2322), .C(\frequency[9] ), .D(\frequency[8] ), .Z(n4075));
    defparam i3388_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B))" *) LUT4 i3439_2_lut (.A(n7596), .B(\frequency[9] ), 
            .Z(n4129));
    defparam i3439_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i3451_4_lut (.A(n4063), 
            .B(n2322), .C(\frequency[9] ), .D(\frequency[8] ), .Z(n4141));
    defparam i3451_4_lut.INIT = "0xfcec";
    (* lut_function="(A+(B+(C)))", lineinfo="@10(36[34],36[49])" *) LUT4 i1_2_lut_3_lut_adj_56 (.A(\frequency[8] ), 
            .B(n2322), .C(\frequency[9] ), .Z(n2351));
    defparam i1_2_lut_3_lut_adj_56.INIT = "0xfefe";
    (* lut_function="(A+(B+((D)+!C)))" *) LUT4 i3029_3_lut_4_lut (.A(n4), 
            .B(n10_adj_1744), .C(n4139), .D(n4307), .Z(n3715));
    defparam i3029_3_lut_4_lut.INIT = "0xffef";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_57 (.A(n4141), .B(n4163), 
            .Z(n70));
    defparam i1_2_lut_adj_57.INIT = "0x2222";
    (* lut_function="(!(A (B (D)+!B ((D)+!C))+!A ((D)+!B)))" *) LUT4 i1_2_lut_4_lut (.A(n3844), 
            .B(n2351), .C(n3905), .D(n4099), .Z(n4307));
    defparam i1_2_lut_4_lut.INIT = "0x00ec";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C)))" *) LUT4 i3412_3_lut_4_lut (.A(\frequency[4] ), 
            .B(\frequency[8] ), .C(n2339), .D(n3905), .Z(n4099));
    defparam i3412_3_lut_4_lut.INIT = "0xfefc";
    (* lut_function="(!((B)+!A))", lineinfo="@10(29[14],29[49])" *) LUT4 i54_2_lut (.A(n4089), 
            .B(n4077), .Z(n52));
    defparam i54_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C (D))))" *) LUT4 i3416_3_lut_4_lut (.A(n2322), 
            .B(\frequency[9] ), .C(\frequency[8] ), .D(n4059), .Z(n4103));
    defparam i3416_3_lut_4_lut.INIT = "0xfeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut_adj_58 (.A(n73), .B(n52), 
            .C(n70), .D(n67), .Z(n7135));
    defparam i3_4_lut_adj_58.INIT = "0xfffe";
    (* lut_function="(!((B (C+(D))+!B (C))+!A))", lineinfo="@10(32[14],32[49])" *) LUT4 i63_4_lut (.A(n4075), 
            .B(n3996), .C(n2322), .D(\frequency[9] ), .Z(n61));
    defparam i63_4_lut.INIT = "0x020a";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_3_lut_4_lut_adj_59 (.A(\frequency[1] ), 
            .B(\frequency[2] ), .C(\frequency[5] ), .D(n3801), .Z(n4_adj_1750));
    defparam i1_3_lut_4_lut_adj_59.INIT = "0xfef0";
    (* lut_function="(A (B (C)))" *) LUT4 i3139_2_lut_3_lut (.A(\frequency[6] ), 
            .B(\frequency[7] ), .C(\frequency[8] ), .Z(n3825));
    defparam i3139_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3372_2_lut_3_lut_4_lut (.A(n3905), 
            .B(\frequency[4] ), .C(\frequency[3] ), .D(\frequency[2] ), 
            .Z(n4059));
    defparam i3372_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3376_2_lut_3_lut_4_lut (.A(n3905), 
            .B(\frequency[4] ), .C(\frequency[3] ), .D(n3745), .Z(n4063));
    defparam i3376_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C))+!A ((C)+!B)))" *) LUT4 i2742_rep_19_2_lut_3_lut (.A(n4083), 
            .B(n4079), .C(n4165), .Z(n9373));
    defparam i2742_rep_19_2_lut_3_lut.INIT = "0x2e2e";
    (* lut_function="(!(A (B (C))+!A ((C)+!B)))", lineinfo="@10(21[14],21[49])" *) LUT4 i1_2_lut_3_lut_3_lut (.A(n4095), 
            .B(n4093), .C(n4087), .Z(n2600));
    defparam i1_2_lut_3_lut_3_lut.INIT = "0x2e2e";
    (* lut_function="(A ((C+!(D))+!B)+!A (B (C+!(D))+!B (C)))" *) LUT4 i1_rep_22_3_lut_4_lut (.A(n4103), 
            .B(n4089), .C(n4_adj_1739), .D(n4077), .Z(n9376));
    defparam i1_rep_22_3_lut_4_lut.INIT = "0xf2fe";
    (* lut_function="(!(A (((D)+!C)+!B)+!A ((D)+!C)))" *) LUT4 i1_3_lut_4_lut_adj_60 (.A(n4087), 
            .B(n4085), .C(n4027), .D(n37), .Z(n11));
    defparam i1_3_lut_4_lut_adj_60.INIT = "0x00d0";
    (* lut_function="(!(A (B (C))+!A ((C)+!B)))", lineinfo="@10(34[10],38[71])" *) LUT4 i1_2_lut_3_lut_adj_61 (.A(n4077), 
            .B(n4153), .C(n4075), .Z(n4_adj_1739));
    defparam i1_2_lut_3_lut_adj_61.INIT = "0x2e2e";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_3_lut_4_lut_adj_62 (.A(n3835), 
            .B(\frequency[5] ), .C(\frequency[7] ), .D(\frequency[6] ), 
            .Z(n4_adj_1738));
    defparam i1_3_lut_4_lut_adj_62.INIT = "0xfef0";
    (* lut_function="(A+(B+(C)))", lineinfo="@10(29[34],29[49])" *) LUT4 i1_2_lut_3_lut_adj_63 (.A(\frequency[8] ), 
            .B(\frequency[6] ), .C(\frequency[7] ), .Z(n2632));
    defparam i1_2_lut_3_lut_adj_63.INIT = "0xfefe";
    
endmodule

//
// Verilog Description of module fftdec
//

module fftdec (output \frequency[15] , output \frequency[10] , output \frequency[13] , 
            output \frequency[14] , output \frequency[11] , output \frequency[12] , 
            output n2322, input n2823, input clk_c, output n608, input n2856, 
            output n62, output n61, output n60, output n59, output n58, 
            output n57, input n2824, output \frequency[9] , output \frequency[8] , 
            output \frequency[7] , output \frequency[6] , output \frequency[5] , 
            output \frequency[4] , output \frequency[3] , output \frequency[2] , 
            output \frequency[1] , input n2789, output n10, output n3844, 
            input n2788, input n2787, input n2786, output \frequency[0] , 
            input n2783, output n3842, output n7, input n7155, output n7071, 
            input n2756, input n2858, output n3799, output n8, output n3943, 
            output n3984, output n7621, output n3801, output n3835, 
            output n54, output n3913, output n1367, input reset_c, output n6640, 
            input fft_done, output n3827, output n3745, input n4065, 
            input n4115, output n73, output n3927, input [31:0]dout);
    
    wire [15:0]magnitude_max;
    (* is_clock=1, lineinfo="@9(9[30],9[33])" *) wire clk_c;
    wire [8:0]k;
    wire [8:0]k_max;
    wire [15:0]magnitude_sq;
    wire [31:0]prod_full;
    
    wire n8_c;
    wire [15:0]n139;
    
    wire n5510, n10196, GND_net;
    wire [8:0]n52;
    
    wire n5508, n10193, n5506, n10190, n5504, n10187, VCC_net;
    wire [24:0]n56;
    
    wire n2662, n2664, n2666, n2668, n2670, n2672, n2674, n10184, 
        n2676, n2678, n7139, n8_adj_1733, n2785;
    wire [15:0]n5396;
    
    wire n3807, n4, n6, n8_adj_1735, n10_adj_1736, n12, n14, n16, 
        n18, n20, n22, n24, n26, n28, n30, n14_adj_1737, n15, 
        n3506;
    
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut (.A(\frequency[15] ), .B(\frequency[10] ), 
            .C(\frequency[13] ), .Z(n8_c));
    defparam i3_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(\frequency[14] ), 
            .B(n8_c), .C(\frequency[11] ), .D(\frequency[12] ), .Z(n2322));
    defparam i4_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ k_max___i8 (.D(k[8]), 
            .SP(n2856), .CK(clk_c), .SR(n608), .Q(k_max[8]));
    defparam k_max___i8.REGSET = "RESET";
    defparam k_max___i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ k_max___i7 (.D(k[7]), 
            .SP(n2856), .CK(clk_c), .SR(n608), .Q(k_max[7]));
    defparam k_max___i7.REGSET = "RESET";
    defparam k_max___i7.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@8(53[18],53[26])" *) FA2 add_9_add_5_9 (.A0(GND_net), .B0(k[7]), 
            .C0(GND_net), .D0(n5510), .CI0(n5510), .A1(GND_net), .B1(k[8]), 
            .C1(GND_net), .D1(n10196), .CI1(n10196), .CO0(n10196), .S0(n52[7]), 
            .S1(n52[8]));
    defparam add_9_add_5_9.INIT0 = "0xc33c";
    defparam add_9_add_5_9.INIT1 = "0xc33c";
    (* lineinfo="@8(53[18],53[26])" *) FA2 add_9_add_5_7 (.A0(GND_net), .B0(k[5]), 
            .C0(GND_net), .D0(n5508), .CI0(n5508), .A1(GND_net), .B1(k[6]), 
            .C1(GND_net), .D1(n10193), .CI1(n10193), .CO0(n10193), .CO1(n5510), 
            .S0(n52[5]), .S1(n52[6]));
    defparam add_9_add_5_7.INIT0 = "0xc33c";
    defparam add_9_add_5_7.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ k_max___i6 (.D(k[6]), 
            .SP(n2856), .CK(clk_c), .SR(n608), .Q(k_max[6]));
    defparam k_max___i6.REGSET = "RESET";
    defparam k_max___i6.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@8(53[18],53[26])" *) FA2 add_9_add_5_5 (.A0(GND_net), .B0(k[3]), 
            .C0(GND_net), .D0(n5506), .CI0(n5506), .A1(GND_net), .B1(k[4]), 
            .C1(GND_net), .D1(n10190), .CI1(n10190), .CO0(n10190), .CO1(n5508), 
            .S0(n52[3]), .S1(n52[4]));
    defparam add_9_add_5_5.INIT0 = "0xc33c";
    defparam add_9_add_5_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ k_max___i5 (.D(k[5]), 
            .SP(n2856), .CK(clk_c), .SR(n608), .Q(k_max[5]));
    defparam k_max___i5.REGSET = "RESET";
    defparam k_max___i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ k_max___i4 (.D(k[4]), 
            .SP(n2856), .CK(clk_c), .SR(n608), .Q(k_max[4]));
    defparam k_max___i4.REGSET = "RESET";
    defparam k_max___i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ k_max___i3 (.D(k[3]), 
            .SP(n2856), .CK(clk_c), .SR(n608), .Q(k_max[3]));
    defparam k_max___i3.REGSET = "RESET";
    defparam k_max___i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ k_max___i2 (.D(k[2]), 
            .SP(n2856), .CK(clk_c), .SR(n608), .Q(k_max[2]));
    defparam k_max___i2.REGSET = "RESET";
    defparam k_max___i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ k_max___i1 (.D(k[1]), 
            .SP(n2856), .CK(clk_c), .SR(n608), .Q(k_max[1]));
    defparam k_max___i1.REGSET = "RESET";
    defparam k_max___i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ k__i8 (.D(n52[8]), 
            .SP(n2824), .CK(clk_c), .SR(n608), .Q(k[8]));
    defparam k__i8.REGSET = "RESET";
    defparam k__i8.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@8(53[18],53[26])" *) FA2 add_9_add_5_3 (.A0(GND_net), .B0(k[1]), 
            .C0(GND_net), .D0(n5504), .CI0(n5504), .A1(GND_net), .B1(k[2]), 
            .C1(GND_net), .D1(n10187), .CI1(n10187), .CO0(n10187), .CO1(n5506), 
            .S0(n52[1]), .S1(n52[2]));
    defparam add_9_add_5_3.INIT0 = "0xc33c";
    defparam add_9_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@8(47[26],47[36])" *) MAC16 mult_13 (.CLK(GND_net), .CE(GND_net), 
            .C15(GND_net), .C14(GND_net), .C13(GND_net), .C12(GND_net), 
            .C11(GND_net), .C10(GND_net), .C9(GND_net), .C8(GND_net), 
            .C7(GND_net), .C6(GND_net), .C5(GND_net), .C4(GND_net), 
            .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
            .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
            .A11(GND_net), .A10(GND_net), .A9(GND_net), .A8(k_max[8]), 
            .A7(k_max[7]), .A6(k_max[6]), .A5(k_max[5]), .A4(k_max[4]), 
            .A3(k_max[3]), .A2(k_max[2]), .A1(k_max[1]), .A0(k_max[0]), 
            .B15(GND_net), .B14(GND_net), .B13(GND_net), .B12(GND_net), 
            .B11(GND_net), .B10(GND_net), .B9(GND_net), .B8(VCC_net), 
            .B7(GND_net), .B6(VCC_net), .B5(VCC_net), .B4(VCC_net), 
            .B3(GND_net), .B2(VCC_net), .B1(VCC_net), .B0(VCC_net), 
            .D15(GND_net), .D14(GND_net), .D13(GND_net), .D12(GND_net), 
            .D11(GND_net), .D10(GND_net), .D9(GND_net), .D8(GND_net), 
            .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), 
            .D3(GND_net), .D2(GND_net), .D1(GND_net), .D0(GND_net), 
            .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), 
            .IRSTTOP(GND_net), .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), 
            .OLOADTOP(GND_net), .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), 
            .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), 
            .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), .O17(n57), 
            .O16(n58), .O15(n59), .O14(n60), .O13(n61), .O12(n62), 
            .O11(n56[18]), .O10(n56[17]), .O9(n56[16]), .O8(n56[15]), 
            .O7(n56[14]), .O6(n56[13]), .O5(n56[12]), .O4(n56[11]), 
            .O3(n56[10]), .O2(n56[9]));
    defparam mult_13.NEG_TRIGGER = "0b0";
    defparam mult_13.A_REG = "0b0";
    defparam mult_13.B_REG = "0b0";
    defparam mult_13.C_REG = "0b0";
    defparam mult_13.D_REG = "0b0";
    defparam mult_13.TOP_8x8_MULT_REG = "0b0";
    defparam mult_13.BOT_8x8_MULT_REG = "0b0";
    defparam mult_13.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_13.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_13.TOPOUTPUT_SELECT = "0b11";
    defparam mult_13.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_13.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_13.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_13.BOTOUTPUT_SELECT = "0b11";
    defparam mult_13.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_13.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_13.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_13.MODE_8x8 = "0b0";
    defparam mult_13.A_SIGNED = "0b0";
    defparam mult_13.B_SIGNED = "0b0";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ frequency__i10 (.D(n2662), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[9] ));
    defparam frequency__i10.REGSET = "RESET";
    defparam frequency__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ frequency__i9 (.D(n2664), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[8] ));
    defparam frequency__i9.REGSET = "RESET";
    defparam frequency__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ frequency__i8 (.D(n2666), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[7] ));
    defparam frequency__i8.REGSET = "RESET";
    defparam frequency__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ frequency__i7 (.D(n2668), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[6] ));
    defparam frequency__i7.REGSET = "RESET";
    defparam frequency__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ frequency__i6 (.D(n2670), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[5] ));
    defparam frequency__i6.REGSET = "RESET";
    defparam frequency__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ frequency__i5 (.D(n2672), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[4] ));
    defparam frequency__i5.REGSET = "RESET";
    defparam frequency__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ frequency__i4 (.D(n2674), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[3] ));
    defparam frequency__i4.REGSET = "RESET";
    defparam frequency__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ frequency__i3 (.D(n2676), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[2] ));
    defparam frequency__i3.REGSET = "RESET";
    defparam frequency__i3.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@8(53[18],53[26])" *) FA2 add_9_add_5_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(k[0]), .C1(VCC_net), .D1(n10184), 
            .CI1(n10184), .CO0(n10184), .CO1(n5504), .S1(n52[0]));
    defparam add_9_add_5_1.INIT0 = "0xc33c";
    defparam add_9_add_5_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ frequency__i2 (.D(n2678), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[1] ));
    defparam frequency__i2.REGSET = "RESET";
    defparam frequency__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ k__i7 (.D(n52[7]), 
            .SP(n2824), .CK(clk_c), .SR(n608), .Q(k[7]));
    defparam k__i7.REGSET = "RESET";
    defparam k__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ k__i6 (.D(n52[6]), 
            .SP(n2824), .CK(clk_c), .SR(n608), .Q(k[6]));
    defparam k__i6.REGSET = "RESET";
    defparam k__i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(\frequency[8] ), .B(n2322), 
            .Z(n7139));
    defparam i1_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ k__i5 (.D(n52[5]), 
            .SP(n2824), .CK(clk_c), .SR(n608), .Q(k[5]));
    defparam k__i5.REGSET = "RESET";
    defparam k__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ k__i4 (.D(n52[4]), 
            .SP(n2824), .CK(clk_c), .SR(n608), .Q(k[4]));
    defparam k__i4.REGSET = "RESET";
    defparam k__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ k__i3 (.D(n52[3]), 
            .SP(n2824), .CK(clk_c), .SR(n608), .Q(k[3]));
    defparam k__i3.REGSET = "RESET";
    defparam k__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ k__i2 (.D(n52[2]), 
            .SP(n2824), .CK(clk_c), .SR(n608), .Q(k[2]));
    defparam k__i2.REGSET = "RESET";
    defparam k__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ k__i1 (.D(n52[1]), 
            .SP(n2824), .CK(clk_c), .SR(n608), .Q(k[1]));
    defparam k__i1.REGSET = "RESET";
    defparam k__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ frequency__i16 (.D(n2789), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[15] ));
    defparam frequency__i16.REGSET = "RESET";
    defparam frequency__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ frequency__i15 (.D(n2788), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[14] ));
    defparam frequency__i15.REGSET = "RESET";
    defparam frequency__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))", lineinfo="@9(20[21],20[30])" *) LUT4 i19_3_lut (.A(n10), 
            .B(n3844), .C(\frequency[5] ), .Z(n8_adj_1733));
    defparam i19_3_lut.INIT = "0x3a3a";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ frequency__i14 (.D(n2787), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[13] ));
    defparam frequency__i14.REGSET = "RESET";
    defparam frequency__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ frequency__i13 (.D(n2786), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[12] ));
    defparam frequency__i13.REGSET = "RESET";
    defparam frequency__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ frequency__i1 (.D(n2785), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[0] ));
    defparam frequency__i1.REGSET = "RESET";
    defparam frequency__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ frequency__i12 (.D(n2783), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[11] ));
    defparam frequency__i12.REGSET = "RESET";
    defparam frequency__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_max__i15 (.D(n139[15]), 
            .SP(n2823), .CK(clk_c), .SR(n608), .Q(magnitude_max[15]));
    defparam magnitude_max__i15.REGSET = "RESET";
    defparam magnitude_max__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_max__i14 (.D(n139[14]), 
            .SP(n2823), .CK(clk_c), .SR(n608), .Q(magnitude_max[14]));
    defparam magnitude_max__i14.REGSET = "RESET";
    defparam magnitude_max__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_max__i13 (.D(n139[13]), 
            .SP(n2823), .CK(clk_c), .SR(n608), .Q(magnitude_max[13]));
    defparam magnitude_max__i13.REGSET = "RESET";
    defparam magnitude_max__i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C)+!A (B (C)))" *) LUT4 i3155_2_lut_3_lut (.A(\frequency[3] ), 
            .B(\frequency[2] ), .C(\frequency[4] ), .Z(n3842));
    defparam i3155_2_lut_3_lut.INIT = "0xe0e0";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_max__i12 (.D(n139[12]), 
            .SP(n2823), .CK(clk_c), .SR(n608), .Q(magnitude_max[12]));
    defparam magnitude_max__i12.REGSET = "RESET";
    defparam magnitude_max__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_max__i11 (.D(n139[11]), 
            .SP(n2823), .CK(clk_c), .SR(n608), .Q(magnitude_max[11]));
    defparam magnitude_max__i11.REGSET = "RESET";
    defparam magnitude_max__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_max__i10 (.D(n139[10]), 
            .SP(n2823), .CK(clk_c), .SR(n608), .Q(magnitude_max[10]));
    defparam magnitude_max__i10.REGSET = "RESET";
    defparam magnitude_max__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_max__i9 (.D(n139[9]), 
            .SP(n2823), .CK(clk_c), .SR(n608), .Q(magnitude_max[9]));
    defparam magnitude_max__i9.REGSET = "RESET";
    defparam magnitude_max__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_max__i8 (.D(n139[8]), 
            .SP(n2823), .CK(clk_c), .SR(n608), .Q(magnitude_max[8]));
    defparam magnitude_max__i8.REGSET = "RESET";
    defparam magnitude_max__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_max__i7 (.D(n139[7]), 
            .SP(n2823), .CK(clk_c), .SR(n608), .Q(magnitude_max[7]));
    defparam magnitude_max__i7.REGSET = "RESET";
    defparam magnitude_max__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_max__i6 (.D(n139[6]), 
            .SP(n2823), .CK(clk_c), .SR(n608), .Q(magnitude_max[6]));
    defparam magnitude_max__i6.REGSET = "RESET";
    defparam magnitude_max__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_max__i5 (.D(n139[5]), 
            .SP(n2823), .CK(clk_c), .SR(n608), .Q(magnitude_max[5]));
    defparam magnitude_max__i5.REGSET = "RESET";
    defparam magnitude_max__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_max__i4 (.D(n139[4]), 
            .SP(n2823), .CK(clk_c), .SR(n608), .Q(magnitude_max[4]));
    defparam magnitude_max__i4.REGSET = "RESET";
    defparam magnitude_max__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_max__i3 (.D(n139[3]), 
            .SP(n2823), .CK(clk_c), .SR(n608), .Q(magnitude_max[3]));
    defparam magnitude_max__i3.REGSET = "RESET";
    defparam magnitude_max__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_max__i2 (.D(n139[2]), 
            .SP(n2823), .CK(clk_c), .SR(n608), .Q(magnitude_max[2]));
    defparam magnitude_max__i2.REGSET = "RESET";
    defparam magnitude_max__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_max__i1 (.D(n139[1]), 
            .SP(n2823), .CK(clk_c), .SR(n608), .Q(magnitude_max[1]));
    defparam magnitude_max__i1.REGSET = "RESET";
    defparam magnitude_max__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ k__i0 (.D(n52[0]), 
            .SP(n2824), .CK(clk_c), .SR(n608), .Q(k[0]));
    defparam k__i0.REGSET = "RESET";
    defparam k__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ frequency__i11 (.D(n2756), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[10] ));
    defparam frequency__i11.REGSET = "RESET";
    defparam frequency__i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_2_lut_3_lut (.A(\frequency[3] ), 
            .B(\frequency[2] ), .C(\frequency[5] ), .Z(n7));
    defparam i2_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i2_3_lut_4_lut (.A(\frequency[3] ), 
            .B(\frequency[2] ), .C(\frequency[4] ), .D(\frequency[1] ), 
            .Z(n3844));
    defparam i2_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@9(20[21],20[30])" *) LUT4 i1_4_lut (.A(n8_adj_1733), 
            .B(n7155), .C(\frequency[9] ), .D(n7139), .Z(n7071));
    defparam i1_4_lut.INIT = "0x0008";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_sq__i15 (.D(n5396[15]), 
            .SP(n2858), .CK(clk_c), .SR(n608), .Q(magnitude_sq[15]));
    defparam magnitude_sq__i15.REGSET = "RESET";
    defparam magnitude_sq__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_sq__i14 (.D(n5396[14]), 
            .SP(n2858), .CK(clk_c), .SR(n608), .Q(magnitude_sq[14]));
    defparam magnitude_sq__i14.REGSET = "RESET";
    defparam magnitude_sq__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_sq__i13 (.D(n5396[13]), 
            .SP(n2858), .CK(clk_c), .SR(n608), .Q(magnitude_sq[13]));
    defparam magnitude_sq__i13.REGSET = "RESET";
    defparam magnitude_sq__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_sq__i12 (.D(n5396[12]), 
            .SP(n2858), .CK(clk_c), .SR(n608), .Q(magnitude_sq[12]));
    defparam magnitude_sq__i12.REGSET = "RESET";
    defparam magnitude_sq__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_sq__i11 (.D(n5396[11]), 
            .SP(n2858), .CK(clk_c), .SR(n608), .Q(magnitude_sq[11]));
    defparam magnitude_sq__i11.REGSET = "RESET";
    defparam magnitude_sq__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_sq__i10 (.D(n5396[10]), 
            .SP(n2858), .CK(clk_c), .SR(n608), .Q(magnitude_sq[10]));
    defparam magnitude_sq__i10.REGSET = "RESET";
    defparam magnitude_sq__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_sq__i9 (.D(n5396[9]), 
            .SP(n2858), .CK(clk_c), .SR(n608), .Q(magnitude_sq[9]));
    defparam magnitude_sq__i9.REGSET = "RESET";
    defparam magnitude_sq__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_sq__i8 (.D(n5396[8]), 
            .SP(n2858), .CK(clk_c), .SR(n608), .Q(magnitude_sq[8]));
    defparam magnitude_sq__i8.REGSET = "RESET";
    defparam magnitude_sq__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_sq__i7 (.D(n5396[7]), 
            .SP(n2858), .CK(clk_c), .SR(n608), .Q(magnitude_sq[7]));
    defparam magnitude_sq__i7.REGSET = "RESET";
    defparam magnitude_sq__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_sq__i6 (.D(n5396[6]), 
            .SP(n2858), .CK(clk_c), .SR(n608), .Q(magnitude_sq[6]));
    defparam magnitude_sq__i6.REGSET = "RESET";
    defparam magnitude_sq__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_sq__i5 (.D(n5396[5]), 
            .SP(n2858), .CK(clk_c), .SR(n608), .Q(magnitude_sq[5]));
    defparam magnitude_sq__i5.REGSET = "RESET";
    defparam magnitude_sq__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_sq__i4 (.D(n5396[4]), 
            .SP(n2858), .CK(clk_c), .SR(n608), .Q(magnitude_sq[4]));
    defparam magnitude_sq__i4.REGSET = "RESET";
    defparam magnitude_sq__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_sq__i3 (.D(n5396[3]), 
            .SP(n2858), .CK(clk_c), .SR(n608), .Q(magnitude_sq[3]));
    defparam magnitude_sq__i3.REGSET = "RESET";
    defparam magnitude_sq__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_sq__i2 (.D(n5396[2]), 
            .SP(n2858), .CK(clk_c), .SR(n608), .Q(magnitude_sq[2]));
    defparam magnitude_sq__i2.REGSET = "RESET";
    defparam magnitude_sq__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_sq__i1 (.D(n5396[1]), 
            .SP(n2858), .CK(clk_c), .SR(n608), .Q(magnitude_sq[1]));
    defparam magnitude_sq__i1.REGSET = "RESET";
    defparam magnitude_sq__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ k_max___i0 (.D(k[0]), 
            .SP(n2856), .CK(clk_c), .SR(n608), .Q(k_max[0]));
    defparam k_max___i0.REGSET = "RESET";
    defparam k_max___i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i3113_2_lut_3_lut (.A(\frequency[1] ), 
            .B(\frequency[0] ), .C(\frequency[2] ), .Z(n3799));
    defparam i3113_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+(C+(D)))+!A (C+(D)))" *) LUT4 i3_3_lut_4_lut (.A(\frequency[1] ), 
            .B(\frequency[0] ), .C(n3807), .D(\frequency[7] ), .Z(n8));
    defparam i3_3_lut_4_lut.INIT = "0xfff8";
    (* lut_function="(A (C (D))+!A (B (C (D))))" *) LUT4 i3256_2_lut_3_lut_4_lut (.A(\frequency[3] ), 
            .B(\frequency[4] ), .C(\frequency[6] ), .D(\frequency[5] ), 
            .Z(n3943));
    defparam i3256_2_lut_3_lut_4_lut.INIT = "0xe000";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i3297_3_lut_4_lut (.A(\frequency[3] ), 
            .B(\frequency[4] ), .C(\frequency[5] ), .D(n3799), .Z(n3984));
    defparam i3297_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (D)))" *) LUT4 i6006_3_lut_4_lut (.A(\frequency[1] ), 
            .B(\frequency[0] ), .C(\frequency[2] ), .D(\frequency[4] ), 
            .Z(n7621));
    defparam i6006_3_lut_4_lut.INIT = "0xffe0";
    (* lut_function="(A (C (D))+!A (B (C (D))))" *) LUT4 i2_3_lut_4_lut_adj_27 (.A(\frequency[1] ), 
            .B(\frequency[0] ), .C(n3801), .D(\frequency[2] ), .Z(n3835));
    defparam i2_3_lut_4_lut_adj_27.INIT = "0xe000";
    (* lut_function="(A (B))", lineinfo="@8(42[9],54[12])" *) LUT4 i2978_2_lut (.A(magnitude_sq[1]), 
            .B(n54), .Z(n139[1]));
    defparam i2978_2_lut.INIT = "0x8888";
    (* lut_function="(!(A ((C)+!B)+!A !(B ((D)+!C)+!B !(C+!(D)))))", lineinfo="@8(42[13],42[41])" *) LUT4 LessThan_6_i4_4_lut (.A(magnitude_max[0]), 
            .B(magnitude_sq[1]), .C(magnitude_max[1]), .D(magnitude_sq[0]), 
            .Z(n4));
    defparam LessThan_6_i4_4_lut.INIT = "0x4d0c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@8(42[13],42[41])" *) LUT4 LessThan_6_i6_3_lut (.A(n4), 
            .B(magnitude_sq[2]), .C(magnitude_max[2]), .Z(n6));
    defparam LessThan_6_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B))", lineinfo="@8(42[9],54[12])" *) LUT4 i2977_2_lut (.A(magnitude_sq[2]), 
            .B(n54), .Z(n139[2]));
    defparam i2977_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_sq__i0 (.D(n5396[0]), 
            .SP(n2858), .CK(clk_c), .SR(n608), .Q(magnitude_sq[0]));
    defparam magnitude_sq__i0.REGSET = "RESET";
    defparam magnitude_sq__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@8(42[13],42[41])" *) LUT4 LessThan_6_i8_3_lut (.A(n6), 
            .B(magnitude_sq[3]), .C(magnitude_max[3]), .Z(n8_adj_1735));
    defparam LessThan_6_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@8(42[13],42[41])" *) LUT4 LessThan_6_i10_3_lut (.A(n8_adj_1735), 
            .B(magnitude_sq[4]), .C(magnitude_max[4]), .Z(n10_adj_1736));
    defparam LessThan_6_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B))", lineinfo="@8(42[9],54[12])" *) LUT4 i2976_2_lut (.A(magnitude_sq[3]), 
            .B(n54), .Z(n139[3]));
    defparam i2976_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@8(42[9],54[12])" *) LUT4 i2975_2_lut (.A(magnitude_sq[4]), 
            .B(n54), .Z(n139[4]));
    defparam i2975_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@8(42[9],54[12])" *) LUT4 i2974_2_lut (.A(magnitude_sq[5]), 
            .B(n54), .Z(n139[5]));
    defparam i2974_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@8(42[13],42[41])" *) LUT4 LessThan_6_i12_3_lut (.A(n10_adj_1736), 
            .B(magnitude_sq[5]), .C(magnitude_max[5]), .Z(n12));
    defparam LessThan_6_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@8(42[13],42[41])" *) LUT4 LessThan_6_i14_3_lut (.A(n12), 
            .B(magnitude_sq[6]), .C(magnitude_max[6]), .Z(n14));
    defparam LessThan_6_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B))", lineinfo="@8(42[9],54[12])" *) LUT4 i2973_2_lut (.A(magnitude_sq[6]), 
            .B(n54), .Z(n139[6]));
    defparam i2973_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@8(42[13],42[41])" *) LUT4 LessThan_6_i16_3_lut (.A(n14), 
            .B(magnitude_sq[7]), .C(magnitude_max[7]), .Z(n16));
    defparam LessThan_6_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@8(42[13],42[41])" *) LUT4 LessThan_6_i18_3_lut (.A(n16), 
            .B(magnitude_sq[8]), .C(magnitude_max[8]), .Z(n18));
    defparam LessThan_6_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@8(42[13],42[41])" *) LUT4 LessThan_6_i20_3_lut (.A(n18), 
            .B(magnitude_sq[9]), .C(magnitude_max[9]), .Z(n20));
    defparam LessThan_6_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@8(42[13],42[41])" *) LUT4 LessThan_6_i22_3_lut (.A(n20), 
            .B(magnitude_sq[10]), .C(magnitude_max[10]), .Z(n22));
    defparam LessThan_6_i22_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@8(42[13],42[41])" *) LUT4 LessThan_6_i24_3_lut (.A(n22), 
            .B(magnitude_sq[11]), .C(magnitude_max[11]), .Z(n24));
    defparam LessThan_6_i24_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@8(42[13],42[41])" *) LUT4 LessThan_6_i26_3_lut (.A(n24), 
            .B(magnitude_sq[12]), .C(magnitude_max[12]), .Z(n26));
    defparam LessThan_6_i26_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@8(42[13],42[41])" *) LUT4 LessThan_6_i28_3_lut (.A(n26), 
            .B(magnitude_sq[13]), .C(magnitude_max[13]), .Z(n28));
    defparam LessThan_6_i28_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@8(42[13],42[41])" *) LUT4 LessThan_6_i30_3_lut (.A(n28), 
            .B(magnitude_sq[14]), .C(magnitude_max[14]), .Z(n30));
    defparam LessThan_6_i30_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@8(42[13],42[41])" *) LUT4 LessThan_6_i32_3_lut (.A(n30), 
            .B(magnitude_sq[15]), .C(magnitude_max[15]), .Z(n54));
    defparam LessThan_6_i32_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B (C)))" *) LUT4 i5_3_lut (.A(k[4]), .B(k[2]), 
            .C(k[3]), .Z(n14_adj_1737));
    defparam i5_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6_4_lut (.A(k[6]), .B(k[8]), 
            .C(k[1]), .D(k[7]), .Z(n15));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i8_4_lut (.A(n15), .B(k[5]), 
            .C(n14_adj_1737), .D(k[0]), .Z(n3913));
    defparam i8_4_lut.INIT = "0x8000";
    (* lut_function="(A (B))", lineinfo="@8(42[9],54[12])" *) LUT4 i2972_2_lut (.A(magnitude_sq[7]), 
            .B(n54), .Z(n139[7]));
    defparam i2972_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i2820_2_lut (.A(\frequency[3] ), .B(\frequency[2] ), 
            .Z(n3506));
    defparam i2820_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@8(42[9],54[12])" *) LUT4 i2971_2_lut (.A(magnitude_sq[8]), 
            .B(n54), .Z(n139[8]));
    defparam i2971_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@8(42[9],54[12])" *) LUT4 i2744_2_lut (.A(magnitude_sq[0]), 
            .B(n54), .Z(n139[0]));
    defparam i2744_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@8(42[9],54[12])" *) LUT4 i2970_2_lut (.A(magnitude_sq[9]), 
            .B(n54), .Z(n139[9]));
    defparam i2970_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@8(42[9],54[12])" *) LUT4 i2969_2_lut (.A(magnitude_sq[10]), 
            .B(n54), .Z(n139[10]));
    defparam i2969_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@8(42[9],54[12])" *) LUT4 i2968_2_lut (.A(magnitude_sq[11]), 
            .B(n54), .Z(n139[11]));
    defparam i2968_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))", lineinfo="@8(31[11],59[4])" *) LUT4 i1_2_lut_adj_28 (.A(\frequency[5] ), 
            .B(\frequency[4] ), .Z(n1367));
    defparam i1_2_lut_adj_28.INIT = "0xeeee";
    (* lut_function="(A (B))", lineinfo="@8(42[9],54[12])" *) LUT4 i2967_2_lut (.A(magnitude_sq[12]), 
            .B(n54), .Z(n139[12]));
    defparam i2967_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@8(42[9],54[12])" *) LUT4 i2966_2_lut (.A(magnitude_sq[13]), 
            .B(n54), .Z(n139[13]));
    defparam i2966_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@8(42[9],54[12])" *) LUT4 i2965_2_lut (.A(magnitude_sq[14]), 
            .B(n54), .Z(n139[14]));
    defparam i2965_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@8(42[9],54[12])" *) LUT4 i2964_2_lut (.A(magnitude_sq[15]), 
            .B(n54), .Z(n139[15]));
    defparam i2964_2_lut.INIT = "0x8888";
    (* lut_function="(!(A))", lineinfo="@9(9[35],9[40])" *) LUT4 i465_1_lut (.A(reset_c), 
            .Z(n608));
    defparam i465_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@8(31[11],59[4])" *) LUT4 i2094_4_lut (.A(reset_c), 
            .B(\frequency[0] ), .C(n56[9]), .D(n6640), .Z(n2785));
    defparam i2094_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B))" *) LUT4 i3115_2_lut (.A(\frequency[4] ), .B(\frequency[3] ), 
            .Z(n3801));
    defparam i3115_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@8(31[11],59[4])" *) LUT4 i1987_4_lut (.A(reset_c), 
            .B(\frequency[1] ), .C(n56[10]), .D(n6640), .Z(n2678));
    defparam i1987_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@8(31[11],59[4])" *) LUT4 i1985_4_lut (.A(reset_c), 
            .B(\frequency[2] ), .C(n56[11]), .D(n6640), .Z(n2676));
    defparam i1985_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B+(C (D))))", lineinfo="@8(31[11],59[4])" *) LUT4 i1_4_lut_adj_29 (.A(\frequency[4] ), 
            .B(\frequency[3] ), .C(\frequency[1] ), .D(\frequency[2] ), 
            .Z(n10));
    defparam i1_4_lut_adj_29.INIT = "0xa888";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@8(31[11],59[4])" *) LUT4 i1983_4_lut (.A(reset_c), 
            .B(\frequency[3] ), .C(n56[12]), .D(n6640), .Z(n2674));
    defparam i1983_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@8(31[11],59[4])" *) LUT4 i1981_4_lut (.A(reset_c), 
            .B(\frequency[4] ), .C(n56[13]), .D(n6640), .Z(n2672));
    defparam i1981_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@8(31[11],59[4])" *) LUT4 i1979_4_lut (.A(reset_c), 
            .B(\frequency[5] ), .C(n56[14]), .D(n6640), .Z(n2670));
    defparam i1979_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@8(31[11],59[4])" *) LUT4 i1977_4_lut (.A(reset_c), 
            .B(\frequency[6] ), .C(n56[15]), .D(n6640), .Z(n2668));
    defparam i1977_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@8(31[11],59[4])" *) LUT4 i1975_4_lut (.A(reset_c), 
            .B(\frequency[7] ), .C(n56[16]), .D(n6640), .Z(n2666));
    defparam i1975_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@8(31[11],59[4])" *) LUT4 i1973_4_lut (.A(reset_c), 
            .B(\frequency[8] ), .C(n56[17]), .D(n6640), .Z(n2664));
    defparam i1973_4_lut.INIT = "0x88a0";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i2_3_lut (.A(fft_done), .B(n54), 
            .C(n3913), .Z(n6640));
    defparam i2_3_lut.INIT = "0xdfdf";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@8(31[11],59[4])" *) LUT4 i1971_4_lut (.A(reset_c), 
            .B(\frequency[9] ), .C(n56[18]), .D(n6640), .Z(n2662));
    defparam i1971_4_lut.INIT = "0x88a0";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A+(B))" *) LUT4 i3121_2_lut (.A(\frequency[4] ), .B(\frequency[6] ), 
            .Z(n3807));
    defparam i3121_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@9(20[21],20[30])" *) LUT4 i2546_4_lut (.A(\frequency[6] ), 
            .B(n3506), .C(\frequency[5] ), .D(n3807), .Z(n3827));
    defparam i2546_4_lut.INIT = "0xfaca";
    (* lut_function="(A+(B))" *) LUT4 i3059_2_lut (.A(\frequency[1] ), .B(\frequency[2] ), 
            .Z(n3745));
    defparam i3059_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i2_3_lut_adj_30 (.A(n4065), 
            .B(n4115), .C(n2322), .Z(n73));
    defparam i2_3_lut_adj_30.INIT = "0x0404";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3240_2_lut_3_lut_4_lut (.A(\frequency[1] ), 
            .B(\frequency[0] ), .C(\frequency[3] ), .D(\frequency[2] ), 
            .Z(n3927));
    defparam i3240_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=84, LSE_LCOL=3, LSE_RCOL=33, LSE_LLINE=22, LSE_RLINE=24, lineinfo="@8(22[3],24[33])" *) multiply_U23 mag_real (dout[16], 
            dout[17], dout[18], dout[19], dout[20], dout[21], dout[22], 
            dout[23], dout[24], dout[25], dout[26], dout[27], dout[28], 
            dout[29], dout[30], dout[31], prod_full[0], prod_full[1], 
            prod_full[2], prod_full[3], prod_full[4], prod_full[5], 
            prod_full[6], prod_full[7], prod_full[8], prod_full[9], 
            prod_full[10], prod_full[11], prod_full[12], prod_full[13], 
            prod_full[14], prod_full[15], prod_full[16], prod_full[17], 
            prod_full[18], prod_full[19], prod_full[20], prod_full[21], 
            prod_full[22], prod_full[23], prod_full[24], prod_full[25], 
            prod_full[26], prod_full[27], prod_full[28], prod_full[29], 
            prod_full[30]);
    (* LSE_LINE_FILE_ID=84, LSE_LCOL=4, LSE_RCOL=32, LSE_LLINE=27, LSE_RLINE=29, lineinfo="@8(27[4],29[32])" *) multiply_U24 mag_img ({n5396}, 
            prod_full[30], dout[0], dout[1], dout[2], dout[3], dout[4], 
            dout[5], dout[6], dout[7], dout[8], dout[9], dout[10], 
            dout[11], dout[12], dout[13], dout[14], dout[15], prod_full[28], 
            prod_full[13], prod_full[29], prod_full[14], prod_full[26], 
            prod_full[11], prod_full[27], prod_full[12], prod_full[24], 
            prod_full[9], prod_full[25], prod_full[10], prod_full[22], 
            prod_full[7], prod_full[23], prod_full[8], prod_full[20], 
            prod_full[5], prod_full[21], prod_full[6], prod_full[18], 
            prod_full[3], prod_full[19], prod_full[4], prod_full[16], 
            prod_full[1], prod_full[17], prod_full[2], prod_full[15], 
            prod_full[0]);
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=34, LSE_RLINE=39, lineinfo="@8(31[11],59[4])" *) FD1P3XZ magnitude_max__i0 (.D(n139[0]), 
            .SP(n2823), .CK(clk_c), .SR(n608), .Q(magnitude_max[0]));
    defparam magnitude_max__i0.REGSET = "RESET";
    defparam magnitude_max__i0.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module multiply_U23
//

module multiply_U23 (input \dout[16] , input \dout[17] , input \dout[18] , 
            input \dout[19] , input \dout[20] , input \dout[21] , input \dout[22] , 
            input \dout[23] , input \dout[24] , input \dout[25] , input \dout[26] , 
            input \dout[27] , input \dout[28] , input \dout[29] , input \dout[30] , 
            input \dout[31] , output \prod_full[0] , output \prod_full[1] , 
            output \prod_full[2] , output \prod_full[3] , output \prod_full[4] , 
            output \prod_full[5] , output \prod_full[6] , output \prod_full[7] , 
            output \prod_full[8] , output \prod_full[9] , output \prod_full[10] , 
            output \prod_full[11] , output \prod_full[12] , output \prod_full[13] , 
            output \prod_full[14] , output \prod_full[15] , output \prod_full[16] , 
            output \prod_full[17] , output \prod_full[18] , output \prod_full[19] , 
            output \prod_full[20] , output \prod_full[21] , output \prod_full[22] , 
            output \prod_full[23] , output \prod_full[24] , output \prod_full[25] , 
            output \prod_full[26] , output \prod_full[27] , output \prod_full[28] , 
            output \prod_full[29] , output \prod_full[30] );
    
    
    wire GND_net;
    
    (* lineinfo="@11(12[24],12[29])" *) MAC16 dout_16__I_0 (.CLK(GND_net), 
            .CE(GND_net), .C15(GND_net), .C14(GND_net), .C13(GND_net), 
            .C12(GND_net), .C11(GND_net), .C10(GND_net), .C9(GND_net), 
            .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
            .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), 
            .C0(GND_net), .A15(\dout[31] ), .A14(\dout[30] ), .A13(\dout[29] ), 
            .A12(\dout[28] ), .A11(\dout[27] ), .A10(\dout[26] ), .A9(\dout[25] ), 
            .A8(\dout[24] ), .A7(\dout[23] ), .A6(\dout[22] ), .A5(\dout[21] ), 
            .A4(\dout[20] ), .A3(\dout[19] ), .A2(\dout[18] ), .A1(\dout[17] ), 
            .A0(\dout[16] ), .B15(\dout[31] ), .B14(\dout[30] ), .B13(\dout[29] ), 
            .B12(\dout[28] ), .B11(\dout[27] ), .B10(\dout[26] ), .B9(\dout[25] ), 
            .B8(\dout[24] ), .B7(\dout[23] ), .B6(\dout[22] ), .B5(\dout[21] ), 
            .B4(\dout[20] ), .B3(\dout[19] ), .B2(\dout[18] ), .B1(\dout[17] ), 
            .B0(\dout[16] ), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
            .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
            .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), 
            .D4(GND_net), .D3(GND_net), .D2(GND_net), .D1(GND_net), 
            .D0(GND_net), .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), 
            .DHOLD(GND_net), .IRSTTOP(GND_net), .IRSTBOT(GND_net), .ORSTTOP(GND_net), 
            .ORSTBOT(GND_net), .OLOADTOP(GND_net), .OLOADBOT(GND_net), 
            .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), 
            .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), 
            .O30(\prod_full[30] ), .O29(\prod_full[29] ), .O28(\prod_full[28] ), 
            .O27(\prod_full[27] ), .O26(\prod_full[26] ), .O25(\prod_full[25] ), 
            .O24(\prod_full[24] ), .O23(\prod_full[23] ), .O22(\prod_full[22] ), 
            .O21(\prod_full[21] ), .O20(\prod_full[20] ), .O19(\prod_full[19] ), 
            .O18(\prod_full[18] ), .O17(\prod_full[17] ), .O16(\prod_full[16] ), 
            .O15(\prod_full[15] ), .O14(\prod_full[14] ), .O13(\prod_full[13] ), 
            .O12(\prod_full[12] ), .O11(\prod_full[11] ), .O10(\prod_full[10] ), 
            .O9(\prod_full[9] ), .O8(\prod_full[8] ), .O7(\prod_full[7] ), 
            .O6(\prod_full[6] ), .O5(\prod_full[5] ), .O4(\prod_full[4] ), 
            .O3(\prod_full[3] ), .O2(\prod_full[2] ), .O1(\prod_full[1] ), 
            .O0(\prod_full[0] ));
    defparam dout_16__I_0.NEG_TRIGGER = "0b0";
    defparam dout_16__I_0.A_REG = "0b0";
    defparam dout_16__I_0.B_REG = "0b0";
    defparam dout_16__I_0.C_REG = "0b0";
    defparam dout_16__I_0.D_REG = "0b0";
    defparam dout_16__I_0.TOP_8x8_MULT_REG = "0b0";
    defparam dout_16__I_0.BOT_8x8_MULT_REG = "0b0";
    defparam dout_16__I_0.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam dout_16__I_0.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam dout_16__I_0.TOPOUTPUT_SELECT = "0b11";
    defparam dout_16__I_0.TOPADDSUB_LOWERINPUT = "0b00";
    defparam dout_16__I_0.TOPADDSUB_UPPERINPUT = "0b0";
    defparam dout_16__I_0.TOPADDSUB_CARRYSELECT = "0b00";
    defparam dout_16__I_0.BOTOUTPUT_SELECT = "0b11";
    defparam dout_16__I_0.BOTADDSUB_LOWERINPUT = "0b00";
    defparam dout_16__I_0.BOTADDSUB_UPPERINPUT = "0b0";
    defparam dout_16__I_0.BOTADDSUB_CARRYSELECT = "0b00";
    defparam dout_16__I_0.MODE_8x8 = "0b0";
    defparam dout_16__I_0.A_SIGNED = "0b0";
    defparam dout_16__I_0.B_SIGNED = "0b0";
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module multiply_U24
//

module multiply_U24 (output [15:0]n5396, input \prod_full[30] , input \dout[0] , 
            input \dout[1] , input \dout[2] , input \dout[3] , input \dout[4] , 
            input \dout[5] , input \dout[6] , input \dout[7] , input \dout[8] , 
            input \dout[9] , input \dout[10] , input \dout[11] , input \dout[12] , 
            input \dout[13] , input \dout[14] , input \dout[15] , input \prod_full[28] , 
            input \prod_full[13] , input \prod_full[29] , input \prod_full[14] , 
            input \prod_full[26] , input \prod_full[11] , input \prod_full[27] , 
            input \prod_full[12] , input \prod_full[24] , input \prod_full[9] , 
            input \prod_full[25] , input \prod_full[10] , input \prod_full[22] , 
            input \prod_full[7] , input \prod_full[23] , input \prod_full[8] , 
            input \prod_full[20] , input \prod_full[5] , input \prod_full[21] , 
            input \prod_full[6] , input \prod_full[18] , input \prod_full[3] , 
            input \prod_full[19] , input \prod_full[4] , input \prod_full[16] , 
            input \prod_full[1] , input \prod_full[17] , input \prod_full[2] , 
            input \prod_full[15] , input \prod_full[0] );
    
    wire [31:0]prod_full;
    
    wire n5572, n10325, GND_net;
    wire [15:0]n2;
    
    wire n5570, n10316, n5568, n10307, n5566, n10298, n5564, n10289, 
        n5562, n10280, n5560, n10271, n5638, n10322;
    wire [15:0]n20;
    
    wire n5558, n10262, n5636, n10313, n5634, n10304, n10253, 
        n5555, n10328, n5632, n10295, n5553, n10319, n5551, n10310, 
        n5630, n10286, n5628, n10277, n5626, n10268, n5549, n10301, 
        n5624, n10259, n5547, n10292, n10250, n5545, n10283, n5543, 
        n10274, n5541, n10265, n10256;
    
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_2_add_1_17 (.A0(GND_net), 
            .B0(prod_full[30]), .C0(GND_net), .D0(n5572), .CI0(n5572), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n10325), .CI1(n10325), 
            .CO0(n10325), .S0(n2[15]));
    defparam add_4_add_2_add_5_add_2_add_1_17.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_2_add_1_17.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_2_add_1_15 (.A0(GND_net), 
            .B0(prod_full[28]), .C0(prod_full[13]), .D0(n5570), .CI0(n5570), 
            .A1(GND_net), .B1(prod_full[29]), .C1(prod_full[14]), .D1(n10316), 
            .CI1(n10316), .CO0(n10316), .CO1(n5572), .S0(n2[13]), .S1(n2[14]));
    defparam add_4_add_2_add_5_add_2_add_1_15.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_2_add_1_15.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_2_add_1_13 (.A0(GND_net), 
            .B0(prod_full[26]), .C0(prod_full[11]), .D0(n5568), .CI0(n5568), 
            .A1(GND_net), .B1(prod_full[27]), .C1(prod_full[12]), .D1(n10307), 
            .CI1(n10307), .CO0(n10307), .CO1(n5570), .S0(n2[11]), .S1(n2[12]));
    defparam add_4_add_2_add_5_add_2_add_1_13.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_2_add_1_13.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_2_add_1_11 (.A0(GND_net), 
            .B0(prod_full[24]), .C0(prod_full[9]), .D0(n5566), .CI0(n5566), 
            .A1(GND_net), .B1(prod_full[25]), .C1(prod_full[10]), .D1(n10298), 
            .CI1(n10298), .CO0(n10298), .CO1(n5568), .S0(n2[9]), .S1(n2[10]));
    defparam add_4_add_2_add_5_add_2_add_1_11.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_2_add_1_11.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_2_add_1_9 (.A0(GND_net), 
            .B0(prod_full[22]), .C0(prod_full[7]), .D0(n5564), .CI0(n5564), 
            .A1(GND_net), .B1(prod_full[23]), .C1(prod_full[8]), .D1(n10289), 
            .CI1(n10289), .CO0(n10289), .CO1(n5566), .S0(n2[7]), .S1(n2[8]));
    defparam add_4_add_2_add_5_add_2_add_1_9.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_2_add_1_9.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_2_add_1_7 (.A0(GND_net), 
            .B0(prod_full[20]), .C0(prod_full[5]), .D0(n5562), .CI0(n5562), 
            .A1(GND_net), .B1(prod_full[21]), .C1(prod_full[6]), .D1(n10280), 
            .CI1(n10280), .CO0(n10280), .CO1(n5564), .S0(n2[5]), .S1(n2[6]));
    defparam add_4_add_2_add_5_add_2_add_1_7.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_2_add_1_7.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_2_add_1_5 (.A0(GND_net), 
            .B0(prod_full[18]), .C0(prod_full[3]), .D0(n5560), .CI0(n5560), 
            .A1(GND_net), .B1(prod_full[19]), .C1(prod_full[4]), .D1(n10271), 
            .CI1(n10271), .CO0(n10271), .CO1(n5562), .S0(n2[3]), .S1(n2[4]));
    defparam add_4_add_2_add_5_add_2_add_1_5.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_2_add_1_5.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4503_17 (.A0(GND_net), .B0(n2[15]), 
            .C0(n20[15]), .D0(n5638), .CI0(n5638), .A1(GND_net), .B1(GND_net), 
            .C1(GND_net), .D1(n10322), .CI1(n10322), .CO0(n10322), .S0(n5396[15]));
    defparam add_4503_17.INIT0 = "0xc33c";
    defparam add_4503_17.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_2_add_1_3 (.A0(GND_net), 
            .B0(prod_full[16]), .C0(prod_full[1]), .D0(n5558), .CI0(n5558), 
            .A1(GND_net), .B1(prod_full[17]), .C1(prod_full[2]), .D1(n10262), 
            .CI1(n10262), .CO0(n10262), .CO1(n5560), .S0(n2[1]), .S1(n2[2]));
    defparam add_4_add_2_add_5_add_2_add_1_3.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_2_add_1_3.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4503_15 (.A0(GND_net), .B0(n2[13]), 
            .C0(n20[13]), .D0(n5636), .CI0(n5636), .A1(GND_net), .B1(n2[14]), 
            .C1(n20[14]), .D1(n10313), .CI1(n10313), .CO0(n10313), .CO1(n5638), 
            .S0(n5396[13]), .S1(n5396[14]));
    defparam add_4503_15.INIT0 = "0xc33c";
    defparam add_4503_15.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4503_13 (.A0(GND_net), .B0(n2[11]), 
            .C0(n20[11]), .D0(n5634), .CI0(n5634), .A1(GND_net), .B1(n2[12]), 
            .C1(n20[12]), .D1(n10304), .CI1(n10304), .CO0(n10304), .CO1(n5636), 
            .S0(n5396[11]), .S1(n5396[12]));
    defparam add_4503_13.INIT0 = "0xc33c";
    defparam add_4503_13.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_2_add_1_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(prod_full[15]), 
            .C1(prod_full[0]), .D1(n10253), .CI1(n10253), .CO0(n10253), 
            .CO1(n5558), .S1(n2[0]));
    defparam add_4_add_2_add_5_add_2_add_1_1.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_2_add_1_1.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_2_add_2_17 (.A0(GND_net), 
            .B0(\prod_full[30] ), .C0(GND_net), .D0(n5555), .CI0(n5555), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n10328), .CI1(n10328), 
            .CO0(n10328), .S0(n20[15]));
    defparam add_4_add_2_add_5_add_2_add_2_17.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_2_add_2_17.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4503_11 (.A0(GND_net), .B0(n2[9]), 
            .C0(n20[9]), .D0(n5632), .CI0(n5632), .A1(GND_net), .B1(n2[10]), 
            .C1(n20[10]), .D1(n10295), .CI1(n10295), .CO0(n10295), .CO1(n5634), 
            .S0(n5396[9]), .S1(n5396[10]));
    defparam add_4503_11.INIT0 = "0xc33c";
    defparam add_4503_11.INIT1 = "0xc33c";
    (* lineinfo="@11(12[24],12[29])" *) MAC16 dout_0__I_0 (.CLK(GND_net), 
            .CE(GND_net), .C15(GND_net), .C14(GND_net), .C13(GND_net), 
            .C12(GND_net), .C11(GND_net), .C10(GND_net), .C9(GND_net), 
            .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
            .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), 
            .C0(GND_net), .A15(\dout[15] ), .A14(\dout[14] ), .A13(\dout[13] ), 
            .A12(\dout[12] ), .A11(\dout[11] ), .A10(\dout[10] ), .A9(\dout[9] ), 
            .A8(\dout[8] ), .A7(\dout[7] ), .A6(\dout[6] ), .A5(\dout[5] ), 
            .A4(\dout[4] ), .A3(\dout[3] ), .A2(\dout[2] ), .A1(\dout[1] ), 
            .A0(\dout[0] ), .B15(\dout[15] ), .B14(\dout[14] ), .B13(\dout[13] ), 
            .B12(\dout[12] ), .B11(\dout[11] ), .B10(\dout[10] ), .B9(\dout[9] ), 
            .B8(\dout[8] ), .B7(\dout[7] ), .B6(\dout[6] ), .B5(\dout[5] ), 
            .B4(\dout[4] ), .B3(\dout[3] ), .B2(\dout[2] ), .B1(\dout[1] ), 
            .B0(\dout[0] ), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
            .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
            .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), 
            .D4(GND_net), .D3(GND_net), .D2(GND_net), .D1(GND_net), 
            .D0(GND_net), .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), 
            .DHOLD(GND_net), .IRSTTOP(GND_net), .IRSTBOT(GND_net), .ORSTTOP(GND_net), 
            .ORSTBOT(GND_net), .OLOADTOP(GND_net), .OLOADBOT(GND_net), 
            .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), 
            .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), 
            .O30(prod_full[30]), .O29(prod_full[29]), .O28(prod_full[28]), 
            .O27(prod_full[27]), .O26(prod_full[26]), .O25(prod_full[25]), 
            .O24(prod_full[24]), .O23(prod_full[23]), .O22(prod_full[22]), 
            .O21(prod_full[21]), .O20(prod_full[20]), .O19(prod_full[19]), 
            .O18(prod_full[18]), .O17(prod_full[17]), .O16(prod_full[16]), 
            .O15(prod_full[15]), .O14(prod_full[14]), .O13(prod_full[13]), 
            .O12(prod_full[12]), .O11(prod_full[11]), .O10(prod_full[10]), 
            .O9(prod_full[9]), .O8(prod_full[8]), .O7(prod_full[7]), .O6(prod_full[6]), 
            .O5(prod_full[5]), .O4(prod_full[4]), .O3(prod_full[3]), .O2(prod_full[2]), 
            .O1(prod_full[1]), .O0(prod_full[0]));
    defparam dout_0__I_0.NEG_TRIGGER = "0b0";
    defparam dout_0__I_0.A_REG = "0b0";
    defparam dout_0__I_0.B_REG = "0b0";
    defparam dout_0__I_0.C_REG = "0b0";
    defparam dout_0__I_0.D_REG = "0b0";
    defparam dout_0__I_0.TOP_8x8_MULT_REG = "0b0";
    defparam dout_0__I_0.BOT_8x8_MULT_REG = "0b0";
    defparam dout_0__I_0.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam dout_0__I_0.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam dout_0__I_0.TOPOUTPUT_SELECT = "0b11";
    defparam dout_0__I_0.TOPADDSUB_LOWERINPUT = "0b00";
    defparam dout_0__I_0.TOPADDSUB_UPPERINPUT = "0b0";
    defparam dout_0__I_0.TOPADDSUB_CARRYSELECT = "0b00";
    defparam dout_0__I_0.BOTOUTPUT_SELECT = "0b11";
    defparam dout_0__I_0.BOTADDSUB_LOWERINPUT = "0b00";
    defparam dout_0__I_0.BOTADDSUB_UPPERINPUT = "0b0";
    defparam dout_0__I_0.BOTADDSUB_CARRYSELECT = "0b00";
    defparam dout_0__I_0.MODE_8x8 = "0b0";
    defparam dout_0__I_0.A_SIGNED = "0b0";
    defparam dout_0__I_0.B_SIGNED = "0b0";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_2_add_2_15 (.A0(GND_net), 
            .B0(\prod_full[28] ), .C0(\prod_full[13] ), .D0(n5553), .CI0(n5553), 
            .A1(GND_net), .B1(\prod_full[29] ), .C1(\prod_full[14] ), 
            .D1(n10319), .CI1(n10319), .CO0(n10319), .CO1(n5555), .S0(n20[13]), 
            .S1(n20[14]));
    defparam add_4_add_2_add_5_add_2_add_2_15.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_2_add_2_15.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_2_add_2_13 (.A0(GND_net), 
            .B0(\prod_full[26] ), .C0(\prod_full[11] ), .D0(n5551), .CI0(n5551), 
            .A1(GND_net), .B1(\prod_full[27] ), .C1(\prod_full[12] ), 
            .D1(n10310), .CI1(n10310), .CO0(n10310), .CO1(n5553), .S0(n20[11]), 
            .S1(n20[12]));
    defparam add_4_add_2_add_5_add_2_add_2_13.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_2_add_2_13.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4503_9 (.A0(GND_net), .B0(n2[7]), 
            .C0(n20[7]), .D0(n5630), .CI0(n5630), .A1(GND_net), .B1(n2[8]), 
            .C1(n20[8]), .D1(n10286), .CI1(n10286), .CO0(n10286), .CO1(n5632), 
            .S0(n5396[7]), .S1(n5396[8]));
    defparam add_4503_9.INIT0 = "0xc33c";
    defparam add_4503_9.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4503_7 (.A0(GND_net), .B0(n2[5]), 
            .C0(n20[5]), .D0(n5628), .CI0(n5628), .A1(GND_net), .B1(n2[6]), 
            .C1(n20[6]), .D1(n10277), .CI1(n10277), .CO0(n10277), .CO1(n5630), 
            .S0(n5396[5]), .S1(n5396[6]));
    defparam add_4503_7.INIT0 = "0xc33c";
    defparam add_4503_7.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4503_5 (.A0(GND_net), .B0(n2[3]), 
            .C0(n20[3]), .D0(n5626), .CI0(n5626), .A1(GND_net), .B1(n2[4]), 
            .C1(n20[4]), .D1(n10268), .CI1(n10268), .CO0(n10268), .CO1(n5628), 
            .S0(n5396[3]), .S1(n5396[4]));
    defparam add_4503_5.INIT0 = "0xc33c";
    defparam add_4503_5.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_2_add_2_11 (.A0(GND_net), 
            .B0(\prod_full[24] ), .C0(\prod_full[9] ), .D0(n5549), .CI0(n5549), 
            .A1(GND_net), .B1(\prod_full[25] ), .C1(\prod_full[10] ), 
            .D1(n10301), .CI1(n10301), .CO0(n10301), .CO1(n5551), .S0(n20[9]), 
            .S1(n20[10]));
    defparam add_4_add_2_add_5_add_2_add_2_11.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_2_add_2_11.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4503_3 (.A0(GND_net), .B0(n2[1]), 
            .C0(n20[1]), .D0(n5624), .CI0(n5624), .A1(GND_net), .B1(n2[2]), 
            .C1(n20[2]), .D1(n10259), .CI1(n10259), .CO0(n10259), .CO1(n5626), 
            .S0(n5396[1]), .S1(n5396[2]));
    defparam add_4503_3.INIT0 = "0xc33c";
    defparam add_4503_3.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_2_add_2_9 (.A0(GND_net), 
            .B0(\prod_full[22] ), .C0(\prod_full[7] ), .D0(n5547), .CI0(n5547), 
            .A1(GND_net), .B1(\prod_full[23] ), .C1(\prod_full[8] ), .D1(n10292), 
            .CI1(n10292), .CO0(n10292), .CO1(n5549), .S0(n20[7]), .S1(n20[8]));
    defparam add_4_add_2_add_5_add_2_add_2_9.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_2_add_2_9.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4503_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(n2[0]), .C1(n20[0]), .D1(n10250), 
            .CI1(n10250), .CO0(n10250), .CO1(n5624), .S1(n5396[0]));
    defparam add_4503_1.INIT0 = "0xc33c";
    defparam add_4503_1.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_2_add_2_7 (.A0(GND_net), 
            .B0(\prod_full[20] ), .C0(\prod_full[5] ), .D0(n5545), .CI0(n5545), 
            .A1(GND_net), .B1(\prod_full[21] ), .C1(\prod_full[6] ), .D1(n10283), 
            .CI1(n10283), .CO0(n10283), .CO1(n5547), .S0(n20[5]), .S1(n20[6]));
    defparam add_4_add_2_add_5_add_2_add_2_7.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_2_add_2_7.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_2_add_2_5 (.A0(GND_net), 
            .B0(\prod_full[18] ), .C0(\prod_full[3] ), .D0(n5543), .CI0(n5543), 
            .A1(GND_net), .B1(\prod_full[19] ), .C1(\prod_full[4] ), .D1(n10274), 
            .CI1(n10274), .CO0(n10274), .CO1(n5545), .S0(n20[3]), .S1(n20[4]));
    defparam add_4_add_2_add_5_add_2_add_2_5.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_2_add_2_5.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_2_add_2_3 (.A0(GND_net), 
            .B0(\prod_full[16] ), .C0(\prod_full[1] ), .D0(n5541), .CI0(n5541), 
            .A1(GND_net), .B1(\prod_full[17] ), .C1(\prod_full[2] ), .D1(n10265), 
            .CI1(n10265), .CO0(n10265), .CO1(n5543), .S0(n20[1]), .S1(n20[2]));
    defparam add_4_add_2_add_5_add_2_add_2_3.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_2_add_2_3.INIT1 = "0xc33c";
    (* lineinfo="@11(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_2_add_2_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(\prod_full[15] ), 
            .C1(\prod_full[0] ), .D1(n10256), .CI1(n10256), .CO0(n10256), 
            .CO1(n5541), .S1(n20[0]));
    defparam add_4_add_2_add_5_add_2_add_2_1.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_2_add_2_1.INIT1 = "0xc33c";
    VLO i1 (.Z(GND_net));
    
endmodule
