;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Clock */
Clock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
Clock__DIV_ID EQU 0x00000041
Clock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock__PA_DIV_ID EQU 0x000000FF
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL8
Clock_1__DIV_ID EQU 0x00000042
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_1__PA_DIV_ID EQU 0x000000FF

/* DEFEND_ALARM */
DEFEND_ALARM__0__DR EQU CYREG_GPIO_PRT2_DR
DEFEND_ALARM__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
DEFEND_ALARM__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
DEFEND_ALARM__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
DEFEND_ALARM__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
DEFEND_ALARM__0__HSIOM_MASK EQU 0x00F00000
DEFEND_ALARM__0__HSIOM_SHIFT EQU 20
DEFEND_ALARM__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
DEFEND_ALARM__0__INTR EQU CYREG_GPIO_PRT2_INTR
DEFEND_ALARM__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
DEFEND_ALARM__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
DEFEND_ALARM__0__MASK EQU 0x20
DEFEND_ALARM__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DEFEND_ALARM__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DEFEND_ALARM__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DEFEND_ALARM__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DEFEND_ALARM__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DEFEND_ALARM__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DEFEND_ALARM__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DEFEND_ALARM__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DEFEND_ALARM__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DEFEND_ALARM__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DEFEND_ALARM__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DEFEND_ALARM__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DEFEND_ALARM__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DEFEND_ALARM__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DEFEND_ALARM__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DEFEND_ALARM__0__PC EQU CYREG_GPIO_PRT2_PC
DEFEND_ALARM__0__PC2 EQU CYREG_GPIO_PRT2_PC2
DEFEND_ALARM__0__PORT EQU 2
DEFEND_ALARM__0__PS EQU CYREG_GPIO_PRT2_PS
DEFEND_ALARM__0__SHIFT EQU 5
DEFEND_ALARM__DR EQU CYREG_GPIO_PRT2_DR
DEFEND_ALARM__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
DEFEND_ALARM__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
DEFEND_ALARM__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
DEFEND_ALARM__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
DEFEND_ALARM__INTR EQU CYREG_GPIO_PRT2_INTR
DEFEND_ALARM__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
DEFEND_ALARM__INTSTAT EQU CYREG_GPIO_PRT2_INTR
DEFEND_ALARM__MASK EQU 0x20
DEFEND_ALARM__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DEFEND_ALARM__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DEFEND_ALARM__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DEFEND_ALARM__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DEFEND_ALARM__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DEFEND_ALARM__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DEFEND_ALARM__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DEFEND_ALARM__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DEFEND_ALARM__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DEFEND_ALARM__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DEFEND_ALARM__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DEFEND_ALARM__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DEFEND_ALARM__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DEFEND_ALARM__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DEFEND_ALARM__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DEFEND_ALARM__PC EQU CYREG_GPIO_PRT2_PC
DEFEND_ALARM__PC2 EQU CYREG_GPIO_PRT2_PC2
DEFEND_ALARM__PORT EQU 2
DEFEND_ALARM__PS EQU CYREG_GPIO_PRT2_PS
DEFEND_ALARM__SHIFT EQU 5

/* DOOR_OPEN */
DOOR_OPEN__0__DR EQU CYREG_GPIO_PRT1_DR
DOOR_OPEN__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DOOR_OPEN__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DOOR_OPEN__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DOOR_OPEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DOOR_OPEN__0__HSIOM_MASK EQU 0x0000F000
DOOR_OPEN__0__HSIOM_SHIFT EQU 12
DOOR_OPEN__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DOOR_OPEN__0__INTR EQU CYREG_GPIO_PRT1_INTR
DOOR_OPEN__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DOOR_OPEN__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DOOR_OPEN__0__MASK EQU 0x08
DOOR_OPEN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DOOR_OPEN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DOOR_OPEN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DOOR_OPEN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DOOR_OPEN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DOOR_OPEN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DOOR_OPEN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DOOR_OPEN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DOOR_OPEN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DOOR_OPEN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DOOR_OPEN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DOOR_OPEN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DOOR_OPEN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DOOR_OPEN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DOOR_OPEN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DOOR_OPEN__0__PC EQU CYREG_GPIO_PRT1_PC
DOOR_OPEN__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DOOR_OPEN__0__PORT EQU 1
DOOR_OPEN__0__PS EQU CYREG_GPIO_PRT1_PS
DOOR_OPEN__0__SHIFT EQU 3
DOOR_OPEN__DR EQU CYREG_GPIO_PRT1_DR
DOOR_OPEN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DOOR_OPEN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DOOR_OPEN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DOOR_OPEN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DOOR_OPEN__INTR EQU CYREG_GPIO_PRT1_INTR
DOOR_OPEN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DOOR_OPEN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DOOR_OPEN__MASK EQU 0x08
DOOR_OPEN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DOOR_OPEN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DOOR_OPEN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DOOR_OPEN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DOOR_OPEN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DOOR_OPEN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DOOR_OPEN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DOOR_OPEN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DOOR_OPEN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DOOR_OPEN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DOOR_OPEN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DOOR_OPEN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DOOR_OPEN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DOOR_OPEN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DOOR_OPEN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DOOR_OPEN__PC EQU CYREG_GPIO_PRT1_PC
DOOR_OPEN__PC2 EQU CYREG_GPIO_PRT1_PC2
DOOR_OPEN__PORT EQU 1
DOOR_OPEN__PS EQU CYREG_GPIO_PRT1_PS
DOOR_OPEN__SHIFT EQU 3

/* FIRE_OPEN */
FIRE_OPEN__0__DR EQU CYREG_GPIO_PRT2_DR
FIRE_OPEN__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
FIRE_OPEN__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
FIRE_OPEN__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
FIRE_OPEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
FIRE_OPEN__0__HSIOM_MASK EQU 0x000F0000
FIRE_OPEN__0__HSIOM_SHIFT EQU 16
FIRE_OPEN__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
FIRE_OPEN__0__INTR EQU CYREG_GPIO_PRT2_INTR
FIRE_OPEN__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
FIRE_OPEN__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
FIRE_OPEN__0__MASK EQU 0x10
FIRE_OPEN__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
FIRE_OPEN__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
FIRE_OPEN__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
FIRE_OPEN__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
FIRE_OPEN__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
FIRE_OPEN__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
FIRE_OPEN__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
FIRE_OPEN__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
FIRE_OPEN__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
FIRE_OPEN__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
FIRE_OPEN__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
FIRE_OPEN__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
FIRE_OPEN__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
FIRE_OPEN__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
FIRE_OPEN__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
FIRE_OPEN__0__PC EQU CYREG_GPIO_PRT2_PC
FIRE_OPEN__0__PC2 EQU CYREG_GPIO_PRT2_PC2
FIRE_OPEN__0__PORT EQU 2
FIRE_OPEN__0__PS EQU CYREG_GPIO_PRT2_PS
FIRE_OPEN__0__SHIFT EQU 4
FIRE_OPEN__DR EQU CYREG_GPIO_PRT2_DR
FIRE_OPEN__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
FIRE_OPEN__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
FIRE_OPEN__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
FIRE_OPEN__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
FIRE_OPEN__INTR EQU CYREG_GPIO_PRT2_INTR
FIRE_OPEN__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
FIRE_OPEN__INTSTAT EQU CYREG_GPIO_PRT2_INTR
FIRE_OPEN__MASK EQU 0x10
FIRE_OPEN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
FIRE_OPEN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
FIRE_OPEN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
FIRE_OPEN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
FIRE_OPEN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
FIRE_OPEN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
FIRE_OPEN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
FIRE_OPEN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
FIRE_OPEN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
FIRE_OPEN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
FIRE_OPEN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
FIRE_OPEN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
FIRE_OPEN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
FIRE_OPEN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
FIRE_OPEN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
FIRE_OPEN__PC EQU CYREG_GPIO_PRT2_PC
FIRE_OPEN__PC2 EQU CYREG_GPIO_PRT2_PC2
FIRE_OPEN__PORT EQU 2
FIRE_OPEN__PS EQU CYREG_GPIO_PRT2_PS
FIRE_OPEN__SHIFT EQU 4

/* FLASH_MISO */
FLASH_MISO__0__DR EQU CYREG_GPIO_PRT0_DR
FLASH_MISO__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
FLASH_MISO__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
FLASH_MISO__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
FLASH_MISO__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
FLASH_MISO__0__HSIOM_MASK EQU 0x000000F0
FLASH_MISO__0__HSIOM_SHIFT EQU 4
FLASH_MISO__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
FLASH_MISO__0__INTR EQU CYREG_GPIO_PRT0_INTR
FLASH_MISO__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
FLASH_MISO__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
FLASH_MISO__0__MASK EQU 0x02
FLASH_MISO__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
FLASH_MISO__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
FLASH_MISO__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
FLASH_MISO__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
FLASH_MISO__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
FLASH_MISO__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
FLASH_MISO__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
FLASH_MISO__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
FLASH_MISO__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
FLASH_MISO__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
FLASH_MISO__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
FLASH_MISO__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
FLASH_MISO__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
FLASH_MISO__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
FLASH_MISO__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
FLASH_MISO__0__PC EQU CYREG_GPIO_PRT0_PC
FLASH_MISO__0__PC2 EQU CYREG_GPIO_PRT0_PC2
FLASH_MISO__0__PORT EQU 0
FLASH_MISO__0__PS EQU CYREG_GPIO_PRT0_PS
FLASH_MISO__0__SHIFT EQU 1
FLASH_MISO__DR EQU CYREG_GPIO_PRT0_DR
FLASH_MISO__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
FLASH_MISO__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
FLASH_MISO__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
FLASH_MISO__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
FLASH_MISO__INTR EQU CYREG_GPIO_PRT0_INTR
FLASH_MISO__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
FLASH_MISO__INTSTAT EQU CYREG_GPIO_PRT0_INTR
FLASH_MISO__MASK EQU 0x02
FLASH_MISO__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
FLASH_MISO__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
FLASH_MISO__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
FLASH_MISO__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
FLASH_MISO__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
FLASH_MISO__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
FLASH_MISO__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
FLASH_MISO__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
FLASH_MISO__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
FLASH_MISO__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
FLASH_MISO__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
FLASH_MISO__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
FLASH_MISO__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
FLASH_MISO__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
FLASH_MISO__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
FLASH_MISO__PC EQU CYREG_GPIO_PRT0_PC
FLASH_MISO__PC2 EQU CYREG_GPIO_PRT0_PC2
FLASH_MISO__PORT EQU 0
FLASH_MISO__PS EQU CYREG_GPIO_PRT0_PS
FLASH_MISO__SHIFT EQU 1

/* FLASH_MOSI */
FLASH_MOSI__0__DR EQU CYREG_GPIO_PRT0_DR
FLASH_MOSI__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
FLASH_MOSI__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
FLASH_MOSI__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
FLASH_MOSI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
FLASH_MOSI__0__HSIOM_MASK EQU 0x0000F000
FLASH_MOSI__0__HSIOM_SHIFT EQU 12
FLASH_MOSI__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
FLASH_MOSI__0__INTR EQU CYREG_GPIO_PRT0_INTR
FLASH_MOSI__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
FLASH_MOSI__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
FLASH_MOSI__0__MASK EQU 0x08
FLASH_MOSI__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
FLASH_MOSI__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
FLASH_MOSI__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
FLASH_MOSI__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
FLASH_MOSI__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
FLASH_MOSI__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
FLASH_MOSI__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
FLASH_MOSI__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
FLASH_MOSI__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
FLASH_MOSI__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
FLASH_MOSI__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
FLASH_MOSI__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
FLASH_MOSI__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
FLASH_MOSI__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
FLASH_MOSI__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
FLASH_MOSI__0__PC EQU CYREG_GPIO_PRT0_PC
FLASH_MOSI__0__PC2 EQU CYREG_GPIO_PRT0_PC2
FLASH_MOSI__0__PORT EQU 0
FLASH_MOSI__0__PS EQU CYREG_GPIO_PRT0_PS
FLASH_MOSI__0__SHIFT EQU 3
FLASH_MOSI__DR EQU CYREG_GPIO_PRT0_DR
FLASH_MOSI__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
FLASH_MOSI__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
FLASH_MOSI__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
FLASH_MOSI__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
FLASH_MOSI__INTR EQU CYREG_GPIO_PRT0_INTR
FLASH_MOSI__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
FLASH_MOSI__INTSTAT EQU CYREG_GPIO_PRT0_INTR
FLASH_MOSI__MASK EQU 0x08
FLASH_MOSI__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
FLASH_MOSI__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
FLASH_MOSI__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
FLASH_MOSI__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
FLASH_MOSI__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
FLASH_MOSI__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
FLASH_MOSI__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
FLASH_MOSI__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
FLASH_MOSI__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
FLASH_MOSI__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
FLASH_MOSI__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
FLASH_MOSI__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
FLASH_MOSI__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
FLASH_MOSI__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
FLASH_MOSI__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
FLASH_MOSI__PC EQU CYREG_GPIO_PRT0_PC
FLASH_MOSI__PC2 EQU CYREG_GPIO_PRT0_PC2
FLASH_MOSI__PORT EQU 0
FLASH_MOSI__PS EQU CYREG_GPIO_PRT0_PS
FLASH_MOSI__SHIFT EQU 3

/* FLASH_NCS */
FLASH_NCS__0__DR EQU CYREG_GPIO_PRT0_DR
FLASH_NCS__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
FLASH_NCS__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
FLASH_NCS__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
FLASH_NCS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
FLASH_NCS__0__HSIOM_MASK EQU 0x0000000F
FLASH_NCS__0__HSIOM_SHIFT EQU 0
FLASH_NCS__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
FLASH_NCS__0__INTR EQU CYREG_GPIO_PRT0_INTR
FLASH_NCS__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
FLASH_NCS__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
FLASH_NCS__0__MASK EQU 0x01
FLASH_NCS__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
FLASH_NCS__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
FLASH_NCS__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
FLASH_NCS__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
FLASH_NCS__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
FLASH_NCS__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
FLASH_NCS__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
FLASH_NCS__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
FLASH_NCS__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
FLASH_NCS__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
FLASH_NCS__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
FLASH_NCS__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
FLASH_NCS__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
FLASH_NCS__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
FLASH_NCS__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
FLASH_NCS__0__PC EQU CYREG_GPIO_PRT0_PC
FLASH_NCS__0__PC2 EQU CYREG_GPIO_PRT0_PC2
FLASH_NCS__0__PORT EQU 0
FLASH_NCS__0__PS EQU CYREG_GPIO_PRT0_PS
FLASH_NCS__0__SHIFT EQU 0
FLASH_NCS__DR EQU CYREG_GPIO_PRT0_DR
FLASH_NCS__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
FLASH_NCS__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
FLASH_NCS__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
FLASH_NCS__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
FLASH_NCS__INTR EQU CYREG_GPIO_PRT0_INTR
FLASH_NCS__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
FLASH_NCS__INTSTAT EQU CYREG_GPIO_PRT0_INTR
FLASH_NCS__MASK EQU 0x01
FLASH_NCS__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
FLASH_NCS__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
FLASH_NCS__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
FLASH_NCS__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
FLASH_NCS__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
FLASH_NCS__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
FLASH_NCS__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
FLASH_NCS__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
FLASH_NCS__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
FLASH_NCS__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
FLASH_NCS__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
FLASH_NCS__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
FLASH_NCS__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
FLASH_NCS__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
FLASH_NCS__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
FLASH_NCS__PC EQU CYREG_GPIO_PRT0_PC
FLASH_NCS__PC2 EQU CYREG_GPIO_PRT0_PC2
FLASH_NCS__PORT EQU 0
FLASH_NCS__PS EQU CYREG_GPIO_PRT0_PS
FLASH_NCS__SHIFT EQU 0

/* FLASH_SCK */
FLASH_SCK__0__DR EQU CYREG_GPIO_PRT0_DR
FLASH_SCK__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
FLASH_SCK__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
FLASH_SCK__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
FLASH_SCK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
FLASH_SCK__0__HSIOM_MASK EQU 0x000F0000
FLASH_SCK__0__HSIOM_SHIFT EQU 16
FLASH_SCK__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
FLASH_SCK__0__INTR EQU CYREG_GPIO_PRT0_INTR
FLASH_SCK__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
FLASH_SCK__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
FLASH_SCK__0__MASK EQU 0x10
FLASH_SCK__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
FLASH_SCK__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
FLASH_SCK__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
FLASH_SCK__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
FLASH_SCK__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
FLASH_SCK__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
FLASH_SCK__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
FLASH_SCK__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
FLASH_SCK__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
FLASH_SCK__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
FLASH_SCK__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
FLASH_SCK__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
FLASH_SCK__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
FLASH_SCK__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
FLASH_SCK__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
FLASH_SCK__0__PC EQU CYREG_GPIO_PRT0_PC
FLASH_SCK__0__PC2 EQU CYREG_GPIO_PRT0_PC2
FLASH_SCK__0__PORT EQU 0
FLASH_SCK__0__PS EQU CYREG_GPIO_PRT0_PS
FLASH_SCK__0__SHIFT EQU 4
FLASH_SCK__DR EQU CYREG_GPIO_PRT0_DR
FLASH_SCK__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
FLASH_SCK__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
FLASH_SCK__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
FLASH_SCK__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
FLASH_SCK__INTR EQU CYREG_GPIO_PRT0_INTR
FLASH_SCK__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
FLASH_SCK__INTSTAT EQU CYREG_GPIO_PRT0_INTR
FLASH_SCK__MASK EQU 0x10
FLASH_SCK__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
FLASH_SCK__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
FLASH_SCK__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
FLASH_SCK__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
FLASH_SCK__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
FLASH_SCK__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
FLASH_SCK__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
FLASH_SCK__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
FLASH_SCK__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
FLASH_SCK__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
FLASH_SCK__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
FLASH_SCK__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
FLASH_SCK__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
FLASH_SCK__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
FLASH_SCK__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
FLASH_SCK__PC EQU CYREG_GPIO_PRT0_PC
FLASH_SCK__PC2 EQU CYREG_GPIO_PRT0_PC2
FLASH_SCK__PORT EQU 0
FLASH_SCK__PS EQU CYREG_GPIO_PRT0_PS
FLASH_SCK__SHIFT EQU 4

/* FM_INT */
FM_INT__0__DR EQU CYREG_GPIO_PRT3_DR
FM_INT__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
FM_INT__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
FM_INT__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
FM_INT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
FM_INT__0__HSIOM_MASK EQU 0xF0000000
FM_INT__0__HSIOM_SHIFT EQU 28
FM_INT__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_INT__0__INTR EQU CYREG_GPIO_PRT3_INTR
FM_INT__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_INT__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
FM_INT__0__MASK EQU 0x80
FM_INT__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
FM_INT__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
FM_INT__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
FM_INT__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
FM_INT__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
FM_INT__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
FM_INT__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
FM_INT__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
FM_INT__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
FM_INT__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
FM_INT__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
FM_INT__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
FM_INT__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
FM_INT__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
FM_INT__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
FM_INT__0__PC EQU CYREG_GPIO_PRT3_PC
FM_INT__0__PC2 EQU CYREG_GPIO_PRT3_PC2
FM_INT__0__PORT EQU 3
FM_INT__0__PS EQU CYREG_GPIO_PRT3_PS
FM_INT__0__SHIFT EQU 7
FM_INT__DR EQU CYREG_GPIO_PRT3_DR
FM_INT__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
FM_INT__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
FM_INT__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
FM_INT__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_INT__INTR EQU CYREG_GPIO_PRT3_INTR
FM_INT__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_INT__INTSTAT EQU CYREG_GPIO_PRT3_INTR
FM_INT__MASK EQU 0x80
FM_INT__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
FM_INT__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
FM_INT__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
FM_INT__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
FM_INT__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
FM_INT__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
FM_INT__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
FM_INT__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
FM_INT__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
FM_INT__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
FM_INT__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
FM_INT__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
FM_INT__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
FM_INT__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
FM_INT__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
FM_INT__PC EQU CYREG_GPIO_PRT3_PC
FM_INT__PC2 EQU CYREG_GPIO_PRT3_PC2
FM_INT__PORT EQU 3
FM_INT__PS EQU CYREG_GPIO_PRT3_PS
FM_INT__SHIFT EQU 7
FM_INT__SNAP EQU CYREG_GPIO_PRT3_INTR
FM_INT_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
FM_INT_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
FM_INT_ISR__INTC_MASK EQU 0x02
FM_INT_ISR__INTC_NUMBER EQU 1
FM_INT_ISR__INTC_PRIOR_MASK EQU 0xC000
FM_INT_ISR__INTC_PRIOR_NUM EQU 3
FM_INT_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
FM_INT_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
FM_INT_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* FM_MISO */
FM_MISO__0__DR EQU CYREG_GPIO_PRT3_DR
FM_MISO__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
FM_MISO__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
FM_MISO__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
FM_MISO__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
FM_MISO__0__HSIOM_MASK EQU 0x0000F000
FM_MISO__0__HSIOM_SHIFT EQU 12
FM_MISO__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_MISO__0__INTR EQU CYREG_GPIO_PRT3_INTR
FM_MISO__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_MISO__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
FM_MISO__0__MASK EQU 0x08
FM_MISO__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
FM_MISO__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
FM_MISO__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
FM_MISO__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
FM_MISO__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
FM_MISO__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
FM_MISO__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
FM_MISO__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
FM_MISO__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
FM_MISO__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
FM_MISO__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
FM_MISO__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
FM_MISO__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
FM_MISO__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
FM_MISO__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
FM_MISO__0__PC EQU CYREG_GPIO_PRT3_PC
FM_MISO__0__PC2 EQU CYREG_GPIO_PRT3_PC2
FM_MISO__0__PORT EQU 3
FM_MISO__0__PS EQU CYREG_GPIO_PRT3_PS
FM_MISO__0__SHIFT EQU 3
FM_MISO__DR EQU CYREG_GPIO_PRT3_DR
FM_MISO__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
FM_MISO__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
FM_MISO__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
FM_MISO__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_MISO__INTR EQU CYREG_GPIO_PRT3_INTR
FM_MISO__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_MISO__INTSTAT EQU CYREG_GPIO_PRT3_INTR
FM_MISO__MASK EQU 0x08
FM_MISO__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
FM_MISO__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
FM_MISO__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
FM_MISO__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
FM_MISO__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
FM_MISO__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
FM_MISO__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
FM_MISO__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
FM_MISO__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
FM_MISO__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
FM_MISO__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
FM_MISO__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
FM_MISO__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
FM_MISO__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
FM_MISO__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
FM_MISO__PC EQU CYREG_GPIO_PRT3_PC
FM_MISO__PC2 EQU CYREG_GPIO_PRT3_PC2
FM_MISO__PORT EQU 3
FM_MISO__PS EQU CYREG_GPIO_PRT3_PS
FM_MISO__SHIFT EQU 3

/* FM_MOSI */
FM_MOSI__0__DR EQU CYREG_GPIO_PRT3_DR
FM_MOSI__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
FM_MOSI__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
FM_MOSI__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
FM_MOSI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
FM_MOSI__0__HSIOM_MASK EQU 0x000F0000
FM_MOSI__0__HSIOM_SHIFT EQU 16
FM_MOSI__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_MOSI__0__INTR EQU CYREG_GPIO_PRT3_INTR
FM_MOSI__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_MOSI__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
FM_MOSI__0__MASK EQU 0x10
FM_MOSI__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
FM_MOSI__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
FM_MOSI__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
FM_MOSI__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
FM_MOSI__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
FM_MOSI__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
FM_MOSI__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
FM_MOSI__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
FM_MOSI__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
FM_MOSI__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
FM_MOSI__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
FM_MOSI__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
FM_MOSI__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
FM_MOSI__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
FM_MOSI__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
FM_MOSI__0__PC EQU CYREG_GPIO_PRT3_PC
FM_MOSI__0__PC2 EQU CYREG_GPIO_PRT3_PC2
FM_MOSI__0__PORT EQU 3
FM_MOSI__0__PS EQU CYREG_GPIO_PRT3_PS
FM_MOSI__0__SHIFT EQU 4
FM_MOSI__DR EQU CYREG_GPIO_PRT3_DR
FM_MOSI__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
FM_MOSI__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
FM_MOSI__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
FM_MOSI__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_MOSI__INTR EQU CYREG_GPIO_PRT3_INTR
FM_MOSI__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_MOSI__INTSTAT EQU CYREG_GPIO_PRT3_INTR
FM_MOSI__MASK EQU 0x10
FM_MOSI__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
FM_MOSI__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
FM_MOSI__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
FM_MOSI__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
FM_MOSI__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
FM_MOSI__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
FM_MOSI__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
FM_MOSI__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
FM_MOSI__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
FM_MOSI__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
FM_MOSI__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
FM_MOSI__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
FM_MOSI__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
FM_MOSI__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
FM_MOSI__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
FM_MOSI__PC EQU CYREG_GPIO_PRT3_PC
FM_MOSI__PC2 EQU CYREG_GPIO_PRT3_PC2
FM_MOSI__PORT EQU 3
FM_MOSI__PS EQU CYREG_GPIO_PRT3_PS
FM_MOSI__SHIFT EQU 4

/* FM_NCS */
FM_NCS__0__DR EQU CYREG_GPIO_PRT3_DR
FM_NCS__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
FM_NCS__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
FM_NCS__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
FM_NCS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
FM_NCS__0__HSIOM_MASK EQU 0x0F000000
FM_NCS__0__HSIOM_SHIFT EQU 24
FM_NCS__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_NCS__0__INTR EQU CYREG_GPIO_PRT3_INTR
FM_NCS__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_NCS__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
FM_NCS__0__MASK EQU 0x40
FM_NCS__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
FM_NCS__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
FM_NCS__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
FM_NCS__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
FM_NCS__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
FM_NCS__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
FM_NCS__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
FM_NCS__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
FM_NCS__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
FM_NCS__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
FM_NCS__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
FM_NCS__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
FM_NCS__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
FM_NCS__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
FM_NCS__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
FM_NCS__0__PC EQU CYREG_GPIO_PRT3_PC
FM_NCS__0__PC2 EQU CYREG_GPIO_PRT3_PC2
FM_NCS__0__PORT EQU 3
FM_NCS__0__PS EQU CYREG_GPIO_PRT3_PS
FM_NCS__0__SHIFT EQU 6
FM_NCS__DR EQU CYREG_GPIO_PRT3_DR
FM_NCS__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
FM_NCS__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
FM_NCS__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
FM_NCS__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_NCS__INTR EQU CYREG_GPIO_PRT3_INTR
FM_NCS__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_NCS__INTSTAT EQU CYREG_GPIO_PRT3_INTR
FM_NCS__MASK EQU 0x40
FM_NCS__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
FM_NCS__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
FM_NCS__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
FM_NCS__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
FM_NCS__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
FM_NCS__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
FM_NCS__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
FM_NCS__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
FM_NCS__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
FM_NCS__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
FM_NCS__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
FM_NCS__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
FM_NCS__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
FM_NCS__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
FM_NCS__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
FM_NCS__PC EQU CYREG_GPIO_PRT3_PC
FM_NCS__PC2 EQU CYREG_GPIO_PRT3_PC2
FM_NCS__PORT EQU 3
FM_NCS__PS EQU CYREG_GPIO_PRT3_PS
FM_NCS__SHIFT EQU 6

/* FM_RST */
FM_RST__0__DR EQU CYREG_GPIO_PRT3_DR
FM_RST__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
FM_RST__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
FM_RST__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
FM_RST__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
FM_RST__0__HSIOM_MASK EQU 0x00000F00
FM_RST__0__HSIOM_SHIFT EQU 8
FM_RST__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_RST__0__INTR EQU CYREG_GPIO_PRT3_INTR
FM_RST__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_RST__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
FM_RST__0__MASK EQU 0x04
FM_RST__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
FM_RST__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
FM_RST__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
FM_RST__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
FM_RST__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
FM_RST__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
FM_RST__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
FM_RST__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
FM_RST__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
FM_RST__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
FM_RST__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
FM_RST__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
FM_RST__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
FM_RST__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
FM_RST__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
FM_RST__0__PC EQU CYREG_GPIO_PRT3_PC
FM_RST__0__PC2 EQU CYREG_GPIO_PRT3_PC2
FM_RST__0__PORT EQU 3
FM_RST__0__PS EQU CYREG_GPIO_PRT3_PS
FM_RST__0__SHIFT EQU 2
FM_RST__DR EQU CYREG_GPIO_PRT3_DR
FM_RST__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
FM_RST__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
FM_RST__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
FM_RST__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_RST__INTR EQU CYREG_GPIO_PRT3_INTR
FM_RST__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_RST__INTSTAT EQU CYREG_GPIO_PRT3_INTR
FM_RST__MASK EQU 0x04
FM_RST__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
FM_RST__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
FM_RST__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
FM_RST__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
FM_RST__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
FM_RST__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
FM_RST__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
FM_RST__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
FM_RST__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
FM_RST__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
FM_RST__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
FM_RST__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
FM_RST__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
FM_RST__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
FM_RST__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
FM_RST__PC EQU CYREG_GPIO_PRT3_PC
FM_RST__PC2 EQU CYREG_GPIO_PRT3_PC2
FM_RST__PORT EQU 3
FM_RST__PS EQU CYREG_GPIO_PRT3_PS
FM_RST__SHIFT EQU 2

/* FM_SCK */
FM_SCK__0__DR EQU CYREG_GPIO_PRT3_DR
FM_SCK__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
FM_SCK__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
FM_SCK__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
FM_SCK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
FM_SCK__0__HSIOM_MASK EQU 0x00F00000
FM_SCK__0__HSIOM_SHIFT EQU 20
FM_SCK__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_SCK__0__INTR EQU CYREG_GPIO_PRT3_INTR
FM_SCK__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_SCK__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
FM_SCK__0__MASK EQU 0x20
FM_SCK__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
FM_SCK__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
FM_SCK__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
FM_SCK__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
FM_SCK__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
FM_SCK__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
FM_SCK__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
FM_SCK__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
FM_SCK__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
FM_SCK__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
FM_SCK__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
FM_SCK__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
FM_SCK__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
FM_SCK__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
FM_SCK__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
FM_SCK__0__PC EQU CYREG_GPIO_PRT3_PC
FM_SCK__0__PC2 EQU CYREG_GPIO_PRT3_PC2
FM_SCK__0__PORT EQU 3
FM_SCK__0__PS EQU CYREG_GPIO_PRT3_PS
FM_SCK__0__SHIFT EQU 5
FM_SCK__DR EQU CYREG_GPIO_PRT3_DR
FM_SCK__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
FM_SCK__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
FM_SCK__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
FM_SCK__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_SCK__INTR EQU CYREG_GPIO_PRT3_INTR
FM_SCK__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
FM_SCK__INTSTAT EQU CYREG_GPIO_PRT3_INTR
FM_SCK__MASK EQU 0x20
FM_SCK__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
FM_SCK__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
FM_SCK__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
FM_SCK__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
FM_SCK__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
FM_SCK__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
FM_SCK__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
FM_SCK__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
FM_SCK__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
FM_SCK__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
FM_SCK__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
FM_SCK__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
FM_SCK__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
FM_SCK__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
FM_SCK__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
FM_SCK__PC EQU CYREG_GPIO_PRT3_PC
FM_SCK__PC2 EQU CYREG_GPIO_PRT3_PC2
FM_SCK__PORT EQU 3
FM_SCK__PS EQU CYREG_GPIO_PRT3_PS
FM_SCK__SHIFT EQU 5

/* GPRS_PWRKEY */
GPRS_PWRKEY__0__DR EQU CYREG_GPIO_PRT1_DR
GPRS_PWRKEY__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GPRS_PWRKEY__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GPRS_PWRKEY__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GPRS_PWRKEY__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
GPRS_PWRKEY__0__HSIOM_MASK EQU 0x000000F0
GPRS_PWRKEY__0__HSIOM_SHIFT EQU 4
GPRS_PWRKEY__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPRS_PWRKEY__0__INTR EQU CYREG_GPIO_PRT1_INTR
GPRS_PWRKEY__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPRS_PWRKEY__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GPRS_PWRKEY__0__MASK EQU 0x02
GPRS_PWRKEY__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GPRS_PWRKEY__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GPRS_PWRKEY__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GPRS_PWRKEY__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GPRS_PWRKEY__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GPRS_PWRKEY__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GPRS_PWRKEY__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GPRS_PWRKEY__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GPRS_PWRKEY__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GPRS_PWRKEY__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GPRS_PWRKEY__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GPRS_PWRKEY__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GPRS_PWRKEY__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GPRS_PWRKEY__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GPRS_PWRKEY__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GPRS_PWRKEY__0__PC EQU CYREG_GPIO_PRT1_PC
GPRS_PWRKEY__0__PC2 EQU CYREG_GPIO_PRT1_PC2
GPRS_PWRKEY__0__PORT EQU 1
GPRS_PWRKEY__0__PS EQU CYREG_GPIO_PRT1_PS
GPRS_PWRKEY__0__SHIFT EQU 1
GPRS_PWRKEY__DR EQU CYREG_GPIO_PRT1_DR
GPRS_PWRKEY__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GPRS_PWRKEY__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GPRS_PWRKEY__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GPRS_PWRKEY__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPRS_PWRKEY__INTR EQU CYREG_GPIO_PRT1_INTR
GPRS_PWRKEY__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPRS_PWRKEY__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GPRS_PWRKEY__MASK EQU 0x02
GPRS_PWRKEY__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GPRS_PWRKEY__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GPRS_PWRKEY__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GPRS_PWRKEY__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GPRS_PWRKEY__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GPRS_PWRKEY__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GPRS_PWRKEY__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GPRS_PWRKEY__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GPRS_PWRKEY__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GPRS_PWRKEY__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GPRS_PWRKEY__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GPRS_PWRKEY__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GPRS_PWRKEY__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GPRS_PWRKEY__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GPRS_PWRKEY__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GPRS_PWRKEY__PC EQU CYREG_GPIO_PRT1_PC
GPRS_PWRKEY__PC2 EQU CYREG_GPIO_PRT1_PC2
GPRS_PWRKEY__PORT EQU 1
GPRS_PWRKEY__PS EQU CYREG_GPIO_PRT1_PS
GPRS_PWRKEY__SHIFT EQU 1

/* GPRS_RESET */
GPRS_RESET__0__DR EQU CYREG_GPIO_PRT1_DR
GPRS_RESET__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GPRS_RESET__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GPRS_RESET__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GPRS_RESET__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
GPRS_RESET__0__HSIOM_MASK EQU 0x0000000F
GPRS_RESET__0__HSIOM_SHIFT EQU 0
GPRS_RESET__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPRS_RESET__0__INTR EQU CYREG_GPIO_PRT1_INTR
GPRS_RESET__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPRS_RESET__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GPRS_RESET__0__MASK EQU 0x01
GPRS_RESET__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GPRS_RESET__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GPRS_RESET__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GPRS_RESET__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GPRS_RESET__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GPRS_RESET__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GPRS_RESET__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GPRS_RESET__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GPRS_RESET__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GPRS_RESET__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GPRS_RESET__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GPRS_RESET__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GPRS_RESET__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GPRS_RESET__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GPRS_RESET__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GPRS_RESET__0__PC EQU CYREG_GPIO_PRT1_PC
GPRS_RESET__0__PC2 EQU CYREG_GPIO_PRT1_PC2
GPRS_RESET__0__PORT EQU 1
GPRS_RESET__0__PS EQU CYREG_GPIO_PRT1_PS
GPRS_RESET__0__SHIFT EQU 0
GPRS_RESET__DR EQU CYREG_GPIO_PRT1_DR
GPRS_RESET__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GPRS_RESET__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GPRS_RESET__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GPRS_RESET__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPRS_RESET__INTR EQU CYREG_GPIO_PRT1_INTR
GPRS_RESET__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPRS_RESET__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GPRS_RESET__MASK EQU 0x01
GPRS_RESET__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GPRS_RESET__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GPRS_RESET__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GPRS_RESET__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GPRS_RESET__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GPRS_RESET__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GPRS_RESET__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GPRS_RESET__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GPRS_RESET__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GPRS_RESET__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GPRS_RESET__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GPRS_RESET__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GPRS_RESET__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GPRS_RESET__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GPRS_RESET__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GPRS_RESET__PC EQU CYREG_GPIO_PRT1_PC
GPRS_RESET__PC2 EQU CYREG_GPIO_PRT1_PC2
GPRS_RESET__PORT EQU 1
GPRS_RESET__PS EQU CYREG_GPIO_PRT1_PS
GPRS_RESET__SHIFT EQU 0

/* GPRS_STATE */
GPRS_STATE__0__DR EQU CYREG_GPIO_PRT1_DR
GPRS_STATE__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GPRS_STATE__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GPRS_STATE__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GPRS_STATE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
GPRS_STATE__0__HSIOM_MASK EQU 0xF0000000
GPRS_STATE__0__HSIOM_SHIFT EQU 28
GPRS_STATE__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPRS_STATE__0__INTR EQU CYREG_GPIO_PRT1_INTR
GPRS_STATE__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPRS_STATE__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GPRS_STATE__0__MASK EQU 0x80
GPRS_STATE__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GPRS_STATE__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GPRS_STATE__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GPRS_STATE__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GPRS_STATE__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GPRS_STATE__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GPRS_STATE__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GPRS_STATE__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GPRS_STATE__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GPRS_STATE__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GPRS_STATE__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GPRS_STATE__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GPRS_STATE__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GPRS_STATE__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GPRS_STATE__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GPRS_STATE__0__PC EQU CYREG_GPIO_PRT1_PC
GPRS_STATE__0__PC2 EQU CYREG_GPIO_PRT1_PC2
GPRS_STATE__0__PORT EQU 1
GPRS_STATE__0__PS EQU CYREG_GPIO_PRT1_PS
GPRS_STATE__0__SHIFT EQU 7
GPRS_STATE__DR EQU CYREG_GPIO_PRT1_DR
GPRS_STATE__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GPRS_STATE__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GPRS_STATE__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GPRS_STATE__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPRS_STATE__INTR EQU CYREG_GPIO_PRT1_INTR
GPRS_STATE__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPRS_STATE__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GPRS_STATE__MASK EQU 0x80
GPRS_STATE__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GPRS_STATE__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GPRS_STATE__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GPRS_STATE__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GPRS_STATE__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GPRS_STATE__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GPRS_STATE__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GPRS_STATE__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GPRS_STATE__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GPRS_STATE__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GPRS_STATE__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GPRS_STATE__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GPRS_STATE__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GPRS_STATE__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GPRS_STATE__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GPRS_STATE__PC EQU CYREG_GPIO_PRT1_PC
GPRS_STATE__PC2 EQU CYREG_GPIO_PRT1_PC2
GPRS_STATE__PORT EQU 1
GPRS_STATE__PS EQU CYREG_GPIO_PRT1_PS
GPRS_STATE__SHIFT EQU 7

/* KEY_OPEN */
KEY_OPEN__0__DR EQU CYREG_GPIO_PRT1_DR
KEY_OPEN__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
KEY_OPEN__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
KEY_OPEN__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
KEY_OPEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
KEY_OPEN__0__HSIOM_MASK EQU 0x00000F00
KEY_OPEN__0__HSIOM_SHIFT EQU 8
KEY_OPEN__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
KEY_OPEN__0__INTR EQU CYREG_GPIO_PRT1_INTR
KEY_OPEN__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
KEY_OPEN__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
KEY_OPEN__0__MASK EQU 0x04
KEY_OPEN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
KEY_OPEN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
KEY_OPEN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
KEY_OPEN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
KEY_OPEN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
KEY_OPEN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
KEY_OPEN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
KEY_OPEN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
KEY_OPEN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
KEY_OPEN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
KEY_OPEN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
KEY_OPEN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
KEY_OPEN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
KEY_OPEN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
KEY_OPEN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
KEY_OPEN__0__PC EQU CYREG_GPIO_PRT1_PC
KEY_OPEN__0__PC2 EQU CYREG_GPIO_PRT1_PC2
KEY_OPEN__0__PORT EQU 1
KEY_OPEN__0__PS EQU CYREG_GPIO_PRT1_PS
KEY_OPEN__0__SHIFT EQU 2
KEY_OPEN__DR EQU CYREG_GPIO_PRT1_DR
KEY_OPEN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
KEY_OPEN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
KEY_OPEN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
KEY_OPEN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
KEY_OPEN__INTR EQU CYREG_GPIO_PRT1_INTR
KEY_OPEN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
KEY_OPEN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
KEY_OPEN__MASK EQU 0x04
KEY_OPEN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
KEY_OPEN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
KEY_OPEN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
KEY_OPEN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
KEY_OPEN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
KEY_OPEN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
KEY_OPEN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
KEY_OPEN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
KEY_OPEN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
KEY_OPEN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
KEY_OPEN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
KEY_OPEN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
KEY_OPEN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
KEY_OPEN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
KEY_OPEN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
KEY_OPEN__PC EQU CYREG_GPIO_PRT1_PC
KEY_OPEN__PC2 EQU CYREG_GPIO_PRT1_PC2
KEY_OPEN__PORT EQU 1
KEY_OPEN__PS EQU CYREG_GPIO_PRT1_PS
KEY_OPEN__SHIFT EQU 2

/* LED_BLUE */
LED_BLUE__0__DR EQU CYREG_GPIO_PRT2_DR
LED_BLUE__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_BLUE__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_BLUE__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_BLUE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_BLUE__0__HSIOM_MASK EQU 0x0F000000
LED_BLUE__0__HSIOM_SHIFT EQU 24
LED_BLUE__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_BLUE__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED_BLUE__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_BLUE__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_BLUE__0__MASK EQU 0x40
LED_BLUE__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_BLUE__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_BLUE__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_BLUE__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_BLUE__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_BLUE__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_BLUE__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_BLUE__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_BLUE__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_BLUE__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_BLUE__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_BLUE__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_BLUE__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_BLUE__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_BLUE__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_BLUE__0__PC EQU CYREG_GPIO_PRT2_PC
LED_BLUE__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_BLUE__0__PORT EQU 2
LED_BLUE__0__PS EQU CYREG_GPIO_PRT2_PS
LED_BLUE__0__SHIFT EQU 6
LED_BLUE__DR EQU CYREG_GPIO_PRT2_DR
LED_BLUE__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_BLUE__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_BLUE__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_BLUE__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_BLUE__INTR EQU CYREG_GPIO_PRT2_INTR
LED_BLUE__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_BLUE__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_BLUE__MASK EQU 0x40
LED_BLUE__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_BLUE__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_BLUE__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_BLUE__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_BLUE__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_BLUE__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_BLUE__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_BLUE__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_BLUE__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_BLUE__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_BLUE__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_BLUE__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_BLUE__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_BLUE__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_BLUE__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_BLUE__PC EQU CYREG_GPIO_PRT2_PC
LED_BLUE__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_BLUE__PORT EQU 2
LED_BLUE__PS EQU CYREG_GPIO_PRT2_PS
LED_BLUE__SHIFT EQU 6

/* LED_GREEN */
LED_GREEN__0__DR EQU CYREG_GPIO_PRT3_DR
LED_GREEN__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_GREEN__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_GREEN__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_GREEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED_GREEN__0__HSIOM_MASK EQU 0x0000000F
LED_GREEN__0__HSIOM_SHIFT EQU 0
LED_GREEN__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_GREEN__0__INTR EQU CYREG_GPIO_PRT3_INTR
LED_GREEN__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_GREEN__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_GREEN__0__MASK EQU 0x01
LED_GREEN__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_GREEN__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_GREEN__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_GREEN__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_GREEN__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_GREEN__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_GREEN__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_GREEN__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_GREEN__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_GREEN__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_GREEN__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_GREEN__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_GREEN__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_GREEN__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_GREEN__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_GREEN__0__PC EQU CYREG_GPIO_PRT3_PC
LED_GREEN__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_GREEN__0__PORT EQU 3
LED_GREEN__0__PS EQU CYREG_GPIO_PRT3_PS
LED_GREEN__0__SHIFT EQU 0
LED_GREEN__DR EQU CYREG_GPIO_PRT3_DR
LED_GREEN__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_GREEN__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_GREEN__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_GREEN__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_GREEN__INTR EQU CYREG_GPIO_PRT3_INTR
LED_GREEN__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_GREEN__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_GREEN__MASK EQU 0x01
LED_GREEN__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_GREEN__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_GREEN__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_GREEN__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_GREEN__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_GREEN__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_GREEN__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_GREEN__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_GREEN__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_GREEN__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_GREEN__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_GREEN__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_GREEN__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_GREEN__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_GREEN__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_GREEN__PC EQU CYREG_GPIO_PRT3_PC
LED_GREEN__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_GREEN__PORT EQU 3
LED_GREEN__PS EQU CYREG_GPIO_PRT3_PS
LED_GREEN__SHIFT EQU 0

/* LED_RED */
LED_RED__0__DR EQU CYREG_GPIO_PRT3_DR
LED_RED__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_RED__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_RED__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_RED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED_RED__0__HSIOM_MASK EQU 0x000000F0
LED_RED__0__HSIOM_SHIFT EQU 4
LED_RED__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_RED__0__INTR EQU CYREG_GPIO_PRT3_INTR
LED_RED__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_RED__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_RED__0__MASK EQU 0x02
LED_RED__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_RED__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_RED__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_RED__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_RED__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_RED__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_RED__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_RED__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_RED__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_RED__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_RED__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_RED__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_RED__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_RED__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_RED__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_RED__0__PC EQU CYREG_GPIO_PRT3_PC
LED_RED__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_RED__0__PORT EQU 3
LED_RED__0__PS EQU CYREG_GPIO_PRT3_PS
LED_RED__0__SHIFT EQU 1
LED_RED__DR EQU CYREG_GPIO_PRT3_DR
LED_RED__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_RED__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_RED__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_RED__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_RED__INTR EQU CYREG_GPIO_PRT3_INTR
LED_RED__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_RED__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_RED__MASK EQU 0x02
LED_RED__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_RED__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_RED__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_RED__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_RED__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_RED__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_RED__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_RED__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_RED__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_RED__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_RED__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_RED__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_RED__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_RED__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_RED__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_RED__PC EQU CYREG_GPIO_PRT3_PC
LED_RED__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_RED__PORT EQU 3
LED_RED__PS EQU CYREG_GPIO_PRT3_PS
LED_RED__SHIFT EQU 1

/* MG_STATE */
MG_STATE__0__DR EQU CYREG_GPIO_PRT2_DR
MG_STATE__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
MG_STATE__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
MG_STATE__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
MG_STATE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
MG_STATE__0__HSIOM_MASK EQU 0x0000000F
MG_STATE__0__HSIOM_SHIFT EQU 0
MG_STATE__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
MG_STATE__0__INTR EQU CYREG_GPIO_PRT2_INTR
MG_STATE__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
MG_STATE__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
MG_STATE__0__MASK EQU 0x01
MG_STATE__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
MG_STATE__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
MG_STATE__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
MG_STATE__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
MG_STATE__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
MG_STATE__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
MG_STATE__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
MG_STATE__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
MG_STATE__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
MG_STATE__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
MG_STATE__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
MG_STATE__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
MG_STATE__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
MG_STATE__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
MG_STATE__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
MG_STATE__0__PC EQU CYREG_GPIO_PRT2_PC
MG_STATE__0__PC2 EQU CYREG_GPIO_PRT2_PC2
MG_STATE__0__PORT EQU 2
MG_STATE__0__PS EQU CYREG_GPIO_PRT2_PS
MG_STATE__0__SHIFT EQU 0
MG_STATE__DR EQU CYREG_GPIO_PRT2_DR
MG_STATE__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
MG_STATE__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
MG_STATE__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
MG_STATE__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
MG_STATE__INTR EQU CYREG_GPIO_PRT2_INTR
MG_STATE__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
MG_STATE__INTSTAT EQU CYREG_GPIO_PRT2_INTR
MG_STATE__MASK EQU 0x01
MG_STATE__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
MG_STATE__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
MG_STATE__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
MG_STATE__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
MG_STATE__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
MG_STATE__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
MG_STATE__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
MG_STATE__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
MG_STATE__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
MG_STATE__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
MG_STATE__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
MG_STATE__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
MG_STATE__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
MG_STATE__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
MG_STATE__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
MG_STATE__PC EQU CYREG_GPIO_PRT2_PC
MG_STATE__PC2 EQU CYREG_GPIO_PRT2_PC2
MG_STATE__PORT EQU 2
MG_STATE__PS EQU CYREG_GPIO_PRT2_PS
MG_STATE__SHIFT EQU 0

/* PWM_BEEP */
PWM_BEEP__0__DR EQU CYREG_GPIO_PRT0_DR
PWM_BEEP__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PWM_BEEP__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PWM_BEEP__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PWM_BEEP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWM_BEEP__0__HSIOM_MASK EQU 0x00F00000
PWM_BEEP__0__HSIOM_SHIFT EQU 20
PWM_BEEP__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM_BEEP__0__INTR EQU CYREG_GPIO_PRT0_INTR
PWM_BEEP__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM_BEEP__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PWM_BEEP__0__MASK EQU 0x20
PWM_BEEP__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
PWM_BEEP__0__OUT_SEL_SHIFT EQU 10
PWM_BEEP__0__OUT_SEL_VAL EQU 3
PWM_BEEP__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_BEEP__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_BEEP__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_BEEP__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_BEEP__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_BEEP__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_BEEP__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_BEEP__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_BEEP__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_BEEP__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_BEEP__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_BEEP__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_BEEP__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_BEEP__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_BEEP__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_BEEP__0__PC EQU CYREG_GPIO_PRT0_PC
PWM_BEEP__0__PC2 EQU CYREG_GPIO_PRT0_PC2
PWM_BEEP__0__PORT EQU 0
PWM_BEEP__0__PS EQU CYREG_GPIO_PRT0_PS
PWM_BEEP__0__SHIFT EQU 5
PWM_BEEP__DR EQU CYREG_GPIO_PRT0_DR
PWM_BEEP__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PWM_BEEP__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PWM_BEEP__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PWM_BEEP__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM_BEEP__INTR EQU CYREG_GPIO_PRT0_INTR
PWM_BEEP__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM_BEEP__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PWM_BEEP__MASK EQU 0x20
PWM_BEEP__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_BEEP__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_BEEP__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_BEEP__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_BEEP__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_BEEP__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_BEEP__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_BEEP__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_BEEP__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_BEEP__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_BEEP__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_BEEP__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_BEEP__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_BEEP__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_BEEP__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_BEEP__PC EQU CYREG_GPIO_PRT0_PC
PWM_BEEP__PC2 EQU CYREG_GPIO_PRT0_PC2
PWM_BEEP__PORT EQU 0
PWM_BEEP__PS EQU CYREG_GPIO_PRT0_PS
PWM_BEEP__SHIFT EQU 5

/* TIMER */
TIMER_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
TIMER_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
TIMER_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
TIMER_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
TIMER_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
TIMER_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
TIMER_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
TIMER_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
TIMER_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
TIMER_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
TIMER_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
TIMER_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
TIMER_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
TIMER_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
TIMER_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
TIMER_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Timer_100ms */
Timer_100ms_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Timer_100ms_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Timer_100ms_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Timer_100ms_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Timer_100ms_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Timer_100ms_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Timer_100ms_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Timer_100ms_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Timer_100ms_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Timer_100ms_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Timer_100ms_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Timer_100ms_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_100ms_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Timer_100ms_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Timer_100ms_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Timer_100ms_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Timer_100ms_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Timer_100ms_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Timer_100ms_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Timer_100ms_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Timer_100ms_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_100ms_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Timer_100ms_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Timer_100ms_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_100ms_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Timer_100ms_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Timer_100ms_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Timer_100ms_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Timer_100ms_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Timer_100ms_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* Timer_INT_ISR */
Timer_INT_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Timer_INT_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Timer_INT_ISR__INTC_MASK EQU 0x40000
Timer_INT_ISR__INTC_NUMBER EQU 18
Timer_INT_ISR__INTC_PRIOR_MASK EQU 0xC00000
Timer_INT_ISR__INTC_PRIOR_NUM EQU 3
Timer_INT_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
Timer_INT_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Timer_INT_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* UART_433 */
UART_433_rx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_433_rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_433_rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_433_rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_433_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_433_rx__0__HSIOM_GPIO EQU 0
UART_433_rx__0__HSIOM_I2C EQU 14
UART_433_rx__0__HSIOM_I2C_SDA EQU 14
UART_433_rx__0__HSIOM_MASK EQU 0x000F0000
UART_433_rx__0__HSIOM_SHIFT EQU 16
UART_433_rx__0__HSIOM_SPI EQU 15
UART_433_rx__0__HSIOM_SPI_MOSI EQU 15
UART_433_rx__0__HSIOM_UART EQU 9
UART_433_rx__0__HSIOM_UART_RX EQU 9
UART_433_rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_433_rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_433_rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_433_rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_433_rx__0__MASK EQU 0x10
UART_433_rx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_433_rx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_433_rx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_433_rx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_433_rx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_433_rx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_433_rx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_433_rx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_433_rx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_433_rx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_433_rx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_433_rx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_433_rx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_433_rx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_433_rx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_433_rx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_433_rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_433_rx__0__PORT EQU 1
UART_433_rx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_433_rx__0__SHIFT EQU 4
UART_433_rx__DR EQU CYREG_GPIO_PRT1_DR
UART_433_rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_433_rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_433_rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_433_rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_433_rx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_433_rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_433_rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_433_rx__MASK EQU 0x10
UART_433_rx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_433_rx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_433_rx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_433_rx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_433_rx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_433_rx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_433_rx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_433_rx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_433_rx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_433_rx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_433_rx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_433_rx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_433_rx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_433_rx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_433_rx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_433_rx__PC EQU CYREG_GPIO_PRT1_PC
UART_433_rx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_433_rx__PORT EQU 1
UART_433_rx__PS EQU CYREG_GPIO_PRT1_PS
UART_433_rx__SHIFT EQU 4
UART_433_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_433_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
UART_433_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
UART_433_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_433_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_433_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_433_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_433_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_433_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_433_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_433_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_433_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_433_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_433_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
UART_433_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_433_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_433_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_433_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_433_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_433_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_433_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_433_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_433_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_433_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_433_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
UART_433_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_433_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_433_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
UART_433_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
UART_433_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
UART_433_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
UART_433_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
UART_433_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
UART_433_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_433_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_433_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_433_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_433_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_433_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_433_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_433_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_433_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_433_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_433_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_433_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_433_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_433_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_433_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_433_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_433_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_433_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_433_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_433_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_433_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_433_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_433_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_433_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_433_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_433_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_433_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_433_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_433_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_433_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_433_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_433_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_433_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_433_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_433_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_433_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_433_SCB__SS0_POSISTION EQU 0
UART_433_SCB__SS1_POSISTION EQU 1
UART_433_SCB__SS2_POSISTION EQU 2
UART_433_SCB__SS3_POSISTION EQU 3
UART_433_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_433_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_433_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_433_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_433_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_433_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_433_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_433_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_433_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_433_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
UART_433_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
UART_433_SCBCLK__DIV_ID EQU 0x00000040
UART_433_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
UART_433_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_433_tx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_433_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_433_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_433_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_433_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_433_tx__0__HSIOM_GPIO EQU 0
UART_433_tx__0__HSIOM_I2C EQU 14
UART_433_tx__0__HSIOM_I2C_SCL EQU 14
UART_433_tx__0__HSIOM_MASK EQU 0x00F00000
UART_433_tx__0__HSIOM_SHIFT EQU 20
UART_433_tx__0__HSIOM_SPI EQU 15
UART_433_tx__0__HSIOM_SPI_MISO EQU 15
UART_433_tx__0__HSIOM_UART EQU 9
UART_433_tx__0__HSIOM_UART_TX EQU 9
UART_433_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_433_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_433_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_433_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_433_tx__0__MASK EQU 0x20
UART_433_tx__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
UART_433_tx__0__OUT_SEL_SHIFT EQU 10
UART_433_tx__0__OUT_SEL_VAL EQU -1
UART_433_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_433_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_433_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_433_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_433_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_433_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_433_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_433_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_433_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_433_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_433_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_433_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_433_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_433_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_433_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_433_tx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_433_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_433_tx__0__PORT EQU 1
UART_433_tx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_433_tx__0__SHIFT EQU 5
UART_433_tx__DR EQU CYREG_GPIO_PRT1_DR
UART_433_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_433_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_433_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_433_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_433_tx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_433_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_433_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_433_tx__MASK EQU 0x20
UART_433_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_433_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_433_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_433_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_433_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_433_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_433_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_433_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_433_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_433_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_433_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_433_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_433_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_433_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_433_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_433_tx__PC EQU CYREG_GPIO_PRT1_PC
UART_433_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_433_tx__PORT EQU 1
UART_433_tx__PS EQU CYREG_GPIO_PRT1_PS
UART_433_tx__SHIFT EQU 5

/* WDT_ISR */
WDT_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
WDT_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
WDT_ISR__INTC_MASK EQU 0x100
WDT_ISR__INTC_NUMBER EQU 8
WDT_ISR__INTC_PRIOR_MASK EQU 0xC0
WDT_ISR__INTC_PRIOR_NUM EQU 3
WDT_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
WDT_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
WDT_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* cmd433_INT_ISR */
cmd433_INT_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
cmd433_INT_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
cmd433_INT_ISR__INTC_MASK EQU 0x200
cmd433_INT_ISR__INTC_NUMBER EQU 9
cmd433_INT_ISR__INTC_PRIOR_MASK EQU 0xC000
cmd433_INT_ISR__INTC_PRIOR_NUM EQU 3
cmd433_INT_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
cmd433_INT_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
cmd433_INT_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x131711A3
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION_256K
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x400
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
