#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x56555633f100 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56555635aa80 .scope module, "and_gate_tb" "and_gate_tb" 3 3;
 .timescale -9 -11;
P_0x56555635ac10 .param/l "period" 1 3 5, +C4<00000000000000000000000000010100>;
v0x5655563760f0_0 .var "in_a", 0 0;
v0x5655563761e0_0 .var "in_b", 0 0;
v0x5655563762f0_0 .net "out", 0 0, L_0x5655563775d0;  1 drivers
S_0x565556351d80 .scope module, "UUT" "and_gate" 3 6, 4 1 0, S_0x56555635aa80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x565556375db0_0 .net "in_a", 0 0, v0x5655563760f0_0;  1 drivers
v0x565556375e80_0 .net "in_b", 0 0, v0x5655563761e0_0;  1 drivers
v0x565556375f50_0 .net "nand_tmp", 0 0, L_0x565556344e70;  1 drivers
v0x565556376020_0 .net "out", 0 0, L_0x5655563775d0;  alias, 1 drivers
S_0x565556359cc0 .scope module, "NANDA" "nand_gate" 4 5, 5 1 0, S_0x565556351d80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x565556344e70 .functor NAND 1, v0x5655563760f0_0, v0x5655563761e0_0, C4<1>, C4<1>;
v0x565556359ef0_0 .net "in_a", 0 0, v0x5655563760f0_0;  alias, 1 drivers
v0x5655563756c0_0 .net "in_b", 0 0, v0x5655563761e0_0;  alias, 1 drivers
v0x565556375780_0 .net "out", 0 0, L_0x565556344e70;  alias, 1 drivers
S_0x5655563758a0 .scope module, "NANDB" "nand_gate" 4 6, 5 1 0, S_0x565556351d80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5655563775d0 .functor NAND 1, L_0x565556344e70, L_0x565556344e70, C4<1>, C4<1>;
v0x565556375ad0_0 .net "in_a", 0 0, L_0x565556344e70;  alias, 1 drivers
v0x565556375bc0_0 .net "in_b", 0 0, L_0x565556344e70;  alias, 1 drivers
v0x565556375cb0_0 .net "out", 0 0, L_0x5655563775d0;  alias, 1 drivers
S_0x56555635acb0 .scope module, "nand_gate_tb" "nand_gate_tb" 6 3;
 .timescale -9 -11;
P_0x56555635ae40 .param/l "period" 1 6 5, +C4<00000000000000000000000000010100>;
v0x5655563768d0_0 .var "in_a", 0 0;
v0x565556376970_0 .var "in_b", 0 0;
v0x565556376a40_0 .net "out", 0 0, L_0x565556377680;  1 drivers
S_0x5655563763e0 .scope module, "UUT" "nand_gate" 6 6, 5 1 0, S_0x56555635acb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x565556377680 .functor NAND 1, v0x5655563768d0_0, v0x565556376970_0, C4<1>, C4<1>;
v0x565556376610_0 .net "in_a", 0 0, v0x5655563768d0_0;  1 drivers
v0x5655563766f0_0 .net "in_b", 0 0, v0x565556376970_0;  1 drivers
v0x5655563767b0_0 .net "out", 0 0, L_0x565556377680;  alias, 1 drivers
S_0x565556351b50 .scope module, "not_gate_tb" "not_gate_tb" 7 3;
 .timescale -9 -11;
P_0x565556351ce0 .param/l "period" 1 7 5, +C4<00000000000000000000000000010100>;
v0x565556377400_0 .var "in", 0 0;
v0x5655563774a0_0 .net "out", 0 0, L_0x5655563777d0;  1 drivers
S_0x565556376b40 .scope module, "UUT" "not_gate" 7 6, 8 1 0, S_0x565556351b50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x565556377230_0 .net "in", 0 0, v0x565556377400_0;  1 drivers
v0x565556377320_0 .net "out", 0 0, L_0x5655563777d0;  alias, 1 drivers
S_0x565556376d20 .scope module, "NANDA" "nand_gate" 8 3, 5 1 0, S_0x565556376b40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5655563777d0 .functor NAND 1, v0x565556377400_0, v0x565556377400_0, C4<1>, C4<1>;
v0x565556376f50_0 .net "in_a", 0 0, v0x565556377400_0;  alias, 1 drivers
v0x565556377030_0 .net "in_b", 0 0, v0x565556377400_0;  alias, 1 drivers
v0x565556377120_0 .net "out", 0 0, L_0x5655563777d0;  alias, 1 drivers
    .scope S_0x56555635aa80;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655563760f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655563761e0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x5655563762f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 15 "$display", "output should be off when both inputs are off" {0 0 0};
    %vpi_call/w 3 16 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655563760f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655563761e0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x5655563762f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call/w 3 24 "$display", "output should be off when in_a is off and in_b is on" {0 0 0};
    %vpi_call/w 3 25 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655563760f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655563761e0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x5655563762f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %jmp T_0.5;
T_0.4 ;
    %vpi_call/w 3 33 "$display", "output should be off when in_a is on and in_b is off" {0 0 0};
    %vpi_call/w 3 34 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655563760f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655563761e0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x5655563762f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call/w 3 42 "$display", "output should be on when both inputs are on" {0 0 0};
    %vpi_call/w 3 43 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_0.7 ;
    %end;
    .thread T_0;
    .scope S_0x56555635acb0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655563768d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565556376970_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x565556376a40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %jmp T_1.1;
T_1.0 ;
    %vpi_call/w 6 15 "$display", "output should be on when both inputs are off" {0 0 0};
    %vpi_call/w 6 16 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655563768d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565556376970_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x565556376a40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call/w 6 24 "$display", "output should be on when in_a is off and in_b is on" {0 0 0};
    %vpi_call/w 6 25 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655563768d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565556376970_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x565556376a40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %jmp T_1.5;
T_1.4 ;
    %vpi_call/w 6 33 "$display", "output should be on when in_a is on and in_b is off" {0 0 0};
    %vpi_call/w 6 34 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655563768d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565556376970_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x565556376a40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %jmp T_1.7;
T_1.6 ;
    %vpi_call/w 6 42 "$display", "output should be off when both inputs are on" {0 0 0};
    %vpi_call/w 6 43 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_1.7 ;
    %end;
    .thread T_1;
    .scope S_0x565556351b50;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565556377400_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x5655563774a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %jmp T_2.1;
T_2.0 ;
    %vpi_call/w 7 14 "$display", "output should be on when input is off" {0 0 0};
    %vpi_call/w 7 15 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565556377400_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x5655563774a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %jmp T_2.3;
T_2.2 ;
    %vpi_call/w 7 22 "$display", "output should be off when input is on" {0 0 0};
    %vpi_call/w 7 23 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_2.3 ;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "./test-benches/and_gate_tb.v";
    "./components/and_gate.v";
    "./components/nand_gate.v";
    "./test-benches/nand_gate_tb.v";
    "./test-benches/not_gate_tb.v";
    "./components/not_gate.v";
