INFO-FLOW: Workspace /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707 opened at Sun Nov 22 01:23:39 CET 2020
Execute     config_clock -quiet -name default -period 50 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.14 sec.
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute     source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7vx485tffg1761-2 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:ffg1761:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 75900 } {LUT 303600 } {FF 607200 } {DSP48E 2800} {BRAM 2060}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485tffg1761-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 75900 } {LUT 303600 } {FF 607200 } {DSP48E 2800} {BRAM 2060}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.23 sec.
Execute   set_part xc7vx485tffg1761-2 -tool vivado 
Execute     add_library xilinx/virtex7/virtex7:xc7vx485t:ffg1761:-2 
Execute       get_default_platform 
Execute       license_isbetapart xc7vx485t 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 75900 } {LUT 303600 } {FF 607200 } {DSP48E 2800} {BRAM 2060}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 50ns -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'FpgaRLCSolver/RLC_CircuitCore.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling FpgaRLCSolver/RLC_CircuitCore.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted FpgaRLCSolver/RLC_CircuitCore.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "FpgaRLCSolver/RLC_CircuitCore.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E FpgaRLCSolver/RLC_CircuitCore.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.pp.0.cpp
Command       clang done; 1.25 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.85 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.pp.0.cpp"  -o "/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.pp.0.cpp -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/useless.bc
Command       clang done; 1.68 sec.
INFO-FLOW: Done: GCC PP time: 3.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.pp.0.cpp std=gnu++98 -directive=/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/.systemc_flag -quiet -fix-errors /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.67 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.pp.0.cpp std=gnu++98 -directive=/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/all.directive.json -quiet -fix-errors /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.65 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/xilinx-dataflow-lawyer.RLC_CircuitCore.pp.0.cpp.diag.yml /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/xilinx-dataflow-lawyer.RLC_CircuitCore.pp.0.cpp.out.log 2> /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/xilinx-dataflow-lawyer.RLC_CircuitCore.pp.0.cpp.err.log 
Command       ap_eval done; 0.63 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/tidy-3.1.RLC_CircuitCore.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/tidy-3.1.RLC_CircuitCore.pp.0.cpp.out.log 2> /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/tidy-3.1.RLC_CircuitCore.pp.0.cpp.err.log 
Command         ap_eval done; 1.47 sec.
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/xilinx-legacy-rewriter.RLC_CircuitCore.pp.0.cpp.out.log 2> /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/xilinx-legacy-rewriter.RLC_CircuitCore.pp.0.cpp.err.log 
Command         ap_eval done; 0.86 sec.
Command       tidy_31 done; 2.38 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.29 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.bc
Command       clang done; 1.73 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_CircuitCore.g.bc -hls-opt -except-internalize RLC_Circuit_solverCore -L/opt/Xilinx/Vivado/2018.3/lnx64/lib -lhlsm -lhlsmc++ -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/a.g 
Command       llvm-ld done; 0.64 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 427.211 ; gain = 0.305 ; free physical = 42069 ; free virtual = 55073
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 427.211 ; gain = 0.305 ; free physical = 42069 ; free virtual = 55072
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/a.pp.bc -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.3/lnx64/lib -lfloatconversion -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.65 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top RLC_Circuit_solverCore -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/a.g.0.bc -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'RLC_Circuit_solver<0, ap_fixed<64, 24, (ap_q_mode)0, (ap_o_mode)3, 0> >' into 'RLC_Circuit_solverCore' (FpgaRLCSolver/RLC_CircuitCore.cpp:14).
INFO: [XFORM 203-603] Inlining function 'RLC_Circuit_solver<0, ap_fixed<64, 24, (ap_q_mode)0, (ap_o_mode)3, 0> >_' into 'RLC_Circuit_solverCore'.
INFO: [XFORM 203-603] Inlining function 'RLC_Circuit_solver<0, ap_fixed<64, 24, (ap_q_mode)0, (ap_o_mode)3, 0> >_1' into 'RLC_Circuit_solverCore'.
INFO: [XFORM 203-603] Inlining function 'RLC_Circuit_solver<0, ap_fixed<64, 24, (ap_q_mode)0, (ap_o_mode)3, 0> >_2' into 'RLC_Circuit_solverCore'.
INFO: [XFORM 203-603] Inlining function 'RLC_Circuit_solver<0, ap_fixed<64, 24, (ap_q_mode)0, (ap_o_mode)3, 0> >_3' into 'RLC_Circuit_solverCore'.
INFO: [XFORM 203-603] Inlining function 'RLC_Circuit_solver<0, ap_fixed<64, 24, (ap_q_mode)0, (ap_o_mode)3, 0> >_4' into 'RLC_Circuit_solverCore'.
INFO: [XFORM 203-603] Inlining function 'RLC_Circuit_solver<0, ap_fixed<64, 24, (ap_q_mode)0, (ap_o_mode)3, 0> >_5' into 'RLC_Circuit_solverCore'.
INFO: [XFORM 203-603] Inlining function 'RLC_Circuit_solver<0, ap_fixed<64, 24, (ap_q_mode)0, (ap_o_mode)3, 0> >_6' into 'RLC_Circuit_solverCore'.
INFO: [XFORM 203-603] Inlining function 'RLC_Circuit_solver<0, ap_fixed<64, 24, (ap_q_mode)0, (ap_o_mode)3, 0> >_7' into 'RLC_Circuit_solverCore'.
INFO: [XFORM 203-603] Inlining function 'RLC_Circuit_solver<0, ap_fixed<64, 24, (ap_q_mode)0, (ap_o_mode)3, 0> >_8' into 'RLC_Circuit_solverCore'.
INFO: [XFORM 203-603] Inlining function 'RLC_Circuit_solver<0, ap_fixed<64, 24, (ap_q_mode)0, (ap_o_mode)3, 0> >_9' into 'RLC_Circuit_solverCore'.
INFO: [XFORM 203-603] Inlining function 'RLC_Circuit_solver<0, ap_fixed<64, 24, (ap_q_mode)0, (ap_o_mode)3, 0> >_10' into 'RLC_Circuit_solverCore'.
INFO: [XFORM 203-603] Inlining function 'RLC_Circuit_solver<0, ap_fixed<64, 24, (ap_q_mode)0, (ap_o_mode)3, 0> >_11' into 'RLC_Circuit_solverCore'.
Command         transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 427.465 ; gain = 0.559 ; free physical = 42055 ; free virtual = 55061
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/a.g.1.bc -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/a.g.2.prechk.bc -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 555.113 ; gain = 128.207 ; free physical = 42049 ; free virtual = 55055
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/a.g.1.bc to /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/a.o.1.bc -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'x.V' automatically.
INFO: [XFORM 203-101] Partitioning array 'x_out.V' (FpgaRLCSolver/RLC_CircuitCore.cpp:5) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/a.o.1.tmp.bc -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 556.391 ; gain = 129.484 ; free physical = 42018 ; free virtual = 55025
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/a.o.2.bc -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 556.391 ; gain = 129.484 ; free physical = 42007 ; free virtual = 55013
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.18 sec.
Command     elaborate done; 13.09 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'RLC_Circuit_solverCore' ...
Execute       ap_set_top_model RLC_Circuit_solverCore 
Execute       get_model_list RLC_Circuit_solverCore -filter all-wo-channel -topdown 
Execute       preproc_iomode -model RLC_Circuit_solverCore 
Execute       get_model_list RLC_Circuit_solverCore -filter all-wo-channel 
INFO-FLOW: Model list for configure: RLC_Circuit_solverCore
INFO-FLOW: Configuring Module : RLC_Circuit_solverCore ...
Execute       set_default_model RLC_Circuit_solverCore 
Execute       apply_spec_resource_limit RLC_Circuit_solverCore 
INFO-FLOW: Model list for preprocess: RLC_Circuit_solverCore
INFO-FLOW: Preprocessing Module: RLC_Circuit_solverCore ...
Execute       set_default_model RLC_Circuit_solverCore 
Execute       cdfg_preprocess -model RLC_Circuit_solverCore 
Execute       rtl_gen_preprocess RLC_Circuit_solverCore 
INFO-FLOW: Model list for synthesis: RLC_Circuit_solverCore
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RLC_Circuit_solverCore' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RLC_Circuit_solverCore 
Execute       schedule -model RLC_Circuit_solverCore 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.7 seconds; current allocated memory: 82.444 MB.
Execute       report -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.verbose.sched.rpt -verbose -f 
Execute       db_write -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.sched.adb -f 
INFO-FLOW: Finish scheduling RLC_Circuit_solverCore.
Execute       set_default_model RLC_Circuit_solverCore 
Execute       bind -model RLC_Circuit_solverCore 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=RLC_Circuit_solverCore
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 82.690 MB.
Execute       report -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.verbose.bind.rpt -verbose -f 
Execute       db_write -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.bind.adb -f 
INFO-FLOW: Finish binding RLC_Circuit_solverCore.
Execute       get_model_list RLC_Circuit_solverCore -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess RLC_Circuit_solverCore 
INFO-FLOW: Model list for RTL generation: RLC_Circuit_solverCore
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RLC_Circuit_solverCore' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model RLC_Circuit_solverCore -vendor xilinx -mg_file /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'RLC_Circuit_solverCore/x_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'RLC_Circuit_solverCore/x_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'RLC_Circuit_solverCore/l_current_ind_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'RLC_Circuit_solverCore' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_eq_ind_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_eq_cap_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'RLC_Circuit_solverCore'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 83.190 MB.
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.rtl_wrap.cfg.tcl 
Execute       gen_rtl RLC_Circuit_solverCore -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/syn/systemc/RLC_Circuit_solverCore -synmodules RLC_Circuit_solverCore 
Execute       gen_rtl RLC_Circuit_solverCore -istop -style xilinx -f -lang vhdl -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/syn/vhdl/RLC_Circuit_solverCore 
Execute       gen_rtl RLC_Circuit_solverCore -istop -style xilinx -f -lang vlog -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/syn/verilog/RLC_Circuit_solverCore 
Execute       export_constraint_db -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.constraint.tcl -f -tool general 
Execute       report -model RLC_Circuit_solverCore -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.design.xml -verbose -f -dv 
Execute       report -model RLC_Circuit_solverCore -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info RLC_Circuit_solverCore -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore -p /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db 
Execute       report -model RLC_Circuit_solverCore -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/syn/report/RLC_Circuit_solverCore_csynth.rpt -f 
Execute       report -model RLC_Circuit_solverCore -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/syn/report/RLC_Circuit_solverCore_csynth.xml -f -x 
Execute       report -model RLC_Circuit_solverCore -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.verbose.rpt -verbose -f 
Execute       db_write -model RLC_Circuit_solverCore -o /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.adb -f 
Execute       sc_get_clocks RLC_Circuit_solverCore 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain RLC_Circuit_solverCore 
INFO-FLOW: Model list for RTL component generation: RLC_Circuit_solverCore
INFO-FLOW: Handling components in module [RLC_Circuit_solverCore] ... 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.compgen.tcl 
INFO-FLOW: Append model RLC_Circuit_solverCore
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: RLC_Circuit_solverCore
INFO-FLOW: To file: write model RLC_Circuit_solverCore
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=50.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/global.setting.tcl 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/global.setting.tcl 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/global.setting.tcl 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=RLC_Circuit_solverCore xml_exists=0
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.rtl_wrap.cfg.tcl 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.rtl_wrap.cfg.tcl 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.rtl_wrap.cfg.tcl 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.tbgen.tcl 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/global.setting.tcl 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/global.setting.tcl 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/global.setting.tcl 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.compgen.tcl 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/global.setting.tcl 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.constraint.tcl 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=8
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/global.setting.tcl 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/global.setting.tcl 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.tbgen.tcl 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.tbgen.tcl 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.tbgen.tcl 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.tbgen.tcl 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/global.setting.tcl 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/RLC_Circuit_solverCore.constraint.tcl 
Execute       sc_get_clocks RLC_Circuit_solverCore 
Execute       source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 556.391 ; gain = 129.484 ; free physical = 41990 ; free virtual = 54998
INFO: [SYSC 207-301] Generating SystemC RTL for RLC_Circuit_solverCore.
INFO: [VHDL 208-304] Generating VHDL RTL for RLC_Circuit_solverCore.
INFO: [VLOG 209-307] Generating Verilog RTL for RLC_Circuit_solverCore.
Command     autosyn done; 0.68 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 13.78 sec.
Command ap_source done; 14.06 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707 opened at Sun Nov 22 01:34:49 CET 2020
Execute     config_clock -quiet -name default -period 50 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.12 sec.
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute     source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7vx485tffg1761-2 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:ffg1761:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 75900 } {LUT 303600 } {FF 607200 } {DSP48E 2800} {BRAM 2060}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485tffg1761-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 75900 } {LUT 303600 } {FF 607200 } {DSP48E 2800} {BRAM 2060}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.21 sec.
Execute   csim_design -quiet 
Execute     source /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/vc707/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/DataLogger.hpp 
Execute     is_xip /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/DataLogger.hpp 
Execute     is_encrypted /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/RLC_CircuitCore_tb.cpp 
Execute     is_xip /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/RLC_CircuitCore_tb.cpp 
Execute     is_encrypted /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/RLC_Circuit.hpp 
Execute     is_xip /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/RLC_Circuit.hpp 
Execute     is_encrypted /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/RLC_CircuitCore.cpp 
Execute     is_xip /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/RLC_CircuitCore.cpp 
Execute     is_encrypted /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/RLC_CircuitCore.hpp 
Execute     is_xip /local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC/FpgaRLCSolver/RLC_CircuitCore.hpp 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 52.67 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 56.21 sec.
Command ap_source done; 56.43 sec.
Execute cleanup_all 
