# Verilog Code Structure
## Introduction
This folder contains all the verilog code for the project. The code is divided into 5 verilog files. The files are:
1. **atm.v** : This is the main file which contains the ATM module. It instantiates all the other modules and connects them together.
2. **atm_tb.v** : This is the testbench file which contains the testbench for the atm module.
3. **authenticator.v** : This file contains the module for the authenticator. It is responsible for authenticating the user.
4. **definitions.v** : This file contains all the static definitions used in the project.
5. **functions.v** : This file contains all the operations functions used in the project.
